// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/14/2020 14:49:45"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module ID (
	instr,
	wb_result,
	rd_enable,
	wb_enable,
	clk,
	rst,
	cntrl_mux,
	out1,
	out2,
	out3,
	imm);
input 	logic [15:0] instr ;
input 	logic [15:0] wb_result ;
input 	logic rd_enable ;
input 	logic wb_enable ;
input 	logic clk ;
input 	logic rst ;
input 	logic cntrl_mux ;
output 	logic [15:0] out1 ;
output 	logic [15:0] out2 ;
output 	logic [15:0] out3 ;
output 	logic [9:0] imm ;

// Design Ports Information
// out1[0]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[3]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[4]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[7]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[8]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[10]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[11]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[12]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[13]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[14]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[15]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[2]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[3]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[4]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[5]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[6]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[7]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[9]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[10]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[11]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[12]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[13]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[14]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[15]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[0]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[4]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[6]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[7]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[9]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[10]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[11]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[12]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[13]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[14]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out3[15]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[0]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[2]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[3]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[7]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[8]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm[9]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[15]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[13]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[14]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[10]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[8]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[11]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[9]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rd_enable	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[4]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[5]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[6]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cntrl_mux	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[0]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_enable	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[2]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[3]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[4]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[5]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[7]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[8]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[9]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[11]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[12]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[13]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[14]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_result[15]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \instr[9]~input_o ;
wire \instr[14]~input_o ;
wire \instr[13]~input_o ;
wire \instr[15]~input_o ;
wire \instr[12]~input_o ;
wire \decoder|Mux0~0_combout ;
wire \instr[0]~input_o ;
wire \cntrl_mux~input_o ;
wire \wb_result[0]~input_o ;
wire \wr_mux|out[0]~0_combout ;
wire \rst~input_o ;
wire \wb_enable~input_o ;
wire \instr[10]~input_o ;
wire \decoder|srcdest[0]~0_combout ;
wire \instr[11]~input_o ;
wire \decoder|srcdest[1]~1_combout ;
wire \decoder|srcdest[2]~2_combout ;
wire \reg_bank|regMem[0][9]~7_combout ;
wire \reg_bank|regMem[0][0]~q ;
wire \instr[8]~input_o ;
wire \decoder|Mux1~0_combout ;
wire \reg_bank|regMem[2][13]~4_combout ;
wire \reg_bank|regMem[2][0]~q ;
wire \instr[7]~input_o ;
wire \decoder|Mux2~0_combout ;
wire \reg_bank|regMem[1][14]~6_combout ;
wire \reg_bank|regMem[1][0]~q ;
wire \reg_bank|regMem[3][13]~5_combout ;
wire \reg_bank|regMem[3][0]~q ;
wire \reg_bank|Mux15~1_combout ;
wire \reg_bank|regMem[7][0]~3_combout ;
wire \reg_bank|regMem[7][0]~q ;
wire \reg_bank|regMem[5][6]~1_combout ;
wire \reg_bank|regMem[5][0]~q ;
wire \reg_bank|regMem[6][5]~2_combout ;
wire \reg_bank|regMem[6][0]~q ;
wire \reg_bank|regMem[4][4]~0_combout ;
wire \reg_bank|regMem[4][0]~q ;
wire \reg_bank|Mux15~0_combout ;
wire \reg_bank|Mux15~2_combout ;
wire \rd_enable~input_o ;
wire \wb_result[1]~input_o ;
wire \instr[1]~input_o ;
wire \wr_mux|out[1]~1_combout ;
wire \reg_bank|regMem[6][1]~q ;
wire \reg_bank|regMem[5][1]~q ;
wire \reg_bank|regMem[7][1]~q ;
wire \reg_bank|regMem[4][1]~feeder_combout ;
wire \reg_bank|regMem[4][1]~q ;
wire \reg_bank|Mux14~0_combout ;
wire \reg_bank|regMem[1][1]~q ;
wire \reg_bank|regMem[3][1]~q ;
wire \reg_bank|regMem[0][1]~q ;
wire \reg_bank|regMem[2][1]~q ;
wire \reg_bank|Mux14~1_combout ;
wire \reg_bank|Mux14~2_combout ;
wire \instr[2]~input_o ;
wire \wb_result[2]~input_o ;
wire \wr_mux|out[2]~2_combout ;
wire \reg_bank|regMem[7][2]~q ;
wire \reg_bank|regMem[5][2]~q ;
wire \reg_bank|regMem[4][2]~q ;
wire \reg_bank|regMem[6][2]~q ;
wire \reg_bank|Mux13~0_combout ;
wire \reg_bank|regMem[1][2]~q ;
wire \reg_bank|regMem[2][2]~q ;
wire \reg_bank|regMem[3][2]~q ;
wire \reg_bank|regMem[0][2]~q ;
wire \reg_bank|Mux13~1_combout ;
wire \reg_bank|Mux13~2_combout ;
wire \wb_result[3]~input_o ;
wire \instr[3]~input_o ;
wire \wr_mux|out[3]~3_combout ;
wire \reg_bank|regMem[5][3]~q ;
wire \reg_bank|regMem[7][3]~q ;
wire \reg_bank|regMem[6][3]~feeder_combout ;
wire \reg_bank|regMem[6][3]~q ;
wire \reg_bank|regMem[4][3]~q ;
wire \reg_bank|Mux12~0_combout ;
wire \reg_bank|regMem[2][3]~feeder_combout ;
wire \reg_bank|regMem[2][3]~q ;
wire \reg_bank|regMem[1][3]~feeder_combout ;
wire \reg_bank|regMem[1][3]~q ;
wire \reg_bank|regMem[3][3]~q ;
wire \reg_bank|regMem[0][3]~q ;
wire \reg_bank|Mux12~1_combout ;
wire \reg_bank|Mux12~2_combout ;
wire \instr[4]~input_o ;
wire \wb_result[4]~input_o ;
wire \wr_mux|out[4]~4_combout ;
wire \reg_bank|regMem[5][4]~q ;
wire \reg_bank|regMem[7][4]~q ;
wire \reg_bank|regMem[6][4]~q ;
wire \reg_bank|regMem[4][4]~q ;
wire \reg_bank|Mux11~0_combout ;
wire \reg_bank|regMem[2][4]~q ;
wire \reg_bank|regMem[0][4]~q ;
wire \reg_bank|regMem[1][4]~q ;
wire \reg_bank|regMem[3][4]~q ;
wire \reg_bank|Mux11~1_combout ;
wire \reg_bank|Mux11~2_combout ;
wire \wb_result[5]~input_o ;
wire \instr[5]~input_o ;
wire \wr_mux|out[5]~5_combout ;
wire \reg_bank|regMem[1][5]~q ;
wire \reg_bank|regMem[3][5]~q ;
wire \reg_bank|regMem[2][5]~q ;
wire \reg_bank|regMem[0][5]~feeder_combout ;
wire \reg_bank|regMem[0][5]~q ;
wire \reg_bank|Mux10~1_combout ;
wire \reg_bank|regMem[6][5]~q ;
wire \reg_bank|regMem[5][5]~q ;
wire \reg_bank|regMem[7][5]~q ;
wire \reg_bank|regMem[4][5]~q ;
wire \reg_bank|Mux10~0_combout ;
wire \reg_bank|Mux10~2_combout ;
wire \wb_result[6]~input_o ;
wire \instr[6]~input_o ;
wire \wr_mux|out[6]~6_combout ;
wire \reg_bank|regMem[3][6]~feeder_combout ;
wire \reg_bank|regMem[3][6]~q ;
wire \reg_bank|regMem[2][6]~feeder_combout ;
wire \reg_bank|regMem[2][6]~q ;
wire \reg_bank|regMem[0][6]~feeder_combout ;
wire \reg_bank|regMem[0][6]~q ;
wire \reg_bank|regMem[1][6]~feeder_combout ;
wire \reg_bank|regMem[1][6]~q ;
wire \reg_bank|Mux9~1_combout ;
wire \reg_bank|regMem[5][6]~feeder_combout ;
wire \reg_bank|regMem[5][6]~q ;
wire \reg_bank|regMem[4][6]~q ;
wire \reg_bank|regMem[7][6]~q ;
wire \reg_bank|regMem[6][6]~q ;
wire \reg_bank|Mux9~0_combout ;
wire \reg_bank|Mux9~2_combout ;
wire \wb_result[7]~input_o ;
wire \wr_mux|out[7]~7_combout ;
wire \reg_bank|regMem[6][7]~q ;
wire \reg_bank|regMem[5][7]~q ;
wire \reg_bank|regMem[7][7]~q ;
wire \reg_bank|regMem[4][7]~q ;
wire \reg_bank|Mux8~0_combout ;
wire \reg_bank|regMem[0][7]~q ;
wire \reg_bank|regMem[1][7]~q ;
wire \reg_bank|regMem[3][7]~q ;
wire \reg_bank|regMem[2][7]~q ;
wire \reg_bank|Mux8~1_combout ;
wire \reg_bank|Mux8~2_combout ;
wire \wb_result[8]~input_o ;
wire \wr_mux|out[8]~8_combout ;
wire \reg_bank|regMem[5][8]~feeder_combout ;
wire \reg_bank|regMem[5][8]~q ;
wire \reg_bank|regMem[4][8]~feeder_combout ;
wire \reg_bank|regMem[4][8]~q ;
wire \reg_bank|regMem[6][8]~feeder_combout ;
wire \reg_bank|regMem[6][8]~q ;
wire \reg_bank|regMem[7][8]~q ;
wire \reg_bank|Mux7~0_combout ;
wire \reg_bank|regMem[1][8]~q ;
wire \reg_bank|regMem[2][8]~q ;
wire \reg_bank|regMem[3][8]~q ;
wire \reg_bank|regMem[0][8]~q ;
wire \reg_bank|Mux7~1_combout ;
wire \reg_bank|Mux7~2_combout ;
wire \wb_result[9]~input_o ;
wire \wr_mux|out[9]~9_combout ;
wire \reg_bank|regMem[0][9]~q ;
wire \reg_bank|regMem[1][9]~q ;
wire \reg_bank|regMem[2][9]~q ;
wire \reg_bank|regMem[3][9]~q ;
wire \reg_bank|Mux6~1_combout ;
wire \reg_bank|regMem[7][9]~q ;
wire \reg_bank|regMem[4][9]~q ;
wire \reg_bank|regMem[6][9]~q ;
wire \reg_bank|regMem[5][9]~feeder_combout ;
wire \reg_bank|regMem[5][9]~q ;
wire \reg_bank|Mux6~0_combout ;
wire \reg_bank|Mux6~2_combout ;
wire \wb_result[10]~input_o ;
wire \wr_mux|out[10]~10_combout ;
wire \reg_bank|regMem[3][10]~q ;
wire \reg_bank|regMem[2][10]~feeder_combout ;
wire \reg_bank|regMem[2][10]~q ;
wire \reg_bank|regMem[0][10]~q ;
wire \reg_bank|regMem[1][10]~q ;
wire \reg_bank|Mux5~1_combout ;
wire \reg_bank|regMem[4][10]~feeder_combout ;
wire \reg_bank|regMem[4][10]~q ;
wire \reg_bank|regMem[5][10]~feeder_combout ;
wire \reg_bank|regMem[5][10]~q ;
wire \reg_bank|regMem[6][10]~feeder_combout ;
wire \reg_bank|regMem[6][10]~q ;
wire \reg_bank|regMem[7][10]~q ;
wire \reg_bank|Mux5~0_combout ;
wire \reg_bank|Mux5~2_combout ;
wire \wb_result[11]~input_o ;
wire \wr_mux|out[11]~11_combout ;
wire \reg_bank|regMem[5][11]~q ;
wire \reg_bank|regMem[7][11]~feeder_combout ;
wire \reg_bank|regMem[7][11]~q ;
wire \reg_bank|regMem[6][11]~q ;
wire \reg_bank|regMem[4][11]~q ;
wire \reg_bank|Mux4~0_combout ;
wire \reg_bank|regMem[3][11]~q ;
wire \reg_bank|regMem[2][11]~q ;
wire \reg_bank|regMem[1][11]~q ;
wire \reg_bank|regMem[0][11]~q ;
wire \reg_bank|Mux4~1_combout ;
wire \reg_bank|Mux4~2_combout ;
wire \wb_result[12]~input_o ;
wire \wr_mux|out[12]~12_combout ;
wire \reg_bank|regMem[3][12]~feeder_combout ;
wire \reg_bank|regMem[3][12]~q ;
wire \reg_bank|regMem[1][12]~q ;
wire \reg_bank|regMem[0][12]~q ;
wire \reg_bank|regMem[2][12]~q ;
wire \reg_bank|Mux3~1_combout ;
wire \reg_bank|regMem[5][12]~q ;
wire \reg_bank|regMem[4][12]~q ;
wire \reg_bank|regMem[7][12]~q ;
wire \reg_bank|regMem[6][12]~q ;
wire \reg_bank|Mux3~0_combout ;
wire \reg_bank|Mux3~2_combout ;
wire \wb_result[13]~input_o ;
wire \wr_mux|out[13]~13_combout ;
wire \reg_bank|regMem[5][13]~q ;
wire \reg_bank|regMem[6][13]~q ;
wire \reg_bank|regMem[7][13]~q ;
wire \reg_bank|regMem[4][13]~q ;
wire \reg_bank|Mux2~0_combout ;
wire \reg_bank|regMem[1][13]~q ;
wire \reg_bank|regMem[3][13]~q ;
wire \reg_bank|regMem[0][13]~q ;
wire \reg_bank|regMem[2][13]~q ;
wire \reg_bank|Mux2~1_combout ;
wire \reg_bank|Mux2~2_combout ;
wire \wb_result[14]~input_o ;
wire \wr_mux|out[14]~14_combout ;
wire \reg_bank|regMem[6][14]~q ;
wire \reg_bank|regMem[5][14]~q ;
wire \reg_bank|regMem[4][14]~q ;
wire \reg_bank|regMem[7][14]~q ;
wire \reg_bank|Mux1~0_combout ;
wire \reg_bank|regMem[3][14]~q ;
wire \reg_bank|regMem[2][14]~q ;
wire \reg_bank|regMem[0][14]~q ;
wire \reg_bank|regMem[1][14]~q ;
wire \reg_bank|Mux1~1_combout ;
wire \reg_bank|Mux1~2_combout ;
wire \wb_result[15]~input_o ;
wire \wr_mux|out[15]~15_combout ;
wire \reg_bank|regMem[3][15]~q ;
wire \reg_bank|regMem[2][15]~q ;
wire \reg_bank|regMem[1][15]~q ;
wire \reg_bank|regMem[0][15]~q ;
wire \reg_bank|Mux0~1_combout ;
wire \reg_bank|regMem[7][15]~q ;
wire \reg_bank|regMem[5][15]~q ;
wire \reg_bank|regMem[4][15]~feeder_combout ;
wire \reg_bank|regMem[4][15]~q ;
wire \reg_bank|regMem[6][15]~feeder_combout ;
wire \reg_bank|regMem[6][15]~q ;
wire \reg_bank|Mux0~0_combout ;
wire \reg_bank|Mux0~2_combout ;
wire \decoder|Mux3~0_combout ;
wire \decoder|Mux5~0_combout ;
wire \reg_bank|src2_out[0]~0_combout ;
wire \reg_bank|src2_out[0]~1_combout ;
wire \reg_bank|Mux31~0_combout ;
wire \reg_bank|Mux31~1_combout ;
wire \reg_bank|Mux31~2_combout ;
wire \reg_bank|Mux30~0_combout ;
wire \reg_bank|Mux30~1_combout ;
wire \reg_bank|Mux30~2_combout ;
wire \reg_bank|Mux29~0_combout ;
wire \reg_bank|Mux29~1_combout ;
wire \reg_bank|Mux29~2_combout ;
wire \reg_bank|Mux28~1_combout ;
wire \reg_bank|Mux28~0_combout ;
wire \reg_bank|Mux28~2_combout ;
wire \reg_bank|Mux27~1_combout ;
wire \reg_bank|Mux27~0_combout ;
wire \reg_bank|Mux27~2_combout ;
wire \reg_bank|Mux26~1_combout ;
wire \reg_bank|Mux26~0_combout ;
wire \reg_bank|Mux26~2_combout ;
wire \reg_bank|Mux25~1_combout ;
wire \reg_bank|Mux25~0_combout ;
wire \reg_bank|Mux25~2_combout ;
wire \reg_bank|Mux24~0_combout ;
wire \reg_bank|Mux24~1_combout ;
wire \reg_bank|Mux24~2_combout ;
wire \reg_bank|Mux23~1_combout ;
wire \reg_bank|Mux23~0_combout ;
wire \reg_bank|Mux23~2_combout ;
wire \reg_bank|Mux22~1_combout ;
wire \reg_bank|Mux22~0_combout ;
wire \reg_bank|Mux22~2_combout ;
wire \reg_bank|Mux21~0_combout ;
wire \reg_bank|Mux21~1_combout ;
wire \reg_bank|Mux21~2_combout ;
wire \reg_bank|Mux20~0_combout ;
wire \reg_bank|Mux20~1_combout ;
wire \reg_bank|Mux20~2_combout ;
wire \reg_bank|Mux19~1_combout ;
wire \reg_bank|Mux19~0_combout ;
wire \reg_bank|Mux19~2_combout ;
wire \reg_bank|Mux18~0_combout ;
wire \reg_bank|Mux18~1_combout ;
wire \reg_bank|Mux18~2_combout ;
wire \reg_bank|Mux17~0_combout ;
wire \reg_bank|Mux17~1_combout ;
wire \reg_bank|Mux17~2_combout ;
wire \reg_bank|Mux16~1_combout ;
wire \reg_bank|Mux16~0_combout ;
wire \reg_bank|Mux16~2_combout ;
wire \reg_bank|Mux47~1_combout ;
wire \reg_bank|Mux47~0_combout ;
wire \reg_bank|Mux47~2_combout ;
wire \reg_bank|Mux47~3_combout ;
wire \reg_bank|Mux46~0_combout ;
wire \reg_bank|Mux46~1_combout ;
wire \reg_bank|Mux46~2_combout ;
wire \reg_bank|Mux45~0_combout ;
wire \reg_bank|Mux45~1_combout ;
wire \reg_bank|Mux45~2_combout ;
wire \reg_bank|Mux44~0_combout ;
wire \reg_bank|Mux44~1_combout ;
wire \reg_bank|Mux44~2_combout ;
wire \reg_bank|Mux43~0_combout ;
wire \reg_bank|Mux43~1_combout ;
wire \reg_bank|Mux43~2_combout ;
wire \reg_bank|Mux42~1_combout ;
wire \reg_bank|Mux42~0_combout ;
wire \reg_bank|Mux42~2_combout ;
wire \reg_bank|Mux41~1_combout ;
wire \reg_bank|Mux41~0_combout ;
wire \reg_bank|Mux41~2_combout ;
wire \reg_bank|Mux40~1_combout ;
wire \reg_bank|Mux40~0_combout ;
wire \reg_bank|Mux40~2_combout ;
wire \reg_bank|Mux39~1_combout ;
wire \reg_bank|Mux39~0_combout ;
wire \reg_bank|Mux39~2_combout ;
wire \reg_bank|Mux38~1_combout ;
wire \reg_bank|Mux38~0_combout ;
wire \reg_bank|Mux38~2_combout ;
wire \reg_bank|Mux37~0_combout ;
wire \reg_bank|Mux37~1_combout ;
wire \reg_bank|Mux37~2_combout ;
wire \reg_bank|Mux36~0_combout ;
wire \reg_bank|Mux36~1_combout ;
wire \reg_bank|Mux36~2_combout ;
wire \reg_bank|Mux35~0_combout ;
wire \reg_bank|Mux35~1_combout ;
wire \reg_bank|Mux35~2_combout ;
wire \reg_bank|Mux34~0_combout ;
wire \reg_bank|Mux34~1_combout ;
wire \reg_bank|Mux34~2_combout ;
wire \reg_bank|Mux33~1_combout ;
wire \reg_bank|Mux33~0_combout ;
wire \reg_bank|Mux33~2_combout ;
wire \reg_bank|Mux32~1_combout ;
wire \reg_bank|Mux32~0_combout ;
wire \reg_bank|Mux32~2_combout ;
wire [15:0] \reg_bank|src1_out ;
wire [15:0] \reg_bank|src2_out ;
wire [15:0] \reg_bank|src3_out ;


// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \out1[0]~output (
	.i(\reg_bank|src1_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[0]),
	.obar());
// synopsys translate_off
defparam \out1[0]~output .bus_hold = "false";
defparam \out1[0]~output .open_drain_output = "false";
defparam \out1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \out1[1]~output (
	.i(\reg_bank|src1_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[1]),
	.obar());
// synopsys translate_off
defparam \out1[1]~output .bus_hold = "false";
defparam \out1[1]~output .open_drain_output = "false";
defparam \out1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \out1[2]~output (
	.i(\reg_bank|src1_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[2]),
	.obar());
// synopsys translate_off
defparam \out1[2]~output .bus_hold = "false";
defparam \out1[2]~output .open_drain_output = "false";
defparam \out1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \out1[3]~output (
	.i(\reg_bank|src1_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[3]),
	.obar());
// synopsys translate_off
defparam \out1[3]~output .bus_hold = "false";
defparam \out1[3]~output .open_drain_output = "false";
defparam \out1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \out1[4]~output (
	.i(\reg_bank|src1_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[4]),
	.obar());
// synopsys translate_off
defparam \out1[4]~output .bus_hold = "false";
defparam \out1[4]~output .open_drain_output = "false";
defparam \out1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \out1[5]~output (
	.i(\reg_bank|src1_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[5]),
	.obar());
// synopsys translate_off
defparam \out1[5]~output .bus_hold = "false";
defparam \out1[5]~output .open_drain_output = "false";
defparam \out1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \out1[6]~output (
	.i(\reg_bank|src1_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[6]),
	.obar());
// synopsys translate_off
defparam \out1[6]~output .bus_hold = "false";
defparam \out1[6]~output .open_drain_output = "false";
defparam \out1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \out1[7]~output (
	.i(\reg_bank|src1_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[7]),
	.obar());
// synopsys translate_off
defparam \out1[7]~output .bus_hold = "false";
defparam \out1[7]~output .open_drain_output = "false";
defparam \out1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \out1[8]~output (
	.i(\reg_bank|src1_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[8]),
	.obar());
// synopsys translate_off
defparam \out1[8]~output .bus_hold = "false";
defparam \out1[8]~output .open_drain_output = "false";
defparam \out1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \out1[9]~output (
	.i(\reg_bank|src1_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[9]),
	.obar());
// synopsys translate_off
defparam \out1[9]~output .bus_hold = "false";
defparam \out1[9]~output .open_drain_output = "false";
defparam \out1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \out1[10]~output (
	.i(\reg_bank|src1_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[10]),
	.obar());
// synopsys translate_off
defparam \out1[10]~output .bus_hold = "false";
defparam \out1[10]~output .open_drain_output = "false";
defparam \out1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \out1[11]~output (
	.i(\reg_bank|src1_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[11]),
	.obar());
// synopsys translate_off
defparam \out1[11]~output .bus_hold = "false";
defparam \out1[11]~output .open_drain_output = "false";
defparam \out1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \out1[12]~output (
	.i(\reg_bank|src1_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[12]),
	.obar());
// synopsys translate_off
defparam \out1[12]~output .bus_hold = "false";
defparam \out1[12]~output .open_drain_output = "false";
defparam \out1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \out1[13]~output (
	.i(\reg_bank|src1_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[13]),
	.obar());
// synopsys translate_off
defparam \out1[13]~output .bus_hold = "false";
defparam \out1[13]~output .open_drain_output = "false";
defparam \out1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \out1[14]~output (
	.i(\reg_bank|src1_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[14]),
	.obar());
// synopsys translate_off
defparam \out1[14]~output .bus_hold = "false";
defparam \out1[14]~output .open_drain_output = "false";
defparam \out1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \out1[15]~output (
	.i(\reg_bank|src1_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[15]),
	.obar());
// synopsys translate_off
defparam \out1[15]~output .bus_hold = "false";
defparam \out1[15]~output .open_drain_output = "false";
defparam \out1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \out2[0]~output (
	.i(\reg_bank|src2_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[0]),
	.obar());
// synopsys translate_off
defparam \out2[0]~output .bus_hold = "false";
defparam \out2[0]~output .open_drain_output = "false";
defparam \out2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \out2[1]~output (
	.i(\reg_bank|src2_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[1]),
	.obar());
// synopsys translate_off
defparam \out2[1]~output .bus_hold = "false";
defparam \out2[1]~output .open_drain_output = "false";
defparam \out2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \out2[2]~output (
	.i(\reg_bank|src2_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[2]),
	.obar());
// synopsys translate_off
defparam \out2[2]~output .bus_hold = "false";
defparam \out2[2]~output .open_drain_output = "false";
defparam \out2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \out2[3]~output (
	.i(\reg_bank|src2_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[3]),
	.obar());
// synopsys translate_off
defparam \out2[3]~output .bus_hold = "false";
defparam \out2[3]~output .open_drain_output = "false";
defparam \out2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \out2[4]~output (
	.i(\reg_bank|src2_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[4]),
	.obar());
// synopsys translate_off
defparam \out2[4]~output .bus_hold = "false";
defparam \out2[4]~output .open_drain_output = "false";
defparam \out2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \out2[5]~output (
	.i(\reg_bank|src2_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[5]),
	.obar());
// synopsys translate_off
defparam \out2[5]~output .bus_hold = "false";
defparam \out2[5]~output .open_drain_output = "false";
defparam \out2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \out2[6]~output (
	.i(\reg_bank|src2_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[6]),
	.obar());
// synopsys translate_off
defparam \out2[6]~output .bus_hold = "false";
defparam \out2[6]~output .open_drain_output = "false";
defparam \out2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \out2[7]~output (
	.i(\reg_bank|src2_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[7]),
	.obar());
// synopsys translate_off
defparam \out2[7]~output .bus_hold = "false";
defparam \out2[7]~output .open_drain_output = "false";
defparam \out2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \out2[8]~output (
	.i(\reg_bank|src2_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[8]),
	.obar());
// synopsys translate_off
defparam \out2[8]~output .bus_hold = "false";
defparam \out2[8]~output .open_drain_output = "false";
defparam \out2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \out2[9]~output (
	.i(\reg_bank|src2_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[9]),
	.obar());
// synopsys translate_off
defparam \out2[9]~output .bus_hold = "false";
defparam \out2[9]~output .open_drain_output = "false";
defparam \out2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \out2[10]~output (
	.i(\reg_bank|src2_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[10]),
	.obar());
// synopsys translate_off
defparam \out2[10]~output .bus_hold = "false";
defparam \out2[10]~output .open_drain_output = "false";
defparam \out2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \out2[11]~output (
	.i(\reg_bank|src2_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[11]),
	.obar());
// synopsys translate_off
defparam \out2[11]~output .bus_hold = "false";
defparam \out2[11]~output .open_drain_output = "false";
defparam \out2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \out2[12]~output (
	.i(\reg_bank|src2_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[12]),
	.obar());
// synopsys translate_off
defparam \out2[12]~output .bus_hold = "false";
defparam \out2[12]~output .open_drain_output = "false";
defparam \out2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \out2[13]~output (
	.i(\reg_bank|src2_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[13]),
	.obar());
// synopsys translate_off
defparam \out2[13]~output .bus_hold = "false";
defparam \out2[13]~output .open_drain_output = "false";
defparam \out2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \out2[14]~output (
	.i(\reg_bank|src2_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[14]),
	.obar());
// synopsys translate_off
defparam \out2[14]~output .bus_hold = "false";
defparam \out2[14]~output .open_drain_output = "false";
defparam \out2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \out2[15]~output (
	.i(\reg_bank|src2_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[15]),
	.obar());
// synopsys translate_off
defparam \out2[15]~output .bus_hold = "false";
defparam \out2[15]~output .open_drain_output = "false";
defparam \out2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \out3[0]~output (
	.i(\reg_bank|src3_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[0]),
	.obar());
// synopsys translate_off
defparam \out3[0]~output .bus_hold = "false";
defparam \out3[0]~output .open_drain_output = "false";
defparam \out3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \out3[1]~output (
	.i(\reg_bank|src3_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[1]),
	.obar());
// synopsys translate_off
defparam \out3[1]~output .bus_hold = "false";
defparam \out3[1]~output .open_drain_output = "false";
defparam \out3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \out3[2]~output (
	.i(\reg_bank|src3_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[2]),
	.obar());
// synopsys translate_off
defparam \out3[2]~output .bus_hold = "false";
defparam \out3[2]~output .open_drain_output = "false";
defparam \out3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \out3[3]~output (
	.i(\reg_bank|src3_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[3]),
	.obar());
// synopsys translate_off
defparam \out3[3]~output .bus_hold = "false";
defparam \out3[3]~output .open_drain_output = "false";
defparam \out3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \out3[4]~output (
	.i(\reg_bank|src3_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[4]),
	.obar());
// synopsys translate_off
defparam \out3[4]~output .bus_hold = "false";
defparam \out3[4]~output .open_drain_output = "false";
defparam \out3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \out3[5]~output (
	.i(\reg_bank|src3_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[5]),
	.obar());
// synopsys translate_off
defparam \out3[5]~output .bus_hold = "false";
defparam \out3[5]~output .open_drain_output = "false";
defparam \out3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \out3[6]~output (
	.i(\reg_bank|src3_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[6]),
	.obar());
// synopsys translate_off
defparam \out3[6]~output .bus_hold = "false";
defparam \out3[6]~output .open_drain_output = "false";
defparam \out3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \out3[7]~output (
	.i(\reg_bank|src3_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[7]),
	.obar());
// synopsys translate_off
defparam \out3[7]~output .bus_hold = "false";
defparam \out3[7]~output .open_drain_output = "false";
defparam \out3[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \out3[8]~output (
	.i(\reg_bank|src3_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[8]),
	.obar());
// synopsys translate_off
defparam \out3[8]~output .bus_hold = "false";
defparam \out3[8]~output .open_drain_output = "false";
defparam \out3[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \out3[9]~output (
	.i(\reg_bank|src3_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[9]),
	.obar());
// synopsys translate_off
defparam \out3[9]~output .bus_hold = "false";
defparam \out3[9]~output .open_drain_output = "false";
defparam \out3[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \out3[10]~output (
	.i(\reg_bank|src3_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[10]),
	.obar());
// synopsys translate_off
defparam \out3[10]~output .bus_hold = "false";
defparam \out3[10]~output .open_drain_output = "false";
defparam \out3[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \out3[11]~output (
	.i(\reg_bank|src3_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[11]),
	.obar());
// synopsys translate_off
defparam \out3[11]~output .bus_hold = "false";
defparam \out3[11]~output .open_drain_output = "false";
defparam \out3[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \out3[12]~output (
	.i(\reg_bank|src3_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[12]),
	.obar());
// synopsys translate_off
defparam \out3[12]~output .bus_hold = "false";
defparam \out3[12]~output .open_drain_output = "false";
defparam \out3[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \out3[13]~output (
	.i(\reg_bank|src3_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[13]),
	.obar());
// synopsys translate_off
defparam \out3[13]~output .bus_hold = "false";
defparam \out3[13]~output .open_drain_output = "false";
defparam \out3[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \out3[14]~output (
	.i(\reg_bank|src3_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[14]),
	.obar());
// synopsys translate_off
defparam \out3[14]~output .bus_hold = "false";
defparam \out3[14]~output .open_drain_output = "false";
defparam \out3[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \out3[15]~output (
	.i(\reg_bank|src3_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out3[15]),
	.obar());
// synopsys translate_off
defparam \out3[15]~output .bus_hold = "false";
defparam \out3[15]~output .open_drain_output = "false";
defparam \out3[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N39
cyclonev_io_obuf \imm[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[0]),
	.obar());
// synopsys translate_off
defparam \imm[0]~output .bus_hold = "false";
defparam \imm[0]~output .open_drain_output = "false";
defparam \imm[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N36
cyclonev_io_obuf \imm[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[1]),
	.obar());
// synopsys translate_off
defparam \imm[1]~output .bus_hold = "false";
defparam \imm[1]~output .open_drain_output = "false";
defparam \imm[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \imm[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[2]),
	.obar());
// synopsys translate_off
defparam \imm[2]~output .bus_hold = "false";
defparam \imm[2]~output .open_drain_output = "false";
defparam \imm[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y81_N53
cyclonev_io_obuf \imm[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[3]),
	.obar());
// synopsys translate_off
defparam \imm[3]~output .bus_hold = "false";
defparam \imm[3]~output .open_drain_output = "false";
defparam \imm[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y81_N36
cyclonev_io_obuf \imm[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[4]),
	.obar());
// synopsys translate_off
defparam \imm[4]~output .bus_hold = "false";
defparam \imm[4]~output .open_drain_output = "false";
defparam \imm[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \imm[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[5]),
	.obar());
// synopsys translate_off
defparam \imm[5]~output .bus_hold = "false";
defparam \imm[5]~output .open_drain_output = "false";
defparam \imm[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N53
cyclonev_io_obuf \imm[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[6]),
	.obar());
// synopsys translate_off
defparam \imm[6]~output .bus_hold = "false";
defparam \imm[6]~output .open_drain_output = "false";
defparam \imm[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y81_N53
cyclonev_io_obuf \imm[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[7]),
	.obar());
// synopsys translate_off
defparam \imm[7]~output .bus_hold = "false";
defparam \imm[7]~output .open_drain_output = "false";
defparam \imm[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y81_N42
cyclonev_io_obuf \imm[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[8]),
	.obar());
// synopsys translate_off
defparam \imm[8]~output .bus_hold = "false";
defparam \imm[8]~output .open_drain_output = "false";
defparam \imm[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \imm[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm[9]),
	.obar());
// synopsys translate_off
defparam \imm[9]~output .bus_hold = "false";
defparam \imm[9]~output .open_drain_output = "false";
defparam \imm[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \instr[9]~input (
	.i(instr[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[9]~input_o ));
// synopsys translate_off
defparam \instr[9]~input .bus_hold = "false";
defparam \instr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \instr[14]~input (
	.i(instr[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[14]~input_o ));
// synopsys translate_off
defparam \instr[14]~input .bus_hold = "false";
defparam \instr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \instr[13]~input (
	.i(instr[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[13]~input_o ));
// synopsys translate_off
defparam \instr[13]~input .bus_hold = "false";
defparam \instr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \instr[15]~input (
	.i(instr[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[15]~input_o ));
// synopsys translate_off
defparam \instr[15]~input .bus_hold = "false";
defparam \instr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \instr[12]~input (
	.i(instr[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[12]~input_o ));
// synopsys translate_off
defparam \instr[12]~input .bus_hold = "false";
defparam \instr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N27
cyclonev_lcell_comb \decoder|Mux0~0 (
// Equation(s):
// \decoder|Mux0~0_combout  = ( \instr[12]~input_o  & ( (!\instr[9]~input_o  & ((!\instr[14]~input_o  & ((!\instr[15]~input_o ))) # (\instr[14]~input_o  & (\instr[13]~input_o )))) # (\instr[9]~input_o  & ((!\instr[15]~input_o ) # (!\instr[14]~input_o  $ 
// (\instr[13]~input_o )))) ) ) # ( !\instr[12]~input_o  & ( (\instr[9]~input_o  & (!\instr[13]~input_o  & (!\instr[14]~input_o  $ (!\instr[15]~input_o )))) ) )

	.dataa(!\instr[9]~input_o ),
	.datab(!\instr[14]~input_o ),
	.datac(!\instr[13]~input_o ),
	.datad(!\instr[15]~input_o ),
	.datae(gnd),
	.dataf(!\instr[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|Mux0~0 .extended_lut = "off";
defparam \decoder|Mux0~0 .lut_mask = 64'h10401040DF43DF43;
defparam \decoder|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \instr[0]~input (
	.i(instr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[0]~input_o ));
// synopsys translate_off
defparam \instr[0]~input .bus_hold = "false";
defparam \instr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \cntrl_mux~input (
	.i(cntrl_mux),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\cntrl_mux~input_o ));
// synopsys translate_off
defparam \cntrl_mux~input .bus_hold = "false";
defparam \cntrl_mux~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \wb_result[0]~input (
	.i(wb_result[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[0]~input_o ));
// synopsys translate_off
defparam \wb_result[0]~input .bus_hold = "false";
defparam \wb_result[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \wr_mux|out[0]~0 (
// Equation(s):
// \wr_mux|out[0]~0_combout  = ( \instr[13]~input_o  & ( \wb_result[0]~input_o  & ( ((\instr[0]~input_o  & (\instr[15]~input_o  & \instr[14]~input_o ))) # (\cntrl_mux~input_o ) ) ) ) # ( !\instr[13]~input_o  & ( \wb_result[0]~input_o  & ( ((\instr[0]~input_o 
//  & (!\instr[15]~input_o  & !\instr[14]~input_o ))) # (\cntrl_mux~input_o ) ) ) ) # ( \instr[13]~input_o  & ( !\wb_result[0]~input_o  & ( (\instr[0]~input_o  & (\instr[15]~input_o  & (\instr[14]~input_o  & !\cntrl_mux~input_o ))) ) ) ) # ( 
// !\instr[13]~input_o  & ( !\wb_result[0]~input_o  & ( (\instr[0]~input_o  & (!\instr[15]~input_o  & (!\instr[14]~input_o  & !\cntrl_mux~input_o ))) ) ) )

	.dataa(!\instr[0]~input_o ),
	.datab(!\instr[15]~input_o ),
	.datac(!\instr[14]~input_o ),
	.datad(!\cntrl_mux~input_o ),
	.datae(!\instr[13]~input_o ),
	.dataf(!\wb_result[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[0]~0 .extended_lut = "off";
defparam \wr_mux|out[0]~0 .lut_mask = 64'h4000010040FF01FF;
defparam \wr_mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \wb_enable~input (
	.i(wb_enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_enable~input_o ));
// synopsys translate_off
defparam \wb_enable~input .bus_hold = "false";
defparam \wb_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \instr[10]~input (
	.i(instr[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[10]~input_o ));
// synopsys translate_off
defparam \instr[10]~input .bus_hold = "false";
defparam \instr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \decoder|srcdest[0]~0 (
// Equation(s):
// \decoder|srcdest[0]~0_combout  = (!\instr[13]~input_o  & (\instr[10]~input_o  & (!\instr[14]~input_o  $ (!\instr[15]~input_o ))))

	.dataa(!\instr[13]~input_o ),
	.datab(!\instr[14]~input_o ),
	.datac(!\instr[10]~input_o ),
	.datad(!\instr[15]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|srcdest[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|srcdest[0]~0 .extended_lut = "off";
defparam \decoder|srcdest[0]~0 .lut_mask = 64'h0208020802080208;
defparam \decoder|srcdest[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \instr[11]~input (
	.i(instr[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[11]~input_o ));
// synopsys translate_off
defparam \instr[11]~input .bus_hold = "false";
defparam \instr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \decoder|srcdest[1]~1 (
// Equation(s):
// \decoder|srcdest[1]~1_combout  = (\instr[11]~input_o  & (!\instr[13]~input_o  & (!\instr[15]~input_o  $ (!\instr[14]~input_o ))))

	.dataa(!\instr[11]~input_o ),
	.datab(!\instr[15]~input_o ),
	.datac(!\instr[14]~input_o ),
	.datad(!\instr[13]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|srcdest[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|srcdest[1]~1 .extended_lut = "off";
defparam \decoder|srcdest[1]~1 .lut_mask = 64'h1400140014001400;
defparam \decoder|srcdest[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \decoder|srcdest[2]~2 (
// Equation(s):
// \decoder|srcdest[2]~2_combout  = ( \instr[15]~input_o  & ( \instr[12]~input_o  & ( (!\instr[14]~input_o  & !\instr[13]~input_o ) ) ) ) # ( !\instr[15]~input_o  & ( \instr[12]~input_o  & ( (\instr[14]~input_o  & !\instr[13]~input_o ) ) ) )

	.dataa(!\instr[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instr[13]~input_o ),
	.datae(!\instr[15]~input_o ),
	.dataf(!\instr[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|srcdest[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|srcdest[2]~2 .extended_lut = "off";
defparam \decoder|srcdest[2]~2 .lut_mask = 64'h000000005500AA00;
defparam \decoder|srcdest[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \reg_bank|regMem[0][9]~7 (
// Equation(s):
// \reg_bank|regMem[0][9]~7_combout  = ( \decoder|srcdest[2]~2_combout  & ( \rst~input_o  ) ) # ( !\decoder|srcdest[2]~2_combout  & ( ((\wb_enable~input_o  & (!\decoder|srcdest[0]~0_combout  & !\decoder|srcdest[1]~1_combout ))) # (\rst~input_o ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\wb_enable~input_o ),
	.datac(!\decoder|srcdest[0]~0_combout ),
	.datad(!\decoder|srcdest[1]~1_combout ),
	.datae(gnd),
	.dataf(!\decoder|srcdest[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[0][9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[0][9]~7 .extended_lut = "off";
defparam \reg_bank|regMem[0][9]~7 .lut_mask = 64'h7555755555555555;
defparam \reg_bank|regMem[0][9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N26
dffeas \reg_bank|regMem[0][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][0] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \instr[8]~input (
	.i(instr[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[8]~input_o ));
// synopsys translate_off
defparam \instr[8]~input .bus_hold = "false";
defparam \instr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \decoder|Mux1~0 (
// Equation(s):
// \decoder|Mux1~0_combout  = ( \instr[8]~input_o  & ( (!\instr[14]~input_o  & ((!\instr[15]~input_o  & ((\instr[11]~input_o ))) # (\instr[15]~input_o  & (!\instr[13]~input_o )))) # (\instr[14]~input_o  & ((!\instr[13]~input_o  & ((!\instr[15]~input_o ))) # 
// (\instr[13]~input_o  & (\instr[11]~input_o )))) ) ) # ( !\instr[8]~input_o  & ( (\instr[11]~input_o  & ((!\instr[14]~input_o  & ((!\instr[15]~input_o ))) # (\instr[14]~input_o  & (\instr[13]~input_o )))) ) )

	.dataa(!\instr[13]~input_o ),
	.datab(!\instr[14]~input_o ),
	.datac(!\instr[11]~input_o ),
	.datad(!\instr[15]~input_o ),
	.datae(gnd),
	.dataf(!\instr[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|Mux1~0 .extended_lut = "off";
defparam \decoder|Mux1~0 .lut_mask = 64'h0D010D012F892F89;
defparam \decoder|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \reg_bank|regMem[2][13]~4 (
// Equation(s):
// \reg_bank|regMem[2][13]~4_combout  = ( \decoder|srcdest[1]~1_combout  & ( ((!\decoder|srcdest[2]~2_combout  & (\wb_enable~input_o  & !\decoder|srcdest[0]~0_combout ))) # (\rst~input_o ) ) ) # ( !\decoder|srcdest[1]~1_combout  & ( \rst~input_o  ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\rst~input_o ),
	.datac(!\wb_enable~input_o ),
	.datad(!\decoder|srcdest[0]~0_combout ),
	.datae(gnd),
	.dataf(!\decoder|srcdest[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[2][13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[2][13]~4 .extended_lut = "off";
defparam \reg_bank|regMem[2][13]~4 .lut_mask = 64'h333333333B333B33;
defparam \reg_bank|regMem[2][13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N35
dffeas \reg_bank|regMem[2][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][0] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \instr[7]~input (
	.i(instr[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[7]~input_o ));
// synopsys translate_off
defparam \instr[7]~input .bus_hold = "false";
defparam \instr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \decoder|Mux2~0 (
// Equation(s):
// \decoder|Mux2~0_combout  = ( \instr[10]~input_o  & ( (!\instr[7]~input_o  & ((!\instr[14]~input_o  & (!\instr[15]~input_o )) # (\instr[14]~input_o  & ((\instr[13]~input_o ))))) # (\instr[7]~input_o  & ((!\instr[15]~input_o ) # (!\instr[13]~input_o  $ 
// (\instr[14]~input_o )))) ) ) # ( !\instr[10]~input_o  & ( (\instr[7]~input_o  & (!\instr[13]~input_o  & (!\instr[15]~input_o  $ (!\instr[14]~input_o )))) ) )

	.dataa(!\instr[7]~input_o ),
	.datab(!\instr[15]~input_o ),
	.datac(!\instr[13]~input_o ),
	.datad(!\instr[14]~input_o ),
	.datae(gnd),
	.dataf(!\instr[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|Mux2~0 .extended_lut = "off";
defparam \decoder|Mux2~0 .lut_mask = 64'h10401040DC4FDC4F;
defparam \decoder|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \reg_bank|regMem[1][14]~6 (
// Equation(s):
// \reg_bank|regMem[1][14]~6_combout  = ( \decoder|srcdest[2]~2_combout  & ( \rst~input_o  ) ) # ( !\decoder|srcdest[2]~2_combout  & ( \rst~input_o  ) ) # ( !\decoder|srcdest[2]~2_combout  & ( !\rst~input_o  & ( (\decoder|srcdest[0]~0_combout  & 
// (!\decoder|srcdest[1]~1_combout  & \wb_enable~input_o )) ) ) )

	.dataa(gnd),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\decoder|srcdest[1]~1_combout ),
	.datad(!\wb_enable~input_o ),
	.datae(!\decoder|srcdest[2]~2_combout ),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[1][14]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[1][14]~6 .extended_lut = "off";
defparam \reg_bank|regMem[1][14]~6 .lut_mask = 64'h00300000FFFFFFFF;
defparam \reg_bank|regMem[1][14]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \reg_bank|regMem[1][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][0] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N51
cyclonev_lcell_comb \reg_bank|regMem[3][13]~5 (
// Equation(s):
// \reg_bank|regMem[3][13]~5_combout  = ( \decoder|srcdest[1]~1_combout  & ( \wb_enable~input_o  & ( ((\decoder|srcdest[0]~0_combout  & !\decoder|srcdest[2]~2_combout )) # (\rst~input_o ) ) ) ) # ( !\decoder|srcdest[1]~1_combout  & ( \wb_enable~input_o  & ( 
// \rst~input_o  ) ) ) # ( \decoder|srcdest[1]~1_combout  & ( !\wb_enable~input_o  & ( \rst~input_o  ) ) ) # ( !\decoder|srcdest[1]~1_combout  & ( !\wb_enable~input_o  & ( \rst~input_o  ) ) )

	.dataa(!\rst~input_o ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\decoder|srcdest[2]~2_combout ),
	.datad(gnd),
	.datae(!\decoder|srcdest[1]~1_combout ),
	.dataf(!\wb_enable~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[3][13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[3][13]~5 .extended_lut = "off";
defparam \reg_bank|regMem[3][13]~5 .lut_mask = 64'h5555555555557575;
defparam \reg_bank|regMem[3][13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N35
dffeas \reg_bank|regMem[3][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][0] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \reg_bank|Mux15~1 (
// Equation(s):
// \reg_bank|Mux15~1_combout  = ( \reg_bank|regMem[1][0]~q  & ( \reg_bank|regMem[3][0]~q  & ( ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[0][0]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[2][0]~q )))) # (\decoder|Mux2~0_combout ) ) ) ) # ( 
// !\reg_bank|regMem[1][0]~q  & ( \reg_bank|regMem[3][0]~q  & ( (!\decoder|Mux1~0_combout  & (\reg_bank|regMem[0][0]~q  & ((!\decoder|Mux2~0_combout )))) # (\decoder|Mux1~0_combout  & (((\decoder|Mux2~0_combout ) # (\reg_bank|regMem[2][0]~q )))) ) ) ) # ( 
// \reg_bank|regMem[1][0]~q  & ( !\reg_bank|regMem[3][0]~q  & ( (!\decoder|Mux1~0_combout  & (((\decoder|Mux2~0_combout )) # (\reg_bank|regMem[0][0]~q ))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[2][0]~q  & !\decoder|Mux2~0_combout )))) ) ) ) # ( 
// !\reg_bank|regMem[1][0]~q  & ( !\reg_bank|regMem[3][0]~q  & ( (!\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[0][0]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[2][0]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[0][0]~q ),
	.datab(!\decoder|Mux1~0_combout ),
	.datac(!\reg_bank|regMem[2][0]~q ),
	.datad(!\decoder|Mux2~0_combout ),
	.datae(!\reg_bank|regMem[1][0]~q ),
	.dataf(!\reg_bank|regMem[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~1 .extended_lut = "off";
defparam \reg_bank|Mux15~1 .lut_mask = 64'h470047CC473347FF;
defparam \reg_bank|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N21
cyclonev_lcell_comb \reg_bank|regMem[7][0]~3 (
// Equation(s):
// \reg_bank|regMem[7][0]~3_combout  = ( \wb_enable~input_o  & ( (\decoder|srcdest[2]~2_combout  & (!\rst~input_o  & (\decoder|srcdest[1]~1_combout  & \decoder|srcdest[0]~0_combout ))) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\rst~input_o ),
	.datac(!\decoder|srcdest[1]~1_combout ),
	.datad(!\decoder|srcdest[0]~0_combout ),
	.datae(gnd),
	.dataf(!\wb_enable~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[7][0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[7][0]~3 .extended_lut = "off";
defparam \reg_bank|regMem[7][0]~3 .lut_mask = 64'h0000000000040004;
defparam \reg_bank|regMem[7][0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \reg_bank|regMem[7][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][0] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N54
cyclonev_lcell_comb \reg_bank|regMem[5][6]~1 (
// Equation(s):
// \reg_bank|regMem[5][6]~1_combout  = ( \decoder|srcdest[2]~2_combout  & ( ((\wb_enable~input_o  & (\decoder|srcdest[0]~0_combout  & !\decoder|srcdest[1]~1_combout ))) # (\rst~input_o ) ) ) # ( !\decoder|srcdest[2]~2_combout  & ( \rst~input_o  ) )

	.dataa(!\rst~input_o ),
	.datab(!\wb_enable~input_o ),
	.datac(!\decoder|srcdest[0]~0_combout ),
	.datad(!\decoder|srcdest[1]~1_combout ),
	.datae(gnd),
	.dataf(!\decoder|srcdest[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[5][6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[5][6]~1 .extended_lut = "off";
defparam \reg_bank|regMem[5][6]~1 .lut_mask = 64'h5555555557555755;
defparam \reg_bank|regMem[5][6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N26
dffeas \reg_bank|regMem[5][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][0] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N39
cyclonev_lcell_comb \reg_bank|regMem[6][5]~2 (
// Equation(s):
// \reg_bank|regMem[6][5]~2_combout  = ( \rst~input_o  ) # ( !\rst~input_o  & ( (!\decoder|srcdest[0]~0_combout  & (\decoder|srcdest[2]~2_combout  & (\wb_enable~input_o  & \decoder|srcdest[1]~1_combout ))) ) )

	.dataa(!\decoder|srcdest[0]~0_combout ),
	.datab(!\decoder|srcdest[2]~2_combout ),
	.datac(!\wb_enable~input_o ),
	.datad(!\decoder|srcdest[1]~1_combout ),
	.datae(gnd),
	.dataf(!\rst~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[6][5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[6][5]~2 .extended_lut = "off";
defparam \reg_bank|regMem[6][5]~2 .lut_mask = 64'h00020002FFFFFFFF;
defparam \reg_bank|regMem[6][5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \reg_bank|regMem[6][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][0] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \reg_bank|regMem[4][4]~0 (
// Equation(s):
// \reg_bank|regMem[4][4]~0_combout  = ( \rst~input_o  & ( \wb_enable~input_o  ) ) # ( !\rst~input_o  & ( \wb_enable~input_o  & ( (!\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout  & \decoder|srcdest[2]~2_combout )) ) ) ) # ( \rst~input_o  & 
// ( !\wb_enable~input_o  ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(gnd),
	.datad(!\decoder|srcdest[2]~2_combout ),
	.datae(!\rst~input_o ),
	.dataf(!\wb_enable~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[4][4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[4][4]~0 .extended_lut = "off";
defparam \reg_bank|regMem[4][4]~0 .lut_mask = 64'h0000FFFF0088FFFF;
defparam \reg_bank|regMem[4][4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N35
dffeas \reg_bank|regMem[4][0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][0] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \reg_bank|Mux15~0 (
// Equation(s):
// \reg_bank|Mux15~0_combout  = ( \reg_bank|regMem[6][0]~q  & ( \reg_bank|regMem[4][0]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[5][0]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[7][0]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[6][0]~q  & ( \reg_bank|regMem[4][0]~q  & ( (!\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout ) # (\reg_bank|regMem[5][0]~q )))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[7][0]~q  & (\decoder|Mux2~0_combout ))) ) ) ) # ( 
// \reg_bank|regMem[6][0]~q  & ( !\reg_bank|regMem[4][0]~q  & ( (!\decoder|Mux1~0_combout  & (((\decoder|Mux2~0_combout  & \reg_bank|regMem[5][0]~q )))) # (\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout )) # (\reg_bank|regMem[7][0]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[6][0]~q  & ( !\reg_bank|regMem[4][0]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[5][0]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[7][0]~q )))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\reg_bank|regMem[7][0]~q ),
	.datac(!\decoder|Mux2~0_combout ),
	.datad(!\reg_bank|regMem[5][0]~q ),
	.datae(!\reg_bank|regMem[6][0]~q ),
	.dataf(!\reg_bank|regMem[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~0 .extended_lut = "off";
defparam \reg_bank|Mux15~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_bank|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \reg_bank|Mux15~2 (
// Equation(s):
// \reg_bank|Mux15~2_combout  = ( \reg_bank|Mux15~1_combout  & ( \reg_bank|Mux15~0_combout  ) ) # ( !\reg_bank|Mux15~1_combout  & ( \reg_bank|Mux15~0_combout  & ( \decoder|Mux0~0_combout  ) ) ) # ( \reg_bank|Mux15~1_combout  & ( !\reg_bank|Mux15~0_combout  & 
// ( !\decoder|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\decoder|Mux0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux15~1_combout ),
	.dataf(!\reg_bank|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux15~2 .extended_lut = "off";
defparam \reg_bank|Mux15~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \reg_bank|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \rd_enable~input (
	.i(rd_enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rd_enable~input_o ));
// synopsys translate_off
defparam \rd_enable~input .bus_hold = "false";
defparam \rd_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N19
dffeas \reg_bank|src1_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[0] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \wb_result[1]~input (
	.i(wb_result[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[1]~input_o ));
// synopsys translate_off
defparam \wb_result[1]~input .bus_hold = "false";
defparam \wb_result[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \instr[1]~input (
	.i(instr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[1]~input_o ));
// synopsys translate_off
defparam \instr[1]~input .bus_hold = "false";
defparam \instr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \wr_mux|out[1]~1 (
// Equation(s):
// \wr_mux|out[1]~1_combout  = ( \instr[15]~input_o  & ( \instr[1]~input_o  & ( (!\cntrl_mux~input_o  & (\instr[14]~input_o  & ((\instr[13]~input_o )))) # (\cntrl_mux~input_o  & (((\wb_result[1]~input_o )))) ) ) ) # ( !\instr[15]~input_o  & ( 
// \instr[1]~input_o  & ( (!\cntrl_mux~input_o  & (!\instr[14]~input_o  & ((!\instr[13]~input_o )))) # (\cntrl_mux~input_o  & (((\wb_result[1]~input_o )))) ) ) ) # ( \instr[15]~input_o  & ( !\instr[1]~input_o  & ( (\wb_result[1]~input_o  & \cntrl_mux~input_o 
// ) ) ) ) # ( !\instr[15]~input_o  & ( !\instr[1]~input_o  & ( (\wb_result[1]~input_o  & \cntrl_mux~input_o ) ) ) )

	.dataa(!\instr[14]~input_o ),
	.datab(!\wb_result[1]~input_o ),
	.datac(!\instr[13]~input_o ),
	.datad(!\cntrl_mux~input_o ),
	.datae(!\instr[15]~input_o ),
	.dataf(!\instr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[1]~1 .extended_lut = "off";
defparam \wr_mux|out[1]~1 .lut_mask = 64'h00330033A0330533;
defparam \wr_mux|out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N50
dffeas \reg_bank|regMem[6][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][1] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N2
dffeas \reg_bank|regMem[5][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][1] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \reg_bank|regMem[7][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][1] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \reg_bank|regMem[4][1]~feeder (
// Equation(s):
// \reg_bank|regMem[4][1]~feeder_combout  = ( \wr_mux|out[1]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[4][1]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N19
dffeas \reg_bank|regMem[4][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][1] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \reg_bank|Mux14~0 (
// Equation(s):
// \reg_bank|Mux14~0_combout  = ( \reg_bank|regMem[7][1]~q  & ( \reg_bank|regMem[4][1]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][1]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[6][1]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[7][1]~q  & ( \reg_bank|regMem[4][1]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][1]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[6][1]~q ))) ) ) ) # ( \reg_bank|regMem[7][1]~q  & ( !\reg_bank|regMem[4][1]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][1]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[6][1]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[7][1]~q  & ( !\reg_bank|regMem[4][1]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][1]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[6][1]~q ))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[6][1]~q ),
	.datad(!\reg_bank|regMem[5][1]~q ),
	.datae(!\reg_bank|regMem[7][1]~q ),
	.dataf(!\reg_bank|regMem[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~0 .extended_lut = "off";
defparam \reg_bank|Mux14~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N14
dffeas \reg_bank|regMem[1][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][1] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \reg_bank|regMem[3][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][1] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N44
dffeas \reg_bank|regMem[0][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][1] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N20
dffeas \reg_bank|regMem[2][1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][1] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \reg_bank|Mux14~1 (
// Equation(s):
// \reg_bank|Mux14~1_combout  = ( \reg_bank|regMem[0][1]~q  & ( \reg_bank|regMem[2][1]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[1][1]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[3][1]~q )))) ) ) ) # ( 
// !\reg_bank|regMem[0][1]~q  & ( \reg_bank|regMem[2][1]~q  & ( (!\decoder|Mux2~0_combout  & (((\decoder|Mux1~0_combout )))) # (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[1][1]~q )) # (\decoder|Mux1~0_combout  & 
// ((\reg_bank|regMem[3][1]~q ))))) ) ) ) # ( \reg_bank|regMem[0][1]~q  & ( !\reg_bank|regMem[2][1]~q  & ( (!\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout )))) # (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[1][1]~q )) 
// # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[3][1]~q ))))) ) ) ) # ( !\reg_bank|regMem[0][1]~q  & ( !\reg_bank|regMem[2][1]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[1][1]~q )) # (\decoder|Mux1~0_combout  & 
// ((\reg_bank|regMem[3][1]~q ))))) ) ) )

	.dataa(!\decoder|Mux2~0_combout ),
	.datab(!\reg_bank|regMem[1][1]~q ),
	.datac(!\decoder|Mux1~0_combout ),
	.datad(!\reg_bank|regMem[3][1]~q ),
	.datae(!\reg_bank|regMem[0][1]~q ),
	.dataf(!\reg_bank|regMem[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~1 .extended_lut = "off";
defparam \reg_bank|Mux14~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \reg_bank|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \reg_bank|Mux14~2 (
// Equation(s):
// \reg_bank|Mux14~2_combout  = ( \reg_bank|Mux14~1_combout  & ( (!\decoder|Mux0~0_combout ) # (\reg_bank|Mux14~0_combout ) ) ) # ( !\reg_bank|Mux14~1_combout  & ( (\decoder|Mux0~0_combout  & \reg_bank|Mux14~0_combout ) ) )

	.dataa(gnd),
	.datab(!\decoder|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\reg_bank|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux14~2 .extended_lut = "off";
defparam \reg_bank|Mux14~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \reg_bank|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N40
dffeas \reg_bank|src1_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[1] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \instr[2]~input (
	.i(instr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[2]~input_o ));
// synopsys translate_off
defparam \instr[2]~input .bus_hold = "false";
defparam \instr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \wb_result[2]~input (
	.i(wb_result[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[2]~input_o ));
// synopsys translate_off
defparam \wb_result[2]~input .bus_hold = "false";
defparam \wb_result[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \wr_mux|out[2]~2 (
// Equation(s):
// \wr_mux|out[2]~2_combout  = ( \instr[13]~input_o  & ( \wb_result[2]~input_o  & ( ((\instr[14]~input_o  & (\instr[15]~input_o  & \instr[2]~input_o ))) # (\cntrl_mux~input_o ) ) ) ) # ( !\instr[13]~input_o  & ( \wb_result[2]~input_o  & ( 
// ((!\instr[14]~input_o  & (!\instr[15]~input_o  & \instr[2]~input_o ))) # (\cntrl_mux~input_o ) ) ) ) # ( \instr[13]~input_o  & ( !\wb_result[2]~input_o  & ( (!\cntrl_mux~input_o  & (\instr[14]~input_o  & (\instr[15]~input_o  & \instr[2]~input_o ))) ) ) ) 
// # ( !\instr[13]~input_o  & ( !\wb_result[2]~input_o  & ( (!\cntrl_mux~input_o  & (!\instr[14]~input_o  & (!\instr[15]~input_o  & \instr[2]~input_o ))) ) ) )

	.dataa(!\cntrl_mux~input_o ),
	.datab(!\instr[14]~input_o ),
	.datac(!\instr[15]~input_o ),
	.datad(!\instr[2]~input_o ),
	.datae(!\instr[13]~input_o ),
	.dataf(!\wb_result[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[2]~2 .extended_lut = "off";
defparam \wr_mux|out[2]~2 .lut_mask = 64'h0080000255D55557;
defparam \wr_mux|out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N14
dffeas \reg_bank|regMem[7][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][2] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N26
dffeas \reg_bank|regMem[5][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][2] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N26
dffeas \reg_bank|regMem[4][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][2] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N56
dffeas \reg_bank|regMem[6][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][2] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N27
cyclonev_lcell_comb \reg_bank|Mux13~0 (
// Equation(s):
// \reg_bank|Mux13~0_combout  = ( \reg_bank|regMem[4][2]~q  & ( \reg_bank|regMem[6][2]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[5][2]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[7][2]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[4][2]~q  & ( \reg_bank|regMem[6][2]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][2]~q )))) # (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[7][2]~q )))) ) ) ) # ( 
// \reg_bank|regMem[4][2]~q  & ( !\reg_bank|regMem[6][2]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][2]~q )))) # (\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & (\reg_bank|regMem[7][2]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[4][2]~q  & ( !\reg_bank|regMem[6][2]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[5][2]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[7][2]~q )))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[7][2]~q ),
	.datad(!\reg_bank|regMem[5][2]~q ),
	.datae(!\reg_bank|regMem[4][2]~q ),
	.dataf(!\reg_bank|regMem[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~0 .extended_lut = "off";
defparam \reg_bank|Mux13~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_bank|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N35
dffeas \reg_bank|regMem[1][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][2] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \reg_bank|regMem[2][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][2] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \reg_bank|regMem[3][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][2] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N32
dffeas \reg_bank|regMem[0][2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][2] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \reg_bank|Mux13~1 (
// Equation(s):
// \reg_bank|Mux13~1_combout  = ( \reg_bank|regMem[3][2]~q  & ( \reg_bank|regMem[0][2]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[1][2]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[2][2]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[3][2]~q  & ( \reg_bank|regMem[0][2]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[1][2]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// ((\reg_bank|regMem[2][2]~q )))) ) ) ) # ( \reg_bank|regMem[3][2]~q  & ( !\reg_bank|regMem[0][2]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & (\reg_bank|regMem[1][2]~q ))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[2][2]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[3][2]~q  & ( !\reg_bank|regMem[0][2]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & (\reg_bank|regMem[1][2]~q ))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// ((\reg_bank|regMem[2][2]~q )))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[1][2]~q ),
	.datad(!\reg_bank|regMem[2][2]~q ),
	.datae(!\reg_bank|regMem[3][2]~q ),
	.dataf(!\reg_bank|regMem[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~1 .extended_lut = "off";
defparam \reg_bank|Mux13~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \reg_bank|Mux13~2 (
// Equation(s):
// \reg_bank|Mux13~2_combout  = ( \reg_bank|Mux13~1_combout  & ( (!\decoder|Mux0~0_combout ) # (\reg_bank|Mux13~0_combout ) ) ) # ( !\reg_bank|Mux13~1_combout  & ( (\decoder|Mux0~0_combout  & \reg_bank|Mux13~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decoder|Mux0~0_combout ),
	.datad(!\reg_bank|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux13~2 .extended_lut = "off";
defparam \reg_bank|Mux13~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N10
dffeas \reg_bank|src1_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[2] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \wb_result[3]~input (
	.i(wb_result[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[3]~input_o ));
// synopsys translate_off
defparam \wb_result[3]~input .bus_hold = "false";
defparam \wb_result[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \instr[3]~input (
	.i(instr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[3]~input_o ));
// synopsys translate_off
defparam \instr[3]~input .bus_hold = "false";
defparam \instr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \wr_mux|out[3]~3 (
// Equation(s):
// \wr_mux|out[3]~3_combout  = ( \wb_result[3]~input_o  & ( \instr[3]~input_o  & ( ((!\instr[14]~input_o  & (!\instr[15]~input_o  & !\instr[13]~input_o )) # (\instr[14]~input_o  & (\instr[15]~input_o  & \instr[13]~input_o ))) # (\cntrl_mux~input_o ) ) ) ) # 
// ( !\wb_result[3]~input_o  & ( \instr[3]~input_o  & ( (!\cntrl_mux~input_o  & ((!\instr[14]~input_o  & (!\instr[15]~input_o  & !\instr[13]~input_o )) # (\instr[14]~input_o  & (\instr[15]~input_o  & \instr[13]~input_o )))) ) ) ) # ( \wb_result[3]~input_o  & 
// ( !\instr[3]~input_o  & ( \cntrl_mux~input_o  ) ) )

	.dataa(!\instr[14]~input_o ),
	.datab(!\cntrl_mux~input_o ),
	.datac(!\instr[15]~input_o ),
	.datad(!\instr[13]~input_o ),
	.datae(!\wb_result[3]~input_o ),
	.dataf(!\instr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[3]~3 .extended_lut = "off";
defparam \wr_mux|out[3]~3 .lut_mask = 64'h000033338004B337;
defparam \wr_mux|out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N20
dffeas \reg_bank|regMem[5][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][3] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N56
dffeas \reg_bank|regMem[7][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][3] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N51
cyclonev_lcell_comb \reg_bank|regMem[6][3]~feeder (
// Equation(s):
// \reg_bank|regMem[6][3]~feeder_combout  = ( \wr_mux|out[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[6][3]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N53
dffeas \reg_bank|regMem[6][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][3] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N23
dffeas \reg_bank|regMem[4][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][3] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N57
cyclonev_lcell_comb \reg_bank|Mux12~0 (
// Equation(s):
// \reg_bank|Mux12~0_combout  = ( \reg_bank|regMem[6][3]~q  & ( \reg_bank|regMem[4][3]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][3]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[7][3]~q )))) ) ) ) # ( 
// !\reg_bank|regMem[6][3]~q  & ( \reg_bank|regMem[4][3]~q  & ( (!\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout )) # (\reg_bank|regMem[5][3]~q ))) # (\decoder|Mux1~0_combout  & (((\decoder|Mux2~0_combout  & \reg_bank|regMem[7][3]~q )))) ) ) ) # ( 
// \reg_bank|regMem[6][3]~q  & ( !\reg_bank|regMem[4][3]~q  & ( (!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][3]~q  & (\decoder|Mux2~0_combout ))) # (\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout ) # (\reg_bank|regMem[7][3]~q )))) ) ) ) # ( 
// !\reg_bank|regMem[6][3]~q  & ( !\reg_bank|regMem[4][3]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][3]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[7][3]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[5][3]~q ),
	.datab(!\decoder|Mux1~0_combout ),
	.datac(!\decoder|Mux2~0_combout ),
	.datad(!\reg_bank|regMem[7][3]~q ),
	.datae(!\reg_bank|regMem[6][3]~q ),
	.dataf(!\reg_bank|regMem[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~0 .extended_lut = "off";
defparam \reg_bank|Mux12~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \reg_bank|regMem[2][3]~feeder (
// Equation(s):
// \reg_bank|regMem[2][3]~feeder_combout  = ( \wr_mux|out[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[2][3]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \reg_bank|regMem[2][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][3] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \reg_bank|regMem[1][3]~feeder (
// Equation(s):
// \reg_bank|regMem[1][3]~feeder_combout  = ( \wr_mux|out[3]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[1][3]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \reg_bank|regMem[1][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][3] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N47
dffeas \reg_bank|regMem[3][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][3] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N59
dffeas \reg_bank|regMem[0][3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][3] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \reg_bank|Mux12~1 (
// Equation(s):
// \reg_bank|Mux12~1_combout  = ( \reg_bank|regMem[3][3]~q  & ( \reg_bank|regMem[0][3]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[1][3]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[2][3]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[3][3]~q  & ( \reg_bank|regMem[0][3]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[1][3]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[2][3]~q ))) ) ) ) # ( \reg_bank|regMem[3][3]~q  & ( !\reg_bank|regMem[0][3]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[1][3]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[2][3]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[3][3]~q  & ( !\reg_bank|regMem[0][3]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[1][3]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[2][3]~q ))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[2][3]~q ),
	.datad(!\reg_bank|regMem[1][3]~q ),
	.datae(!\reg_bank|regMem[3][3]~q ),
	.dataf(!\reg_bank|regMem[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~1 .extended_lut = "off";
defparam \reg_bank|Mux12~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N51
cyclonev_lcell_comb \reg_bank|Mux12~2 (
// Equation(s):
// \reg_bank|Mux12~2_combout  = ( \reg_bank|Mux12~1_combout  & ( (!\decoder|Mux0~0_combout ) # (\reg_bank|Mux12~0_combout ) ) ) # ( !\reg_bank|Mux12~1_combout  & ( (\decoder|Mux0~0_combout  & \reg_bank|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decoder|Mux0~0_combout ),
	.datad(!\reg_bank|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux12~2 .extended_lut = "off";
defparam \reg_bank|Mux12~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N52
dffeas \reg_bank|src1_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[3] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \instr[4]~input (
	.i(instr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[4]~input_o ));
// synopsys translate_off
defparam \instr[4]~input .bus_hold = "false";
defparam \instr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \wb_result[4]~input (
	.i(wb_result[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[4]~input_o ));
// synopsys translate_off
defparam \wb_result[4]~input .bus_hold = "false";
defparam \wb_result[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N57
cyclonev_lcell_comb \wr_mux|out[4]~4 (
// Equation(s):
// \wr_mux|out[4]~4_combout  = ( \instr[13]~input_o  & ( \cntrl_mux~input_o  & ( \wb_result[4]~input_o  ) ) ) # ( !\instr[13]~input_o  & ( \cntrl_mux~input_o  & ( \wb_result[4]~input_o  ) ) ) # ( \instr[13]~input_o  & ( !\cntrl_mux~input_o  & ( 
// (\instr[14]~input_o  & (\instr[4]~input_o  & \instr[15]~input_o )) ) ) ) # ( !\instr[13]~input_o  & ( !\cntrl_mux~input_o  & ( (!\instr[14]~input_o  & (\instr[4]~input_o  & !\instr[15]~input_o )) ) ) )

	.dataa(!\instr[14]~input_o ),
	.datab(!\instr[4]~input_o ),
	.datac(!\wb_result[4]~input_o ),
	.datad(!\instr[15]~input_o ),
	.datae(!\instr[13]~input_o ),
	.dataf(!\cntrl_mux~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[4]~4 .extended_lut = "off";
defparam \wr_mux|out[4]~4 .lut_mask = 64'h220000110F0F0F0F;
defparam \wr_mux|out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N2
dffeas \reg_bank|regMem[5][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][4] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N38
dffeas \reg_bank|regMem[7][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][4] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \reg_bank|regMem[6][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][4] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N50
dffeas \reg_bank|regMem[4][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][4] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N45
cyclonev_lcell_comb \reg_bank|Mux11~0 (
// Equation(s):
// \reg_bank|Mux11~0_combout  = ( \reg_bank|regMem[6][4]~q  & ( \reg_bank|regMem[4][4]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][4]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[7][4]~q )))) ) ) ) # ( 
// !\reg_bank|regMem[6][4]~q  & ( \reg_bank|regMem[4][4]~q  & ( (!\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout )))) # (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][4]~q )) # (\decoder|Mux1~0_combout  & 
// ((\reg_bank|regMem[7][4]~q ))))) ) ) ) # ( \reg_bank|regMem[6][4]~q  & ( !\reg_bank|regMem[4][4]~q  & ( (!\decoder|Mux2~0_combout  & (((\decoder|Mux1~0_combout )))) # (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][4]~q )) # 
// (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[7][4]~q ))))) ) ) ) # ( !\reg_bank|regMem[6][4]~q  & ( !\reg_bank|regMem[4][4]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][4]~q )) # (\decoder|Mux1~0_combout  & 
// ((\reg_bank|regMem[7][4]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[5][4]~q ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\decoder|Mux1~0_combout ),
	.datad(!\reg_bank|regMem[7][4]~q ),
	.datae(!\reg_bank|regMem[6][4]~q ),
	.dataf(!\reg_bank|regMem[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~0 .extended_lut = "off";
defparam \reg_bank|Mux11~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N2
dffeas \reg_bank|regMem[2][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][4] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N35
dffeas \reg_bank|regMem[0][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][4] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N56
dffeas \reg_bank|regMem[1][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][4] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N50
dffeas \reg_bank|regMem[3][4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][4] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \reg_bank|Mux11~1 (
// Equation(s):
// \reg_bank|Mux11~1_combout  = ( \reg_bank|regMem[1][4]~q  & ( \reg_bank|regMem[3][4]~q  & ( ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[0][4]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[2][4]~q ))) # (\decoder|Mux2~0_combout ) ) ) ) # ( 
// !\reg_bank|regMem[1][4]~q  & ( \reg_bank|regMem[3][4]~q  & ( (!\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[0][4]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[2][4]~q )))) # (\decoder|Mux2~0_combout  & 
// (((\decoder|Mux1~0_combout )))) ) ) ) # ( \reg_bank|regMem[1][4]~q  & ( !\reg_bank|regMem[3][4]~q  & ( (!\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[0][4]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[2][4]~q )))) # 
// (\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout )))) ) ) ) # ( !\reg_bank|regMem[1][4]~q  & ( !\reg_bank|regMem[3][4]~q  & ( (!\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[0][4]~q ))) # (\decoder|Mux1~0_combout  & 
// (\reg_bank|regMem[2][4]~q )))) ) ) )

	.dataa(!\reg_bank|regMem[2][4]~q ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\decoder|Mux1~0_combout ),
	.datad(!\reg_bank|regMem[0][4]~q ),
	.datae(!\reg_bank|regMem[1][4]~q ),
	.dataf(!\reg_bank|regMem[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~1 .extended_lut = "off";
defparam \reg_bank|Mux11~1 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_bank|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \reg_bank|Mux11~2 (
// Equation(s):
// \reg_bank|Mux11~2_combout  = ( \reg_bank|Mux11~1_combout  & ( (!\decoder|Mux0~0_combout ) # (\reg_bank|Mux11~0_combout ) ) ) # ( !\reg_bank|Mux11~1_combout  & ( (\decoder|Mux0~0_combout  & \reg_bank|Mux11~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decoder|Mux0~0_combout ),
	.datad(!\reg_bank|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux11~2 .extended_lut = "off";
defparam \reg_bank|Mux11~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N35
dffeas \reg_bank|src1_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[4] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \wb_result[5]~input (
	.i(wb_result[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[5]~input_o ));
// synopsys translate_off
defparam \wb_result[5]~input .bus_hold = "false";
defparam \wb_result[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \instr[5]~input (
	.i(instr[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[5]~input_o ));
// synopsys translate_off
defparam \instr[5]~input .bus_hold = "false";
defparam \instr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \wr_mux|out[5]~5 (
// Equation(s):
// \wr_mux|out[5]~5_combout  = ( \cntrl_mux~input_o  & ( \instr[14]~input_o  & ( \wb_result[5]~input_o  ) ) ) # ( !\cntrl_mux~input_o  & ( \instr[14]~input_o  & ( (\instr[13]~input_o  & (\instr[5]~input_o  & \instr[15]~input_o )) ) ) ) # ( \cntrl_mux~input_o 
//  & ( !\instr[14]~input_o  & ( \wb_result[5]~input_o  ) ) ) # ( !\cntrl_mux~input_o  & ( !\instr[14]~input_o  & ( (!\instr[13]~input_o  & (\instr[5]~input_o  & !\instr[15]~input_o )) ) ) )

	.dataa(!\wb_result[5]~input_o ),
	.datab(!\instr[13]~input_o ),
	.datac(!\instr[5]~input_o ),
	.datad(!\instr[15]~input_o ),
	.datae(!\cntrl_mux~input_o ),
	.dataf(!\instr[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[5]~5 .extended_lut = "off";
defparam \wr_mux|out[5]~5 .lut_mask = 64'h0C00555500035555;
defparam \wr_mux|out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N26
dffeas \reg_bank|regMem[1][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][5] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \reg_bank|regMem[3][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][5] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N38
dffeas \reg_bank|regMem[2][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][5] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \reg_bank|regMem[0][5]~feeder (
// Equation(s):
// \reg_bank|regMem[0][5]~feeder_combout  = ( \wr_mux|out[5]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[0][5]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \reg_bank|regMem[0][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][5] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \reg_bank|Mux10~1 (
// Equation(s):
// \reg_bank|Mux10~1_combout  = ( \reg_bank|regMem[2][5]~q  & ( \reg_bank|regMem[0][5]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[1][5]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[3][5]~q )))) ) ) ) # ( 
// !\reg_bank|regMem[2][5]~q  & ( \reg_bank|regMem[0][5]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[1][5]~q )))) # (\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[3][5]~q )))) ) ) ) # ( 
// \reg_bank|regMem[2][5]~q  & ( !\reg_bank|regMem[0][5]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & (\reg_bank|regMem[1][5]~q ))) # (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[3][5]~q )))) ) ) ) # ( 
// !\reg_bank|regMem[2][5]~q  & ( !\reg_bank|regMem[0][5]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[1][5]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[3][5]~q ))))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[1][5]~q ),
	.datad(!\reg_bank|regMem[3][5]~q ),
	.datae(!\reg_bank|regMem[2][5]~q ),
	.dataf(!\reg_bank|regMem[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~1 .extended_lut = "off";
defparam \reg_bank|Mux10~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \reg_bank|regMem[6][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][5] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \reg_bank|regMem[5][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][5] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \reg_bank|regMem[7][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][5] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N59
dffeas \reg_bank|regMem[4][5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][5] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \reg_bank|Mux10~0 (
// Equation(s):
// \reg_bank|Mux10~0_combout  = ( \reg_bank|regMem[7][5]~q  & ( \reg_bank|regMem[4][5]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][5]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[6][5]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[7][5]~q  & ( \reg_bank|regMem[4][5]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][5]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[6][5]~q ))) ) ) ) # ( \reg_bank|regMem[7][5]~q  & ( !\reg_bank|regMem[4][5]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][5]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[6][5]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[7][5]~q  & ( !\reg_bank|regMem[4][5]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][5]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[6][5]~q ))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[6][5]~q ),
	.datad(!\reg_bank|regMem[5][5]~q ),
	.datae(!\reg_bank|regMem[7][5]~q ),
	.dataf(!\reg_bank|regMem[4][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~0 .extended_lut = "off";
defparam \reg_bank|Mux10~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \reg_bank|Mux10~2 (
// Equation(s):
// \reg_bank|Mux10~2_combout  = ( \reg_bank|Mux10~0_combout  & ( (\reg_bank|Mux10~1_combout ) # (\decoder|Mux0~0_combout ) ) ) # ( !\reg_bank|Mux10~0_combout  & ( (!\decoder|Mux0~0_combout  & \reg_bank|Mux10~1_combout ) ) )

	.dataa(gnd),
	.datab(!\decoder|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\reg_bank|Mux10~1_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux10~2 .extended_lut = "off";
defparam \reg_bank|Mux10~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \reg_bank|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N37
dffeas \reg_bank|src1_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[5] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \wb_result[6]~input (
	.i(wb_result[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[6]~input_o ));
// synopsys translate_off
defparam \wb_result[6]~input .bus_hold = "false";
defparam \wb_result[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \instr[6]~input (
	.i(instr[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\instr[6]~input_o ));
// synopsys translate_off
defparam \instr[6]~input .bus_hold = "false";
defparam \instr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \wr_mux|out[6]~6 (
// Equation(s):
// \wr_mux|out[6]~6_combout  = ( \instr[15]~input_o  & ( \instr[6]~input_o  & ( (!\cntrl_mux~input_o  & (\instr[14]~input_o  & ((\instr[13]~input_o )))) # (\cntrl_mux~input_o  & (((\wb_result[6]~input_o )))) ) ) ) # ( !\instr[15]~input_o  & ( 
// \instr[6]~input_o  & ( (!\cntrl_mux~input_o  & (!\instr[14]~input_o  & ((!\instr[13]~input_o )))) # (\cntrl_mux~input_o  & (((\wb_result[6]~input_o )))) ) ) ) # ( \instr[15]~input_o  & ( !\instr[6]~input_o  & ( (\wb_result[6]~input_o  & \cntrl_mux~input_o 
// ) ) ) ) # ( !\instr[15]~input_o  & ( !\instr[6]~input_o  & ( (\wb_result[6]~input_o  & \cntrl_mux~input_o ) ) ) )

	.dataa(!\instr[14]~input_o ),
	.datab(!\wb_result[6]~input_o ),
	.datac(!\cntrl_mux~input_o ),
	.datad(!\instr[13]~input_o ),
	.datae(!\instr[15]~input_o ),
	.dataf(!\instr[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[6]~6 .extended_lut = "off";
defparam \wr_mux|out[6]~6 .lut_mask = 64'h03030303A3030353;
defparam \wr_mux|out[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \reg_bank|regMem[3][6]~feeder (
// Equation(s):
// \reg_bank|regMem[3][6]~feeder_combout  = ( \wr_mux|out[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[3][6]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N14
dffeas \reg_bank|regMem[3][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][6] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \reg_bank|regMem[2][6]~feeder (
// Equation(s):
// \reg_bank|regMem[2][6]~feeder_combout  = ( \wr_mux|out[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[2][6]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N26
dffeas \reg_bank|regMem[2][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][6] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \reg_bank|regMem[0][6]~feeder (
// Equation(s):
// \reg_bank|regMem[0][6]~feeder_combout  = ( \wr_mux|out[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[0][6]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N50
dffeas \reg_bank|regMem[0][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][6] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \reg_bank|regMem[1][6]~feeder (
// Equation(s):
// \reg_bank|regMem[1][6]~feeder_combout  = ( \wr_mux|out[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[1][6]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \reg_bank|regMem[1][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][6] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N57
cyclonev_lcell_comb \reg_bank|Mux9~1 (
// Equation(s):
// \reg_bank|Mux9~1_combout  = ( \reg_bank|regMem[0][6]~q  & ( \reg_bank|regMem[1][6]~q  & ( (!\decoder|Mux1~0_combout ) # ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][6]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][6]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[0][6]~q  & ( \reg_bank|regMem[1][6]~q  & ( (!\decoder|Mux1~0_combout  & (((\decoder|Mux2~0_combout )))) # (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][6]~q ))) # (\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[3][6]~q )))) ) ) ) # ( \reg_bank|regMem[0][6]~q  & ( !\reg_bank|regMem[1][6]~q  & ( (!\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout )))) # (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][6]~q ))) 
// # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][6]~q )))) ) ) ) # ( !\reg_bank|regMem[0][6]~q  & ( !\reg_bank|regMem[1][6]~q  & ( (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][6]~q ))) # (\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[3][6]~q )))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\reg_bank|regMem[3][6]~q ),
	.datac(!\reg_bank|regMem[2][6]~q ),
	.datad(!\decoder|Mux2~0_combout ),
	.datae(!\reg_bank|regMem[0][6]~q ),
	.dataf(!\reg_bank|regMem[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~1 .extended_lut = "off";
defparam \reg_bank|Mux9~1 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \reg_bank|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \reg_bank|regMem[5][6]~feeder (
// Equation(s):
// \reg_bank|regMem[5][6]~feeder_combout  = ( \wr_mux|out[6]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[5][6]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N20
dffeas \reg_bank|regMem[5][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][6] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N47
dffeas \reg_bank|regMem[4][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][6] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \reg_bank|regMem[7][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][6] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N56
dffeas \reg_bank|regMem[6][6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][6] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \reg_bank|Mux9~0 (
// Equation(s):
// \reg_bank|Mux9~0_combout  = ( \reg_bank|regMem[7][6]~q  & ( \reg_bank|regMem[6][6]~q  & ( ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][6]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][6]~q ))) # (\decoder|Mux1~0_combout ) ) ) ) # ( 
// !\reg_bank|regMem[7][6]~q  & ( \reg_bank|regMem[6][6]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][6]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][6]~q )))) # (\decoder|Mux1~0_combout  & 
// (((!\decoder|Mux2~0_combout )))) ) ) ) # ( \reg_bank|regMem[7][6]~q  & ( !\reg_bank|regMem[6][6]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][6]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][6]~q )))) 
// # (\decoder|Mux1~0_combout  & (((\decoder|Mux2~0_combout )))) ) ) ) # ( !\reg_bank|regMem[7][6]~q  & ( !\reg_bank|regMem[6][6]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][6]~q ))) # (\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[5][6]~q )))) ) ) )

	.dataa(!\reg_bank|regMem[5][6]~q ),
	.datab(!\decoder|Mux1~0_combout ),
	.datac(!\reg_bank|regMem[4][6]~q ),
	.datad(!\decoder|Mux2~0_combout ),
	.datae(!\reg_bank|regMem[7][6]~q ),
	.dataf(!\reg_bank|regMem[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~0 .extended_lut = "off";
defparam \reg_bank|Mux9~0 .lut_mask = 64'h0C440C773F443F77;
defparam \reg_bank|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \reg_bank|Mux9~2 (
// Equation(s):
// \reg_bank|Mux9~2_combout  = ( \reg_bank|Mux9~1_combout  & ( \reg_bank|Mux9~0_combout  ) ) # ( !\reg_bank|Mux9~1_combout  & ( \reg_bank|Mux9~0_combout  & ( \decoder|Mux0~0_combout  ) ) ) # ( \reg_bank|Mux9~1_combout  & ( !\reg_bank|Mux9~0_combout  & ( 
// !\decoder|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decoder|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux9~1_combout ),
	.dataf(!\reg_bank|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux9~2 .extended_lut = "off";
defparam \reg_bank|Mux9~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \reg_bank|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \reg_bank|src1_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux9~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[6] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \wb_result[7]~input (
	.i(wb_result[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[7]~input_o ));
// synopsys translate_off
defparam \wb_result[7]~input .bus_hold = "false";
defparam \wb_result[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \wr_mux|out[7]~7 (
// Equation(s):
// \wr_mux|out[7]~7_combout  = ( \cntrl_mux~input_o  & ( \instr[14]~input_o  & ( \wb_result[7]~input_o  ) ) ) # ( !\cntrl_mux~input_o  & ( \instr[14]~input_o  & ( (\instr[7]~input_o  & (\instr[15]~input_o  & \instr[13]~input_o )) ) ) ) # ( \cntrl_mux~input_o 
//  & ( !\instr[14]~input_o  & ( \wb_result[7]~input_o  ) ) ) # ( !\cntrl_mux~input_o  & ( !\instr[14]~input_o  & ( (\instr[7]~input_o  & (!\instr[15]~input_o  & !\instr[13]~input_o )) ) ) )

	.dataa(!\instr[7]~input_o ),
	.datab(!\wb_result[7]~input_o ),
	.datac(!\instr[15]~input_o ),
	.datad(!\instr[13]~input_o ),
	.datae(!\cntrl_mux~input_o ),
	.dataf(!\instr[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[7]~7 .extended_lut = "off";
defparam \wr_mux|out[7]~7 .lut_mask = 64'h5000333300053333;
defparam \wr_mux|out[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N50
dffeas \reg_bank|regMem[6][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][7] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \reg_bank|regMem[5][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][7] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N8
dffeas \reg_bank|regMem[7][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][7] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N43
dffeas \reg_bank|regMem[4][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][7] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \reg_bank|Mux8~0 (
// Equation(s):
// \reg_bank|Mux8~0_combout  = ( \reg_bank|regMem[7][7]~q  & ( \reg_bank|regMem[4][7]~q  & ( (!\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout ) # ((\reg_bank|regMem[6][7]~q )))) # (\decoder|Mux2~0_combout  & (((\reg_bank|regMem[5][7]~q )) # 
// (\decoder|Mux1~0_combout ))) ) ) ) # ( !\reg_bank|regMem[7][7]~q  & ( \reg_bank|regMem[4][7]~q  & ( (!\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout ) # ((\reg_bank|regMem[6][7]~q )))) # (\decoder|Mux2~0_combout  & (!\decoder|Mux1~0_combout  & 
// ((\reg_bank|regMem[5][7]~q )))) ) ) ) # ( \reg_bank|regMem[7][7]~q  & ( !\reg_bank|regMem[4][7]~q  & ( (!\decoder|Mux2~0_combout  & (\decoder|Mux1~0_combout  & (\reg_bank|regMem[6][7]~q ))) # (\decoder|Mux2~0_combout  & (((\reg_bank|regMem[5][7]~q )) # 
// (\decoder|Mux1~0_combout ))) ) ) ) # ( !\reg_bank|regMem[7][7]~q  & ( !\reg_bank|regMem[4][7]~q  & ( (!\decoder|Mux2~0_combout  & (\decoder|Mux1~0_combout  & (\reg_bank|regMem[6][7]~q ))) # (\decoder|Mux2~0_combout  & (!\decoder|Mux1~0_combout  & 
// ((\reg_bank|regMem[5][7]~q )))) ) ) )

	.dataa(!\decoder|Mux2~0_combout ),
	.datab(!\decoder|Mux1~0_combout ),
	.datac(!\reg_bank|regMem[6][7]~q ),
	.datad(!\reg_bank|regMem[5][7]~q ),
	.datae(!\reg_bank|regMem[7][7]~q ),
	.dataf(!\reg_bank|regMem[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~0 .extended_lut = "off";
defparam \reg_bank|Mux8~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N53
dffeas \reg_bank|regMem[0][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][7] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \reg_bank|regMem[1][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\wr_mux|out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][7] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \reg_bank|regMem[3][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][7] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N20
dffeas \reg_bank|regMem[2][7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][7] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N9
cyclonev_lcell_comb \reg_bank|Mux8~1 (
// Equation(s):
// \reg_bank|Mux8~1_combout  = ( \reg_bank|regMem[3][7]~q  & ( \reg_bank|regMem[2][7]~q  & ( ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[0][7]~q )) # (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[1][7]~q )))) # (\decoder|Mux1~0_combout ) ) ) ) # ( 
// !\reg_bank|regMem[3][7]~q  & ( \reg_bank|regMem[2][7]~q  & ( (!\decoder|Mux2~0_combout  & (((\decoder|Mux1~0_combout )) # (\reg_bank|regMem[0][7]~q ))) # (\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout  & \reg_bank|regMem[1][7]~q )))) ) ) ) # ( 
// \reg_bank|regMem[3][7]~q  & ( !\reg_bank|regMem[2][7]~q  & ( (!\decoder|Mux2~0_combout  & (\reg_bank|regMem[0][7]~q  & (!\decoder|Mux1~0_combout ))) # (\decoder|Mux2~0_combout  & (((\reg_bank|regMem[1][7]~q ) # (\decoder|Mux1~0_combout )))) ) ) ) # ( 
// !\reg_bank|regMem[3][7]~q  & ( !\reg_bank|regMem[2][7]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[0][7]~q )) # (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[1][7]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[0][7]~q ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\decoder|Mux1~0_combout ),
	.datad(!\reg_bank|regMem[1][7]~q ),
	.datae(!\reg_bank|regMem[3][7]~q ),
	.dataf(!\reg_bank|regMem[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~1 .extended_lut = "off";
defparam \reg_bank|Mux8~1 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg_bank|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \reg_bank|Mux8~2 (
// Equation(s):
// \reg_bank|Mux8~2_combout  = ( \reg_bank|Mux8~0_combout  & ( \reg_bank|Mux8~1_combout  ) ) # ( !\reg_bank|Mux8~0_combout  & ( \reg_bank|Mux8~1_combout  & ( !\decoder|Mux0~0_combout  ) ) ) # ( \reg_bank|Mux8~0_combout  & ( !\reg_bank|Mux8~1_combout  & ( 
// \decoder|Mux0~0_combout  ) ) )

	.dataa(!\decoder|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux8~0_combout ),
	.dataf(!\reg_bank|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux8~2 .extended_lut = "off";
defparam \reg_bank|Mux8~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_bank|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N4
dffeas \reg_bank|src1_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[7] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \wb_result[8]~input (
	.i(wb_result[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[8]~input_o ));
// synopsys translate_off
defparam \wb_result[8]~input .bus_hold = "false";
defparam \wb_result[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \wr_mux|out[8]~8 (
// Equation(s):
// \wr_mux|out[8]~8_combout  = ( \wb_result[8]~input_o  & ( \instr[8]~input_o  & ( ((!\instr[14]~input_o  & (!\instr[13]~input_o  & !\instr[15]~input_o )) # (\instr[14]~input_o  & (\instr[13]~input_o  & \instr[15]~input_o ))) # (\cntrl_mux~input_o ) ) ) ) # 
// ( !\wb_result[8]~input_o  & ( \instr[8]~input_o  & ( (!\cntrl_mux~input_o  & ((!\instr[14]~input_o  & (!\instr[13]~input_o  & !\instr[15]~input_o )) # (\instr[14]~input_o  & (\instr[13]~input_o  & \instr[15]~input_o )))) ) ) ) # ( \wb_result[8]~input_o  & 
// ( !\instr[8]~input_o  & ( \cntrl_mux~input_o  ) ) )

	.dataa(!\instr[14]~input_o ),
	.datab(!\cntrl_mux~input_o ),
	.datac(!\instr[13]~input_o ),
	.datad(!\instr[15]~input_o ),
	.datae(!\wb_result[8]~input_o ),
	.dataf(!\instr[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[8]~8 .extended_lut = "off";
defparam \wr_mux|out[8]~8 .lut_mask = 64'h000033338004B337;
defparam \wr_mux|out[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \reg_bank|regMem[5][8]~feeder (
// Equation(s):
// \reg_bank|regMem[5][8]~feeder_combout  = ( \wr_mux|out[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[5][8]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[5][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N50
dffeas \reg_bank|regMem[5][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][8] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \reg_bank|regMem[4][8]~feeder (
// Equation(s):
// \reg_bank|regMem[4][8]~feeder_combout  = ( \wr_mux|out[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[4][8]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \reg_bank|regMem[4][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][8] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \reg_bank|regMem[6][8]~feeder (
// Equation(s):
// \reg_bank|regMem[6][8]~feeder_combout  = ( \wr_mux|out[8]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[6][8]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[6][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N38
dffeas \reg_bank|regMem[6][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][8] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N53
dffeas \reg_bank|regMem[7][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][8] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \reg_bank|Mux7~0 (
// Equation(s):
// \reg_bank|Mux7~0_combout  = ( \reg_bank|regMem[6][8]~q  & ( \reg_bank|regMem[7][8]~q  & ( ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][8]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][8]~q ))) # (\decoder|Mux1~0_combout ) ) ) ) # ( 
// !\reg_bank|regMem[6][8]~q  & ( \reg_bank|regMem[7][8]~q  & ( (!\decoder|Mux2~0_combout  & (!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[4][8]~q )))) # (\decoder|Mux2~0_combout  & (((\reg_bank|regMem[5][8]~q )) # (\decoder|Mux1~0_combout ))) ) ) ) # ( 
// \reg_bank|regMem[6][8]~q  & ( !\reg_bank|regMem[7][8]~q  & ( (!\decoder|Mux2~0_combout  & (((\reg_bank|regMem[4][8]~q )) # (\decoder|Mux1~0_combout ))) # (\decoder|Mux2~0_combout  & (!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][8]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[6][8]~q  & ( !\reg_bank|regMem[7][8]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][8]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][8]~q )))) ) ) )

	.dataa(!\decoder|Mux2~0_combout ),
	.datab(!\decoder|Mux1~0_combout ),
	.datac(!\reg_bank|regMem[5][8]~q ),
	.datad(!\reg_bank|regMem[4][8]~q ),
	.datae(!\reg_bank|regMem[6][8]~q ),
	.dataf(!\reg_bank|regMem[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~0 .extended_lut = "off";
defparam \reg_bank|Mux7~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_bank|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N38
dffeas \reg_bank|regMem[1][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][8] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \reg_bank|regMem[2][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][8] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \reg_bank|regMem[3][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][8] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N17
dffeas \reg_bank|regMem[0][8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][8] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \reg_bank|Mux7~1 (
// Equation(s):
// \reg_bank|Mux7~1_combout  = ( \reg_bank|regMem[3][8]~q  & ( \reg_bank|regMem[0][8]~q  & ( (!\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout ) # ((\reg_bank|regMem[2][8]~q )))) # (\decoder|Mux2~0_combout  & (((\reg_bank|regMem[1][8]~q )) # 
// (\decoder|Mux1~0_combout ))) ) ) ) # ( !\reg_bank|regMem[3][8]~q  & ( \reg_bank|regMem[0][8]~q  & ( (!\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout ) # ((\reg_bank|regMem[2][8]~q )))) # (\decoder|Mux2~0_combout  & (!\decoder|Mux1~0_combout  & 
// (\reg_bank|regMem[1][8]~q ))) ) ) ) # ( \reg_bank|regMem[3][8]~q  & ( !\reg_bank|regMem[0][8]~q  & ( (!\decoder|Mux2~0_combout  & (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[2][8]~q )))) # (\decoder|Mux2~0_combout  & (((\reg_bank|regMem[1][8]~q )) # 
// (\decoder|Mux1~0_combout ))) ) ) ) # ( !\reg_bank|regMem[3][8]~q  & ( !\reg_bank|regMem[0][8]~q  & ( (!\decoder|Mux2~0_combout  & (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[2][8]~q )))) # (\decoder|Mux2~0_combout  & (!\decoder|Mux1~0_combout  & 
// (\reg_bank|regMem[1][8]~q ))) ) ) )

	.dataa(!\decoder|Mux2~0_combout ),
	.datab(!\decoder|Mux1~0_combout ),
	.datac(!\reg_bank|regMem[1][8]~q ),
	.datad(!\reg_bank|regMem[2][8]~q ),
	.datae(!\reg_bank|regMem[3][8]~q ),
	.dataf(!\reg_bank|regMem[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~1 .extended_lut = "off";
defparam \reg_bank|Mux7~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_bank|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \reg_bank|Mux7~2 (
// Equation(s):
// \reg_bank|Mux7~2_combout  = ( \reg_bank|Mux7~0_combout  & ( \reg_bank|Mux7~1_combout  ) ) # ( !\reg_bank|Mux7~0_combout  & ( \reg_bank|Mux7~1_combout  & ( !\decoder|Mux0~0_combout  ) ) ) # ( \reg_bank|Mux7~0_combout  & ( !\reg_bank|Mux7~1_combout  & ( 
// \decoder|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decoder|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux7~0_combout ),
	.dataf(!\reg_bank|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux7~2 .extended_lut = "off";
defparam \reg_bank|Mux7~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_bank|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N4
dffeas \reg_bank|src1_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[8] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \wb_result[9]~input (
	.i(wb_result[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[9]~input_o ));
// synopsys translate_off
defparam \wb_result[9]~input .bus_hold = "false";
defparam \wb_result[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \wr_mux|out[9]~9 (
// Equation(s):
// \wr_mux|out[9]~9_combout  = ( \instr[15]~input_o  & ( \instr[14]~input_o  & ( (!\cntrl_mux~input_o  & (((\instr[9]~input_o  & \instr[13]~input_o )))) # (\cntrl_mux~input_o  & (\wb_result[9]~input_o )) ) ) ) # ( !\instr[15]~input_o  & ( \instr[14]~input_o  
// & ( (\wb_result[9]~input_o  & \cntrl_mux~input_o ) ) ) ) # ( \instr[15]~input_o  & ( !\instr[14]~input_o  & ( (\wb_result[9]~input_o  & \cntrl_mux~input_o ) ) ) ) # ( !\instr[15]~input_o  & ( !\instr[14]~input_o  & ( (!\cntrl_mux~input_o  & 
// (((\instr[9]~input_o  & !\instr[13]~input_o )))) # (\cntrl_mux~input_o  & (\wb_result[9]~input_o )) ) ) )

	.dataa(!\wb_result[9]~input_o ),
	.datab(!\cntrl_mux~input_o ),
	.datac(!\instr[9]~input_o ),
	.datad(!\instr[13]~input_o ),
	.datae(!\instr[15]~input_o ),
	.dataf(!\instr[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[9]~9 .extended_lut = "off";
defparam \wr_mux|out[9]~9 .lut_mask = 64'h1D1111111111111D;
defparam \wr_mux|out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N47
dffeas \reg_bank|regMem[0][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][9] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \reg_bank|regMem[1][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][9] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \reg_bank|regMem[2][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][9] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N38
dffeas \reg_bank|regMem[3][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][9] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \reg_bank|Mux6~1 (
// Equation(s):
// \reg_bank|Mux6~1_combout  = ( \reg_bank|regMem[2][9]~q  & ( \reg_bank|regMem[3][9]~q  & ( ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[0][9]~q )) # (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[1][9]~q )))) # (\decoder|Mux1~0_combout ) ) ) ) # ( 
// !\reg_bank|regMem[2][9]~q  & ( \reg_bank|regMem[3][9]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[0][9]~q )) # (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[1][9]~q ))))) # (\decoder|Mux1~0_combout  & 
// (((\decoder|Mux2~0_combout )))) ) ) ) # ( \reg_bank|regMem[2][9]~q  & ( !\reg_bank|regMem[3][9]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[0][9]~q )) # (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[1][9]~q ))))) # 
// (\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout )))) ) ) ) # ( !\reg_bank|regMem[2][9]~q  & ( !\reg_bank|regMem[3][9]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[0][9]~q )) # (\decoder|Mux2~0_combout  & 
// ((\reg_bank|regMem[1][9]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[0][9]~q ),
	.datab(!\decoder|Mux1~0_combout ),
	.datac(!\decoder|Mux2~0_combout ),
	.datad(!\reg_bank|regMem[1][9]~q ),
	.datae(!\reg_bank|regMem[2][9]~q ),
	.dataf(!\reg_bank|regMem[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~1 .extended_lut = "off";
defparam \reg_bank|Mux6~1 .lut_mask = 64'h404C707C434F737F;
defparam \reg_bank|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \reg_bank|regMem[7][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][9] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N38
dffeas \reg_bank|regMem[4][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][9] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \reg_bank|regMem[6][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][9] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \reg_bank|regMem[5][9]~feeder (
// Equation(s):
// \reg_bank|regMem[5][9]~feeder_combout  = ( \wr_mux|out[9]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[9]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[5][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[5][9]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[5][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[5][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N44
dffeas \reg_bank|regMem[5][9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][9] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \reg_bank|Mux6~0 (
// Equation(s):
// \reg_bank|Mux6~0_combout  = ( \reg_bank|regMem[6][9]~q  & ( \reg_bank|regMem[5][9]~q  & ( (!\decoder|Mux2~0_combout  & (((\reg_bank|regMem[4][9]~q ) # (\decoder|Mux1~0_combout )))) # (\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout )) # 
// (\reg_bank|regMem[7][9]~q ))) ) ) ) # ( !\reg_bank|regMem[6][9]~q  & ( \reg_bank|regMem[5][9]~q  & ( (!\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout  & \reg_bank|regMem[4][9]~q )))) # (\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout )) # 
// (\reg_bank|regMem[7][9]~q ))) ) ) ) # ( \reg_bank|regMem[6][9]~q  & ( !\reg_bank|regMem[5][9]~q  & ( (!\decoder|Mux2~0_combout  & (((\reg_bank|regMem[4][9]~q ) # (\decoder|Mux1~0_combout )))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[7][9]~q  & 
// (\decoder|Mux1~0_combout ))) ) ) ) # ( !\reg_bank|regMem[6][9]~q  & ( !\reg_bank|regMem[5][9]~q  & ( (!\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout  & \reg_bank|regMem[4][9]~q )))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[7][9]~q  & 
// (\decoder|Mux1~0_combout ))) ) ) )

	.dataa(!\decoder|Mux2~0_combout ),
	.datab(!\reg_bank|regMem[7][9]~q ),
	.datac(!\decoder|Mux1~0_combout ),
	.datad(!\reg_bank|regMem[4][9]~q ),
	.datae(!\reg_bank|regMem[6][9]~q ),
	.dataf(!\reg_bank|regMem[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~0 .extended_lut = "off";
defparam \reg_bank|Mux6~0 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_bank|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \reg_bank|Mux6~2 (
// Equation(s):
// \reg_bank|Mux6~2_combout  = ( \reg_bank|Mux6~0_combout  & ( (\decoder|Mux0~0_combout ) # (\reg_bank|Mux6~1_combout ) ) ) # ( !\reg_bank|Mux6~0_combout  & ( (\reg_bank|Mux6~1_combout  & !\decoder|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_bank|Mux6~1_combout ),
	.datad(!\decoder|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux6~2 .extended_lut = "off";
defparam \reg_bank|Mux6~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \reg_bank|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \reg_bank|src1_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[9] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \wb_result[10]~input (
	.i(wb_result[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[10]~input_o ));
// synopsys translate_off
defparam \wb_result[10]~input .bus_hold = "false";
defparam \wb_result[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \wr_mux|out[10]~10 (
// Equation(s):
// \wr_mux|out[10]~10_combout  = ( \wb_result[10]~input_o  & ( \cntrl_mux~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cntrl_mux~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_result[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[10]~10 .extended_lut = "off";
defparam \wr_mux|out[10]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \wr_mux|out[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \reg_bank|regMem[3][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][10] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \reg_bank|regMem[2][10]~feeder (
// Equation(s):
// \reg_bank|regMem[2][10]~feeder_combout  = ( \wr_mux|out[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[2][10]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N50
dffeas \reg_bank|regMem[2][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][10] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N20
dffeas \reg_bank|regMem[0][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][10] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \reg_bank|regMem[1][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][10] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \reg_bank|Mux5~1 (
// Equation(s):
// \reg_bank|Mux5~1_combout  = ( \reg_bank|regMem[0][10]~q  & ( \reg_bank|regMem[1][10]~q  & ( (!\decoder|Mux1~0_combout ) # ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][10]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][10]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[0][10]~q  & ( \reg_bank|regMem[1][10]~q  & ( (!\decoder|Mux2~0_combout  & (((\reg_bank|regMem[2][10]~q  & \decoder|Mux1~0_combout )))) # (\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout )) # (\reg_bank|regMem[3][10]~q ))) ) ) ) # 
// ( \reg_bank|regMem[0][10]~q  & ( !\reg_bank|regMem[1][10]~q  & ( (!\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout ) # (\reg_bank|regMem[2][10]~q )))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][10]~q  & ((\decoder|Mux1~0_combout )))) ) ) ) 
// # ( !\reg_bank|regMem[0][10]~q  & ( !\reg_bank|regMem[1][10]~q  & ( (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][10]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][10]~q )))) ) ) )

	.dataa(!\reg_bank|regMem[3][10]~q ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[2][10]~q ),
	.datad(!\decoder|Mux1~0_combout ),
	.datae(!\reg_bank|regMem[0][10]~q ),
	.dataf(!\reg_bank|regMem[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~1 .extended_lut = "off";
defparam \reg_bank|Mux5~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_bank|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N15
cyclonev_lcell_comb \reg_bank|regMem[4][10]~feeder (
// Equation(s):
// \reg_bank|regMem[4][10]~feeder_combout  = ( \wr_mux|out[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[4][10]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[4][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \reg_bank|regMem[4][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][10] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \reg_bank|regMem[5][10]~feeder (
// Equation(s):
// \reg_bank|regMem[5][10]~feeder_combout  = ( \wr_mux|out[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[5][10]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N26
dffeas \reg_bank|regMem[5][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][10] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \reg_bank|regMem[6][10]~feeder (
// Equation(s):
// \reg_bank|regMem[6][10]~feeder_combout  = ( \wr_mux|out[10]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[6][10]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N53
dffeas \reg_bank|regMem[6][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][10] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N53
dffeas \reg_bank|regMem[7][10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][10] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N33
cyclonev_lcell_comb \reg_bank|Mux5~0 (
// Equation(s):
// \reg_bank|Mux5~0_combout  = ( \reg_bank|regMem[6][10]~q  & ( \reg_bank|regMem[7][10]~q  & ( ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[4][10]~q )) # (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][10]~q )))) # (\decoder|Mux1~0_combout ) ) ) ) # ( 
// !\reg_bank|regMem[6][10]~q  & ( \reg_bank|regMem[7][10]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[4][10]~q )) # (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][10]~q ))))) # (\decoder|Mux1~0_combout  & 
// (\decoder|Mux2~0_combout )) ) ) ) # ( \reg_bank|regMem[6][10]~q  & ( !\reg_bank|regMem[7][10]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[4][10]~q )) # (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][10]~q ))))) # 
// (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout )) ) ) ) # ( !\reg_bank|regMem[6][10]~q  & ( !\reg_bank|regMem[7][10]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & (\reg_bank|regMem[4][10]~q )) # (\decoder|Mux2~0_combout  & 
// ((\reg_bank|regMem[5][10]~q ))))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[4][10]~q ),
	.datad(!\reg_bank|regMem[5][10]~q ),
	.datae(!\reg_bank|regMem[6][10]~q ),
	.dataf(!\reg_bank|regMem[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~0 .extended_lut = "off";
defparam \reg_bank|Mux5~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_bank|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \reg_bank|Mux5~2 (
// Equation(s):
// \reg_bank|Mux5~2_combout  = ( \reg_bank|Mux5~0_combout  & ( (\reg_bank|Mux5~1_combout ) # (\decoder|Mux0~0_combout ) ) ) # ( !\reg_bank|Mux5~0_combout  & ( (!\decoder|Mux0~0_combout  & \reg_bank|Mux5~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decoder|Mux0~0_combout ),
	.datad(!\reg_bank|Mux5~1_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux5~2 .extended_lut = "off";
defparam \reg_bank|Mux5~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \reg_bank|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N46
dffeas \reg_bank|src1_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[10] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \wb_result[11]~input (
	.i(wb_result[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[11]~input_o ));
// synopsys translate_off
defparam \wb_result[11]~input .bus_hold = "false";
defparam \wb_result[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \wr_mux|out[11]~11 (
// Equation(s):
// \wr_mux|out[11]~11_combout  = ( \cntrl_mux~input_o  & ( \wb_result[11]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntrl_mux~input_o ),
	.dataf(!\wb_result[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[11]~11 .extended_lut = "off";
defparam \wr_mux|out[11]~11 .lut_mask = 64'h000000000000FFFF;
defparam \wr_mux|out[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N44
dffeas \reg_bank|regMem[5][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][11] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N15
cyclonev_lcell_comb \reg_bank|regMem[7][11]~feeder (
// Equation(s):
// \reg_bank|regMem[7][11]~feeder_combout  = ( \wr_mux|out[11]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[7][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[7][11]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[7][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[7][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N17
dffeas \reg_bank|regMem[7][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][11] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \reg_bank|regMem[6][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][11] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N40
dffeas \reg_bank|regMem[4][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][11] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \reg_bank|Mux4~0 (
// Equation(s):
// \reg_bank|Mux4~0_combout  = ( \reg_bank|regMem[6][11]~q  & ( \reg_bank|regMem[4][11]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][11]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[7][11]~q )))) ) ) ) # ( 
// !\reg_bank|regMem[6][11]~q  & ( \reg_bank|regMem[4][11]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][11]~q )))) # (\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[7][11]~q )))) ) ) ) # 
// ( \reg_bank|regMem[6][11]~q  & ( !\reg_bank|regMem[4][11]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][11]~q ))) # (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[7][11]~q )))) ) ) ) # 
// ( !\reg_bank|regMem[6][11]~q  & ( !\reg_bank|regMem[4][11]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[5][11]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[7][11]~q ))))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[5][11]~q ),
	.datad(!\reg_bank|regMem[7][11]~q ),
	.datae(!\reg_bank|regMem[6][11]~q ),
	.dataf(!\reg_bank|regMem[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~0 .extended_lut = "off";
defparam \reg_bank|Mux4~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_bank|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \reg_bank|regMem[3][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][11] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \reg_bank|regMem[2][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][11] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N41
dffeas \reg_bank|regMem[1][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][11] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \reg_bank|regMem[0][11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][11] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \reg_bank|Mux4~1 (
// Equation(s):
// \reg_bank|Mux4~1_combout  = ( \reg_bank|regMem[1][11]~q  & ( \reg_bank|regMem[0][11]~q  & ( (!\decoder|Mux1~0_combout ) # ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][11]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][11]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[1][11]~q  & ( \reg_bank|regMem[0][11]~q  & ( (!\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout )) # (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][11]~q ))) # (\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[3][11]~q )))) ) ) ) # ( \reg_bank|regMem[1][11]~q  & ( !\reg_bank|regMem[0][11]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout )) # (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][11]~q ))) # 
// (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][11]~q )))) ) ) ) # ( !\reg_bank|regMem[1][11]~q  & ( !\reg_bank|regMem[0][11]~q  & ( (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][11]~q ))) # (\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[3][11]~q )))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[3][11]~q ),
	.datad(!\reg_bank|regMem[2][11]~q ),
	.datae(!\reg_bank|regMem[1][11]~q ),
	.dataf(!\reg_bank|regMem[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~1 .extended_lut = "off";
defparam \reg_bank|Mux4~1 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_bank|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \reg_bank|Mux4~2 (
// Equation(s):
// \reg_bank|Mux4~2_combout  = ( \reg_bank|Mux4~0_combout  & ( \reg_bank|Mux4~1_combout  ) ) # ( !\reg_bank|Mux4~0_combout  & ( \reg_bank|Mux4~1_combout  & ( !\decoder|Mux0~0_combout  ) ) ) # ( \reg_bank|Mux4~0_combout  & ( !\reg_bank|Mux4~1_combout  & ( 
// \decoder|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decoder|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux4~0_combout ),
	.dataf(!\reg_bank|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux4~2 .extended_lut = "off";
defparam \reg_bank|Mux4~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \reg_bank|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \reg_bank|src1_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[11] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \wb_result[12]~input (
	.i(wb_result[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[12]~input_o ));
// synopsys translate_off
defparam \wb_result[12]~input .bus_hold = "false";
defparam \wb_result[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \wr_mux|out[12]~12 (
// Equation(s):
// \wr_mux|out[12]~12_combout  = ( \cntrl_mux~input_o  & ( \wb_result[12]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntrl_mux~input_o ),
	.dataf(!\wb_result[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[12]~12 .extended_lut = "off";
defparam \wr_mux|out[12]~12 .lut_mask = 64'h000000000000FFFF;
defparam \wr_mux|out[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \reg_bank|regMem[3][12]~feeder (
// Equation(s):
// \reg_bank|regMem[3][12]~feeder_combout  = ( \wr_mux|out[12]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[3][12]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N32
dffeas \reg_bank|regMem[3][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][12] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \reg_bank|regMem[1][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][12] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N56
dffeas \reg_bank|regMem[0][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][12] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N14
dffeas \reg_bank|regMem[2][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][12] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N45
cyclonev_lcell_comb \reg_bank|Mux3~1 (
// Equation(s):
// \reg_bank|Mux3~1_combout  = ( \reg_bank|regMem[0][12]~q  & ( \reg_bank|regMem[2][12]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[1][12]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[3][12]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[0][12]~q  & ( \reg_bank|regMem[2][12]~q  & ( (!\decoder|Mux1~0_combout  & (((\reg_bank|regMem[1][12]~q  & \decoder|Mux2~0_combout )))) # (\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout )) # (\reg_bank|regMem[3][12]~q ))) ) ) ) # 
// ( \reg_bank|regMem[0][12]~q  & ( !\reg_bank|regMem[2][12]~q  & ( (!\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout ) # (\reg_bank|regMem[1][12]~q )))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[3][12]~q  & ((\decoder|Mux2~0_combout )))) ) ) ) 
// # ( !\reg_bank|regMem[0][12]~q  & ( !\reg_bank|regMem[2][12]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[1][12]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[3][12]~q )))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\reg_bank|regMem[3][12]~q ),
	.datac(!\reg_bank|regMem[1][12]~q ),
	.datad(!\decoder|Mux2~0_combout ),
	.datae(!\reg_bank|regMem[0][12]~q ),
	.dataf(!\reg_bank|regMem[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~1 .extended_lut = "off";
defparam \reg_bank|Mux3~1 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \reg_bank|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N35
dffeas \reg_bank|regMem[5][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][12] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N43
dffeas \reg_bank|regMem[4][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][12] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y3_N44
dffeas \reg_bank|regMem[7][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][12] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N38
dffeas \reg_bank|regMem[6][12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][12] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \reg_bank|Mux3~0 (
// Equation(s):
// \reg_bank|Mux3~0_combout  = ( \reg_bank|regMem[7][12]~q  & ( \reg_bank|regMem[6][12]~q  & ( ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][12]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][12]~q ))) # (\decoder|Mux1~0_combout ) ) ) ) # ( 
// !\reg_bank|regMem[7][12]~q  & ( \reg_bank|regMem[6][12]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][12]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][12]~q )))) # (\decoder|Mux1~0_combout  & 
// (((!\decoder|Mux2~0_combout )))) ) ) ) # ( \reg_bank|regMem[7][12]~q  & ( !\reg_bank|regMem[6][12]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][12]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][12]~q 
// )))) # (\decoder|Mux1~0_combout  & (((\decoder|Mux2~0_combout )))) ) ) ) # ( !\reg_bank|regMem[7][12]~q  & ( !\reg_bank|regMem[6][12]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[4][12]~q ))) # 
// (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][12]~q )))) ) ) )

	.dataa(!\reg_bank|regMem[5][12]~q ),
	.datab(!\decoder|Mux1~0_combout ),
	.datac(!\decoder|Mux2~0_combout ),
	.datad(!\reg_bank|regMem[4][12]~q ),
	.datae(!\reg_bank|regMem[7][12]~q ),
	.dataf(!\reg_bank|regMem[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~0 .extended_lut = "off";
defparam \reg_bank|Mux3~0 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_bank|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \reg_bank|Mux3~2 (
// Equation(s):
// \reg_bank|Mux3~2_combout  = ( \reg_bank|Mux3~1_combout  & ( \reg_bank|Mux3~0_combout  ) ) # ( !\reg_bank|Mux3~1_combout  & ( \reg_bank|Mux3~0_combout  & ( \decoder|Mux0~0_combout  ) ) ) # ( \reg_bank|Mux3~1_combout  & ( !\reg_bank|Mux3~0_combout  & ( 
// !\decoder|Mux0~0_combout  ) ) )

	.dataa(!\decoder|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux3~1_combout ),
	.dataf(!\reg_bank|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux3~2 .extended_lut = "off";
defparam \reg_bank|Mux3~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \reg_bank|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N28
dffeas \reg_bank|src1_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[12] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \wb_result[13]~input (
	.i(wb_result[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[13]~input_o ));
// synopsys translate_off
defparam \wb_result[13]~input .bus_hold = "false";
defparam \wb_result[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N57
cyclonev_lcell_comb \wr_mux|out[13]~13 (
// Equation(s):
// \wr_mux|out[13]~13_combout  = (\wb_result[13]~input_o  & \cntrl_mux~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wb_result[13]~input_o ),
	.datad(!\cntrl_mux~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[13]~13 .extended_lut = "off";
defparam \wr_mux|out[13]~13 .lut_mask = 64'h000F000F000F000F;
defparam \wr_mux|out[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N8
dffeas \reg_bank|regMem[5][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][13] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y3_N14
dffeas \reg_bank|regMem[6][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][13] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N41
dffeas \reg_bank|regMem[7][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][13] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N56
dffeas \reg_bank|regMem[4][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][13] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N21
cyclonev_lcell_comb \reg_bank|Mux2~0 (
// Equation(s):
// \reg_bank|Mux2~0_combout  = ( \reg_bank|regMem[7][13]~q  & ( \reg_bank|regMem[4][13]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][13]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[6][13]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[7][13]~q  & ( \reg_bank|regMem[4][13]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][13]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// ((\reg_bank|regMem[6][13]~q )))) ) ) ) # ( \reg_bank|regMem[7][13]~q  & ( !\reg_bank|regMem[4][13]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][13]~q ))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[6][13]~q )) 
// # (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[7][13]~q  & ( !\reg_bank|regMem[4][13]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & (\reg_bank|regMem[5][13]~q ))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// ((\reg_bank|regMem[6][13]~q )))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[5][13]~q ),
	.datad(!\reg_bank|regMem[6][13]~q ),
	.datae(!\reg_bank|regMem[7][13]~q ),
	.dataf(!\reg_bank|regMem[4][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~0 .extended_lut = "off";
defparam \reg_bank|Mux2~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_bank|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \reg_bank|regMem[1][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][13] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N2
dffeas \reg_bank|regMem[3][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][13] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N44
dffeas \reg_bank|regMem[0][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][13] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N20
dffeas \reg_bank|regMem[2][13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][13] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \reg_bank|Mux2~1 (
// Equation(s):
// \reg_bank|Mux2~1_combout  = ( \reg_bank|regMem[0][13]~q  & ( \reg_bank|regMem[2][13]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[1][13]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[3][13]~q )))) ) ) ) # ( 
// !\reg_bank|regMem[0][13]~q  & ( \reg_bank|regMem[2][13]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & (\reg_bank|regMem[1][13]~q ))) # (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[3][13]~q )))) ) ) ) # ( 
// \reg_bank|regMem[0][13]~q  & ( !\reg_bank|regMem[2][13]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[1][13]~q )))) # (\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[3][13]~q )))) ) ) ) # 
// ( !\reg_bank|regMem[0][13]~q  & ( !\reg_bank|regMem[2][13]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & (\reg_bank|regMem[1][13]~q )) # (\decoder|Mux1~0_combout  & ((\reg_bank|regMem[3][13]~q ))))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[1][13]~q ),
	.datad(!\reg_bank|regMem[3][13]~q ),
	.datae(!\reg_bank|regMem[0][13]~q ),
	.dataf(!\reg_bank|regMem[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~1 .extended_lut = "off";
defparam \reg_bank|Mux2~1 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_bank|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N57
cyclonev_lcell_comb \reg_bank|Mux2~2 (
// Equation(s):
// \reg_bank|Mux2~2_combout  = ( \reg_bank|Mux2~1_combout  & ( (!\decoder|Mux0~0_combout ) # (\reg_bank|Mux2~0_combout ) ) ) # ( !\reg_bank|Mux2~1_combout  & ( (\decoder|Mux0~0_combout  & \reg_bank|Mux2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\decoder|Mux0~0_combout ),
	.datad(!\reg_bank|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux2~2 .extended_lut = "off";
defparam \reg_bank|Mux2~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \reg_bank|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N58
dffeas \reg_bank|src1_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[13] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \wb_result[14]~input (
	.i(wb_result[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[14]~input_o ));
// synopsys translate_off
defparam \wb_result[14]~input .bus_hold = "false";
defparam \wb_result[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \wr_mux|out[14]~14 (
// Equation(s):
// \wr_mux|out[14]~14_combout  = ( \cntrl_mux~input_o  & ( \wb_result[14]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cntrl_mux~input_o ),
	.dataf(!\wb_result[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[14]~14 .extended_lut = "off";
defparam \wr_mux|out[14]~14 .lut_mask = 64'h000000000000FFFF;
defparam \wr_mux|out[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N2
dffeas \reg_bank|regMem[6][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][14] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N41
dffeas \reg_bank|regMem[5][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][14] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \reg_bank|regMem[4][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][14] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N20
dffeas \reg_bank|regMem[7][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][14] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \reg_bank|Mux1~0 (
// Equation(s):
// \reg_bank|Mux1~0_combout  = ( \reg_bank|regMem[4][14]~q  & ( \reg_bank|regMem[7][14]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][14]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[6][14]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( !\reg_bank|regMem[4][14]~q  & ( \reg_bank|regMem[7][14]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][14]~q )))) # (\decoder|Mux1~0_combout  & (((\reg_bank|regMem[6][14]~q )) # 
// (\decoder|Mux2~0_combout ))) ) ) ) # ( \reg_bank|regMem[4][14]~q  & ( !\reg_bank|regMem[7][14]~q  & ( (!\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout ) # ((\reg_bank|regMem[5][14]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[6][14]~q ))) ) ) ) # ( !\reg_bank|regMem[4][14]~q  & ( !\reg_bank|regMem[7][14]~q  & ( (!\decoder|Mux1~0_combout  & (\decoder|Mux2~0_combout  & ((\reg_bank|regMem[5][14]~q )))) # (\decoder|Mux1~0_combout  & (!\decoder|Mux2~0_combout  & 
// (\reg_bank|regMem[6][14]~q ))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[6][14]~q ),
	.datad(!\reg_bank|regMem[5][14]~q ),
	.datae(!\reg_bank|regMem[4][14]~q ),
	.dataf(!\reg_bank|regMem[7][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~0 .extended_lut = "off";
defparam \reg_bank|Mux1~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_bank|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \reg_bank|regMem[3][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][14] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N53
dffeas \reg_bank|regMem[2][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][14] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N29
dffeas \reg_bank|regMem[0][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][14] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N35
dffeas \reg_bank|regMem[1][14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][14] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \reg_bank|Mux1~1 (
// Equation(s):
// \reg_bank|Mux1~1_combout  = ( \reg_bank|regMem[0][14]~q  & ( \reg_bank|regMem[1][14]~q  & ( (!\decoder|Mux1~0_combout ) # ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][14]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][14]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[0][14]~q  & ( \reg_bank|regMem[1][14]~q  & ( (!\decoder|Mux2~0_combout  & (((\reg_bank|regMem[2][14]~q  & \decoder|Mux1~0_combout )))) # (\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout )) # (\reg_bank|regMem[3][14]~q ))) ) ) ) # 
// ( \reg_bank|regMem[0][14]~q  & ( !\reg_bank|regMem[1][14]~q  & ( (!\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout ) # (\reg_bank|regMem[2][14]~q )))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][14]~q  & ((\decoder|Mux1~0_combout )))) ) ) ) 
// # ( !\reg_bank|regMem[0][14]~q  & ( !\reg_bank|regMem[1][14]~q  & ( (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][14]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][14]~q )))) ) ) )

	.dataa(!\reg_bank|regMem[3][14]~q ),
	.datab(!\decoder|Mux2~0_combout ),
	.datac(!\reg_bank|regMem[2][14]~q ),
	.datad(!\decoder|Mux1~0_combout ),
	.datae(!\reg_bank|regMem[0][14]~q ),
	.dataf(!\reg_bank|regMem[1][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~1 .extended_lut = "off";
defparam \reg_bank|Mux1~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_bank|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N9
cyclonev_lcell_comb \reg_bank|Mux1~2 (
// Equation(s):
// \reg_bank|Mux1~2_combout  = ( \reg_bank|Mux1~0_combout  & ( \reg_bank|Mux1~1_combout  ) ) # ( !\reg_bank|Mux1~0_combout  & ( \reg_bank|Mux1~1_combout  & ( !\decoder|Mux0~0_combout  ) ) ) # ( \reg_bank|Mux1~0_combout  & ( !\reg_bank|Mux1~1_combout  & ( 
// \decoder|Mux0~0_combout  ) ) )

	.dataa(!\decoder|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_bank|Mux1~0_combout ),
	.dataf(!\reg_bank|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux1~2 .extended_lut = "off";
defparam \reg_bank|Mux1~2 .lut_mask = 64'h00005555AAAAFFFF;
defparam \reg_bank|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N10
dffeas \reg_bank|src1_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[14] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \wb_result[15]~input (
	.i(wb_result[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_result[15]~input_o ));
// synopsys translate_off
defparam \wb_result[15]~input .bus_hold = "false";
defparam \wb_result[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \wr_mux|out[15]~15 (
// Equation(s):
// \wr_mux|out[15]~15_combout  = ( \cntrl_mux~input_o  & ( \wb_result[15]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wb_result[15]~input_o ),
	.datad(gnd),
	.datae(!\cntrl_mux~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_mux|out[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wr_mux|out[15]~15 .extended_lut = "off";
defparam \wr_mux|out[15]~15 .lut_mask = 64'h00000F0F00000F0F;
defparam \wr_mux|out[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N32
dffeas \reg_bank|regMem[3][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[3][13]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[3][15] .is_wysiwyg = "true";
defparam \reg_bank|regMem[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N8
dffeas \reg_bank|regMem[2][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[2][13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[2][15] .is_wysiwyg = "true";
defparam \reg_bank|regMem[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N2
dffeas \reg_bank|regMem[1][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[1][14]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[1][15] .is_wysiwyg = "true";
defparam \reg_bank|regMem[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N56
dffeas \reg_bank|regMem[0][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[0][9]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[0][15] .is_wysiwyg = "true";
defparam \reg_bank|regMem[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \reg_bank|Mux0~1 (
// Equation(s):
// \reg_bank|Mux0~1_combout  = ( \reg_bank|regMem[1][15]~q  & ( \reg_bank|regMem[0][15]~q  & ( (!\decoder|Mux1~0_combout ) # ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][15]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][15]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[1][15]~q  & ( \reg_bank|regMem[0][15]~q  & ( (!\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout ) # (\reg_bank|regMem[2][15]~q )))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][15]~q  & (\decoder|Mux1~0_combout ))) ) ) ) # ( 
// \reg_bank|regMem[1][15]~q  & ( !\reg_bank|regMem[0][15]~q  & ( (!\decoder|Mux2~0_combout  & (((\decoder|Mux1~0_combout  & \reg_bank|regMem[2][15]~q )))) # (\decoder|Mux2~0_combout  & (((!\decoder|Mux1~0_combout )) # (\reg_bank|regMem[3][15]~q ))) ) ) ) # 
// ( !\reg_bank|regMem[1][15]~q  & ( !\reg_bank|regMem[0][15]~q  & ( (\decoder|Mux1~0_combout  & ((!\decoder|Mux2~0_combout  & ((\reg_bank|regMem[2][15]~q ))) # (\decoder|Mux2~0_combout  & (\reg_bank|regMem[3][15]~q )))) ) ) )

	.dataa(!\decoder|Mux2~0_combout ),
	.datab(!\reg_bank|regMem[3][15]~q ),
	.datac(!\decoder|Mux1~0_combout ),
	.datad(!\reg_bank|regMem[2][15]~q ),
	.datae(!\reg_bank|regMem[1][15]~q ),
	.dataf(!\reg_bank|regMem[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~1 .extended_lut = "off";
defparam \reg_bank|Mux0~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_bank|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N44
dffeas \reg_bank|regMem[7][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_bank|regMem[7][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[7][15] .is_wysiwyg = "true";
defparam \reg_bank|regMem[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \reg_bank|regMem[5][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wr_mux|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_bank|regMem[5][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[5][15] .is_wysiwyg = "true";
defparam \reg_bank|regMem[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \reg_bank|regMem[4][15]~feeder (
// Equation(s):
// \reg_bank|regMem[4][15]~feeder_combout  = ( \wr_mux|out[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[4][15]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N59
dffeas \reg_bank|regMem[4][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[4][4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[4][15] .is_wysiwyg = "true";
defparam \reg_bank|regMem[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \reg_bank|regMem[6][15]~feeder (
// Equation(s):
// \reg_bank|regMem[6][15]~feeder_combout  = ( \wr_mux|out[15]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wr_mux|out[15]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|regMem[6][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|regMem[6][15]~feeder .extended_lut = "off";
defparam \reg_bank|regMem[6][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_bank|regMem[6][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \reg_bank|regMem[6][15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|regMem[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_bank|regMem[6][5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|regMem[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|regMem[6][15] .is_wysiwyg = "true";
defparam \reg_bank|regMem[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \reg_bank|Mux0~0 (
// Equation(s):
// \reg_bank|Mux0~0_combout  = ( \reg_bank|regMem[4][15]~q  & ( \reg_bank|regMem[6][15]~q  & ( (!\decoder|Mux2~0_combout ) # ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[5][15]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[7][15]~q ))) ) ) ) # ( 
// !\reg_bank|regMem[4][15]~q  & ( \reg_bank|regMem[6][15]~q  & ( (!\decoder|Mux1~0_combout  & (((\decoder|Mux2~0_combout  & \reg_bank|regMem[5][15]~q )))) # (\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout )) # (\reg_bank|regMem[7][15]~q ))) ) ) ) # 
// ( \reg_bank|regMem[4][15]~q  & ( !\reg_bank|regMem[6][15]~q  & ( (!\decoder|Mux1~0_combout  & (((!\decoder|Mux2~0_combout ) # (\reg_bank|regMem[5][15]~q )))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[7][15]~q  & (\decoder|Mux2~0_combout ))) ) ) ) # 
// ( !\reg_bank|regMem[4][15]~q  & ( !\reg_bank|regMem[6][15]~q  & ( (\decoder|Mux2~0_combout  & ((!\decoder|Mux1~0_combout  & ((\reg_bank|regMem[5][15]~q ))) # (\decoder|Mux1~0_combout  & (\reg_bank|regMem[7][15]~q )))) ) ) )

	.dataa(!\decoder|Mux1~0_combout ),
	.datab(!\reg_bank|regMem[7][15]~q ),
	.datac(!\decoder|Mux2~0_combout ),
	.datad(!\reg_bank|regMem[5][15]~q ),
	.datae(!\reg_bank|regMem[4][15]~q ),
	.dataf(!\reg_bank|regMem[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~0 .extended_lut = "off";
defparam \reg_bank|Mux0~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_bank|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N45
cyclonev_lcell_comb \reg_bank|Mux0~2 (
// Equation(s):
// \reg_bank|Mux0~2_combout  = ( \reg_bank|Mux0~0_combout  & ( (\decoder|Mux0~0_combout ) # (\reg_bank|Mux0~1_combout ) ) ) # ( !\reg_bank|Mux0~0_combout  & ( (\reg_bank|Mux0~1_combout  & !\decoder|Mux0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_bank|Mux0~1_combout ),
	.datad(!\decoder|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux0~2 .extended_lut = "off";
defparam \reg_bank|Mux0~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \reg_bank|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N46
dffeas \reg_bank|src1_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src1_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src1_out[15] .is_wysiwyg = "true";
defparam \reg_bank|src1_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \decoder|Mux3~0 (
// Equation(s):
// \decoder|Mux3~0_combout  = ( \instr[6]~input_o  & ( (!\instr[13]~input_o  & ((!\instr[14]~input_o  $ (!\instr[15]~input_o )))) # (\instr[13]~input_o  & (\instr[9]~input_o  & ((!\instr[15]~input_o )))) ) ) # ( !\instr[6]~input_o  & ( (\instr[9]~input_o  & 
// (!\instr[15]~input_o  & \instr[13]~input_o )) ) )

	.dataa(!\instr[9]~input_o ),
	.datab(!\instr[14]~input_o ),
	.datac(!\instr[15]~input_o ),
	.datad(!\instr[13]~input_o ),
	.datae(gnd),
	.dataf(!\instr[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|Mux3~0 .extended_lut = "off";
defparam \decoder|Mux3~0 .lut_mask = 64'h005000503C503C50;
defparam \decoder|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \decoder|Mux5~0 (
// Equation(s):
// \decoder|Mux5~0_combout  = ( \instr[14]~input_o  & ( (!\instr[15]~input_o  & ((!\instr[13]~input_o  & ((\instr[4]~input_o ))) # (\instr[13]~input_o  & (\instr[7]~input_o )))) ) ) # ( !\instr[14]~input_o  & ( (!\instr[15]~input_o  & (\instr[7]~input_o  & 
// ((\instr[13]~input_o )))) # (\instr[15]~input_o  & (((\instr[4]~input_o  & !\instr[13]~input_o )))) ) )

	.dataa(!\instr[7]~input_o ),
	.datab(!\instr[15]~input_o ),
	.datac(!\instr[4]~input_o ),
	.datad(!\instr[13]~input_o ),
	.datae(gnd),
	.dataf(!\instr[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\decoder|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \decoder|Mux5~0 .extended_lut = "off";
defparam \decoder|Mux5~0 .lut_mask = 64'h034403440C440C44;
defparam \decoder|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \reg_bank|src2_out[0]~0 (
// Equation(s):
// \reg_bank|src2_out[0]~0_combout  = ( \instr[8]~input_o  & ( (!\instr[13]~input_o  & (\instr[5]~input_o  & (!\instr[15]~input_o  $ (!\instr[14]~input_o )))) # (\instr[13]~input_o  & (!\instr[15]~input_o )) ) ) # ( !\instr[8]~input_o  & ( 
// (!\instr[13]~input_o  & (\instr[5]~input_o  & (!\instr[15]~input_o  $ (!\instr[14]~input_o )))) ) )

	.dataa(!\instr[13]~input_o ),
	.datab(!\instr[15]~input_o ),
	.datac(!\instr[14]~input_o ),
	.datad(!\instr[5]~input_o ),
	.datae(!\instr[8]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|src2_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|src2_out[0]~0 .extended_lut = "off";
defparam \reg_bank|src2_out[0]~0 .lut_mask = 64'h0028446C0028446C;
defparam \reg_bank|src2_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \reg_bank|src2_out[0]~1 (
// Equation(s):
// \reg_bank|src2_out[0]~1_combout  = (!\decoder|Mux5~0_combout  & \reg_bank|src2_out[0]~0_combout )

	.dataa(gnd),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(!\reg_bank|src2_out[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|src2_out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|src2_out[0]~1 .extended_lut = "off";
defparam \reg_bank|src2_out[0]~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \reg_bank|src2_out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \reg_bank|Mux31~0 (
// Equation(s):
// \reg_bank|Mux31~0_combout  = ( \reg_bank|regMem[5][0]~q  & ( \reg_bank|regMem[7][0]~q  & ( ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][0]~q )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][0]~q )))) # (\decoder|Mux5~0_combout 
// ) ) ) ) # ( !\reg_bank|regMem[5][0]~q  & ( \reg_bank|regMem[7][0]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][0]~q  & (!\decoder|Mux5~0_combout ))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[6][0]~q ) # 
// (\decoder|Mux5~0_combout )))) ) ) ) # ( \reg_bank|regMem[5][0]~q  & ( !\reg_bank|regMem[7][0]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\decoder|Mux5~0_combout )) # (\reg_bank|regMem[4][0]~q ))) # (\reg_bank|src2_out[0]~0_combout  & 
// (((!\decoder|Mux5~0_combout  & \reg_bank|regMem[6][0]~q )))) ) ) ) # ( !\reg_bank|regMem[5][0]~q  & ( !\reg_bank|regMem[7][0]~q  & ( (!\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][0]~q )) # 
// (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][0]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[4][0]~q ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(!\reg_bank|regMem[6][0]~q ),
	.datae(!\reg_bank|regMem[5][0]~q ),
	.dataf(!\reg_bank|regMem[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~0 .extended_lut = "off";
defparam \reg_bank|Mux31~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg_bank|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \reg_bank|Mux31~1 (
// Equation(s):
// \reg_bank|Mux31~1_combout  = ( \reg_bank|regMem[1][0]~q  & ( \reg_bank|regMem[3][0]~q  & ( ((\reg_bank|regMem[0][0]~q ) # (\decoder|Mux5~0_combout )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[1][0]~q  & ( \reg_bank|regMem[3][0]~q  & 
// ( ((!\decoder|Mux5~0_combout  & \reg_bank|regMem[0][0]~q )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( \reg_bank|regMem[1][0]~q  & ( !\reg_bank|regMem[3][0]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[0][0]~q ) # 
// (\decoder|Mux5~0_combout ))) ) ) ) # ( !\reg_bank|regMem[1][0]~q  & ( !\reg_bank|regMem[3][0]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (!\decoder|Mux5~0_combout  & \reg_bank|regMem[0][0]~q )) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(gnd),
	.datad(!\reg_bank|regMem[0][0]~q ),
	.datae(!\reg_bank|regMem[1][0]~q ),
	.dataf(!\reg_bank|regMem[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~1 .extended_lut = "off";
defparam \reg_bank|Mux31~1 .lut_mask = 64'h008822AA55DD77FF;
defparam \reg_bank|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \reg_bank|Mux31~2 (
// Equation(s):
// \reg_bank|Mux31~2_combout  = ( \reg_bank|Mux31~1_combout  & ( (!\decoder|Mux3~0_combout  & ((!\reg_bank|src2_out[0]~1_combout ) # ((\reg_bank|regMem[2][0]~q )))) # (\decoder|Mux3~0_combout  & (((\reg_bank|Mux31~0_combout )))) ) ) # ( 
// !\reg_bank|Mux31~1_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|src2_out[0]~1_combout  & ((\reg_bank|regMem[2][0]~q )))) # (\decoder|Mux3~0_combout  & (((\reg_bank|Mux31~0_combout )))) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\reg_bank|Mux31~0_combout ),
	.datad(!\reg_bank|regMem[2][0]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux31~2 .extended_lut = "off";
defparam \reg_bank|Mux31~2 .lut_mask = 64'h052705278DAF8DAF;
defparam \reg_bank|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \reg_bank|src2_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux31~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[0] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \reg_bank|Mux30~0 (
// Equation(s):
// \reg_bank|Mux30~0_combout  = ( \reg_bank|regMem[4][1]~q  & ( \reg_bank|regMem[5][1]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][1]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][1]~q ))) ) ) ) 
// # ( !\reg_bank|regMem[4][1]~q  & ( \reg_bank|regMem[5][1]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][1]~q ))) # 
// (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][1]~q )))) ) ) ) # ( \reg_bank|regMem[4][1]~q  & ( !\reg_bank|regMem[5][1]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((!\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][1]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][1]~q )))) ) ) ) # ( !\reg_bank|regMem[4][1]~q  & ( !\reg_bank|regMem[5][1]~q  & ( (\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][1]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][1]~q )))) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\reg_bank|regMem[7][1]~q ),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(!\reg_bank|regMem[6][1]~q ),
	.datae(!\reg_bank|regMem[4][1]~q ),
	.dataf(!\reg_bank|regMem[5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~0 .extended_lut = "off";
defparam \reg_bank|Mux30~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \reg_bank|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \reg_bank|Mux30~1 (
// Equation(s):
// \reg_bank|Mux30~1_combout  = ( \reg_bank|regMem[0][1]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout ) # ((\reg_bank|regMem[1][1]~q )))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[3][1]~q )))) ) ) # ( 
// !\reg_bank|regMem[0][1]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (\decoder|Mux5~0_combout  & (\reg_bank|regMem[1][1]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[3][1]~q )))) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\reg_bank|regMem[1][1]~q ),
	.datad(!\reg_bank|regMem[3][1]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~1 .extended_lut = "off";
defparam \reg_bank|Mux30~1 .lut_mask = 64'h043704378CBF8CBF;
defparam \reg_bank|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \reg_bank|Mux30~2 (
// Equation(s):
// \reg_bank|Mux30~2_combout  = ( \reg_bank|Mux30~0_combout  & ( \reg_bank|Mux30~1_combout  & ( ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][1]~q )) # (\decoder|Mux3~0_combout ) ) ) ) # ( !\reg_bank|Mux30~0_combout  & ( 
// \reg_bank|Mux30~1_combout  & ( (!\decoder|Mux3~0_combout  & ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][1]~q ))) ) ) ) # ( \reg_bank|Mux30~0_combout  & ( !\reg_bank|Mux30~1_combout  & ( ((\reg_bank|regMem[2][1]~q  & 
// \reg_bank|src2_out[0]~1_combout )) # (\decoder|Mux3~0_combout ) ) ) ) # ( !\reg_bank|Mux30~0_combout  & ( !\reg_bank|Mux30~1_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|regMem[2][1]~q  & \reg_bank|src2_out[0]~1_combout )) ) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\reg_bank|regMem[2][1]~q ),
	.datad(!\reg_bank|src2_out[0]~1_combout ),
	.datae(!\reg_bank|Mux30~0_combout ),
	.dataf(!\reg_bank|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux30~2 .extended_lut = "off";
defparam \reg_bank|Mux30~2 .lut_mask = 64'h000A555FAA0AFF5F;
defparam \reg_bank|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \reg_bank|src2_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[1] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N42
cyclonev_lcell_comb \reg_bank|Mux29~0 (
// Equation(s):
// \reg_bank|Mux29~0_combout  = ( \reg_bank|regMem[6][2]~q  & ( \reg_bank|regMem[7][2]~q  & ( ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[4][2]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[5][2]~q )))) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) 
// # ( !\reg_bank|regMem[6][2]~q  & ( \reg_bank|regMem[7][2]~q  & ( (!\decoder|Mux5~0_combout  & (\reg_bank|regMem[4][2]~q  & (!\reg_bank|src2_out[0]~0_combout ))) # (\decoder|Mux5~0_combout  & (((\reg_bank|regMem[5][2]~q ) # (\reg_bank|src2_out[0]~0_combout 
// )))) ) ) ) # ( \reg_bank|regMem[6][2]~q  & ( !\reg_bank|regMem[7][2]~q  & ( (!\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout )) # (\reg_bank|regMem[4][2]~q ))) # (\decoder|Mux5~0_combout  & (((!\reg_bank|src2_out[0]~0_combout  & 
// \reg_bank|regMem[5][2]~q )))) ) ) ) # ( !\reg_bank|regMem[6][2]~q  & ( !\reg_bank|regMem[7][2]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[4][2]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[5][2]~q 
// ))))) ) ) )

	.dataa(!\reg_bank|regMem[4][2]~q ),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(!\reg_bank|src2_out[0]~0_combout ),
	.datad(!\reg_bank|regMem[5][2]~q ),
	.datae(!\reg_bank|regMem[6][2]~q ),
	.dataf(!\reg_bank|regMem[7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~0 .extended_lut = "off";
defparam \reg_bank|Mux29~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \reg_bank|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N51
cyclonev_lcell_comb \reg_bank|Mux29~1 (
// Equation(s):
// \reg_bank|Mux29~1_combout  = ( \reg_bank|regMem[3][2]~q  & ( \reg_bank|regMem[1][2]~q  & ( ((\reg_bank|regMem[0][2]~q ) # (\decoder|Mux5~0_combout )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][2]~q  & ( \reg_bank|regMem[1][2]~q  & 
// ( (!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[0][2]~q ) # (\decoder|Mux5~0_combout ))) ) ) ) # ( \reg_bank|regMem[3][2]~q  & ( !\reg_bank|regMem[1][2]~q  & ( ((!\decoder|Mux5~0_combout  & \reg_bank|regMem[0][2]~q )) # 
// (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][2]~q  & ( !\reg_bank|regMem[1][2]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (!\decoder|Mux5~0_combout  & \reg_bank|regMem[0][2]~q )) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(gnd),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(!\reg_bank|regMem[0][2]~q ),
	.datae(!\reg_bank|regMem[3][2]~q ),
	.dataf(!\reg_bank|regMem[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~1 .extended_lut = "off";
defparam \reg_bank|Mux29~1 .lut_mask = 64'h00A055F50AAA5FFF;
defparam \reg_bank|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N18
cyclonev_lcell_comb \reg_bank|Mux29~2 (
// Equation(s):
// \reg_bank|Mux29~2_combout  = ( \reg_bank|regMem[2][2]~q  & ( \reg_bank|Mux29~1_combout  & ( (!\decoder|Mux3~0_combout ) # (\reg_bank|Mux29~0_combout ) ) ) ) # ( !\reg_bank|regMem[2][2]~q  & ( \reg_bank|Mux29~1_combout  & ( (!\decoder|Mux3~0_combout  & 
// (!\reg_bank|src2_out[0]~1_combout )) # (\decoder|Mux3~0_combout  & ((\reg_bank|Mux29~0_combout ))) ) ) ) # ( \reg_bank|regMem[2][2]~q  & ( !\reg_bank|Mux29~1_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|src2_out[0]~1_combout )) # 
// (\decoder|Mux3~0_combout  & ((\reg_bank|Mux29~0_combout ))) ) ) ) # ( !\reg_bank|regMem[2][2]~q  & ( !\reg_bank|Mux29~1_combout  & ( (\decoder|Mux3~0_combout  & \reg_bank|Mux29~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\decoder|Mux3~0_combout ),
	.datad(!\reg_bank|Mux29~0_combout ),
	.datae(!\reg_bank|regMem[2][2]~q ),
	.dataf(!\reg_bank|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux29~2 .extended_lut = "off";
defparam \reg_bank|Mux29~2 .lut_mask = 64'h000F303FC0CFF0FF;
defparam \reg_bank|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N19
dffeas \reg_bank|src2_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux29~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[2] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \reg_bank|Mux28~1 (
// Equation(s):
// \reg_bank|Mux28~1_combout  = ( \reg_bank|regMem[3][3]~q  & ( \reg_bank|regMem[0][3]~q  & ( ((!\decoder|Mux5~0_combout ) # (\reg_bank|regMem[1][3]~q )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][3]~q  & ( \reg_bank|regMem[0][3]~q  
// & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout ) # (\reg_bank|regMem[1][3]~q ))) ) ) ) # ( \reg_bank|regMem[3][3]~q  & ( !\reg_bank|regMem[0][3]~q  & ( ((\decoder|Mux5~0_combout  & \reg_bank|regMem[1][3]~q )) # 
// (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][3]~q  & ( !\reg_bank|regMem[0][3]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (\decoder|Mux5~0_combout  & \reg_bank|regMem[1][3]~q )) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(gnd),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(!\reg_bank|regMem[1][3]~q ),
	.datae(!\reg_bank|regMem[3][3]~q ),
	.dataf(!\reg_bank|regMem[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~1 .extended_lut = "off";
defparam \reg_bank|Mux28~1 .lut_mask = 64'h000A555FA0AAF5FF;
defparam \reg_bank|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \reg_bank|Mux28~0 (
// Equation(s):
// \reg_bank|Mux28~0_combout  = ( \reg_bank|regMem[7][3]~q  & ( \reg_bank|regMem[5][3]~q  & ( ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][3]~q )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][3]~q )))) # (\decoder|Mux5~0_combout 
// ) ) ) ) # ( !\reg_bank|regMem[7][3]~q  & ( \reg_bank|regMem[5][3]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\decoder|Mux5~0_combout )) # (\reg_bank|regMem[4][3]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[6][3]~q  & 
// !\decoder|Mux5~0_combout )))) ) ) ) # ( \reg_bank|regMem[7][3]~q  & ( !\reg_bank|regMem[5][3]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][3]~q  & ((!\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & 
// (((\decoder|Mux5~0_combout ) # (\reg_bank|regMem[6][3]~q )))) ) ) ) # ( !\reg_bank|regMem[7][3]~q  & ( !\reg_bank|regMem[5][3]~q  & ( (!\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][3]~q )) # 
// (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][3]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[4][3]~q ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\reg_bank|regMem[6][3]~q ),
	.datad(!\decoder|Mux5~0_combout ),
	.datae(!\reg_bank|regMem[7][3]~q ),
	.dataf(!\reg_bank|regMem[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~0 .extended_lut = "off";
defparam \reg_bank|Mux28~0 .lut_mask = 64'h4700473347CC47FF;
defparam \reg_bank|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \reg_bank|Mux28~2 (
// Equation(s):
// \reg_bank|Mux28~2_combout  = ( \reg_bank|Mux28~0_combout  & ( ((!\reg_bank|src2_out[0]~1_combout  & (\reg_bank|Mux28~1_combout )) # (\reg_bank|src2_out[0]~1_combout  & ((\reg_bank|regMem[2][3]~q )))) # (\decoder|Mux3~0_combout ) ) ) # ( 
// !\reg_bank|Mux28~0_combout  & ( (!\decoder|Mux3~0_combout  & ((!\reg_bank|src2_out[0]~1_combout  & (\reg_bank|Mux28~1_combout )) # (\reg_bank|src2_out[0]~1_combout  & ((\reg_bank|regMem[2][3]~q ))))) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\reg_bank|Mux28~1_combout ),
	.datad(!\reg_bank|regMem[2][3]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux28~2 .extended_lut = "off";
defparam \reg_bank|Mux28~2 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \reg_bank|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N28
dffeas \reg_bank|src2_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux28~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[3] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \reg_bank|Mux27~1 (
// Equation(s):
// \reg_bank|Mux27~1_combout  = ( \reg_bank|regMem[1][4]~q  & ( \reg_bank|regMem[0][4]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[3][4]~q ) ) ) ) # ( !\reg_bank|regMem[1][4]~q  & ( \reg_bank|regMem[0][4]~q  & ( 
// (!\reg_bank|src2_out[0]~0_combout  & (!\decoder|Mux5~0_combout )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[3][4]~q ))) ) ) ) # ( \reg_bank|regMem[1][4]~q  & ( !\reg_bank|regMem[0][4]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & 
// (\decoder|Mux5~0_combout )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[3][4]~q ))) ) ) ) # ( !\reg_bank|regMem[1][4]~q  & ( !\reg_bank|regMem[0][4]~q  & ( (\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[3][4]~q ) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(gnd),
	.datad(!\reg_bank|regMem[3][4]~q ),
	.datae(!\reg_bank|regMem[1][4]~q ),
	.dataf(!\reg_bank|regMem[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~1 .extended_lut = "off";
defparam \reg_bank|Mux27~1 .lut_mask = 64'h0055227788DDAAFF;
defparam \reg_bank|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \reg_bank|Mux27~0 (
// Equation(s):
// \reg_bank|Mux27~0_combout  = ( \reg_bank|regMem[7][4]~q  & ( \reg_bank|regMem[5][4]~q  & ( ((!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[4][4]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[6][4]~q ))) # (\decoder|Mux5~0_combout 
// ) ) ) ) # ( !\reg_bank|regMem[7][4]~q  & ( \reg_bank|regMem[5][4]~q  & ( (!\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[4][4]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[6][4]~q )))) # 
// (\decoder|Mux5~0_combout  & (!\reg_bank|src2_out[0]~0_combout )) ) ) ) # ( \reg_bank|regMem[7][4]~q  & ( !\reg_bank|regMem[5][4]~q  & ( (!\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[4][4]~q ))) # 
// (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[6][4]~q )))) # (\decoder|Mux5~0_combout  & (\reg_bank|src2_out[0]~0_combout )) ) ) ) # ( !\reg_bank|regMem[7][4]~q  & ( !\reg_bank|regMem[5][4]~q  & ( (!\decoder|Mux5~0_combout  & 
// ((!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[4][4]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[6][4]~q )))) ) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\reg_bank|regMem[6][4]~q ),
	.datad(!\reg_bank|regMem[4][4]~q ),
	.datae(!\reg_bank|regMem[7][4]~q ),
	.dataf(!\reg_bank|regMem[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~0 .extended_lut = "off";
defparam \reg_bank|Mux27~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_bank|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \reg_bank|Mux27~2 (
// Equation(s):
// \reg_bank|Mux27~2_combout  = ( \reg_bank|regMem[2][4]~q  & ( (!\decoder|Mux3~0_combout  & (((\reg_bank|Mux27~1_combout )) # (\reg_bank|src2_out[0]~1_combout ))) # (\decoder|Mux3~0_combout  & (((\reg_bank|Mux27~0_combout )))) ) ) # ( 
// !\reg_bank|regMem[2][4]~q  & ( (!\decoder|Mux3~0_combout  & (!\reg_bank|src2_out[0]~1_combout  & (\reg_bank|Mux27~1_combout ))) # (\decoder|Mux3~0_combout  & (((\reg_bank|Mux27~0_combout )))) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\reg_bank|Mux27~1_combout ),
	.datad(!\reg_bank|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux27~2 .extended_lut = "off";
defparam \reg_bank|Mux27~2 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \reg_bank|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N55
dffeas \reg_bank|src2_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux27~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[4] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \reg_bank|Mux26~1 (
// Equation(s):
// \reg_bank|Mux26~1_combout  = ( \decoder|Mux5~0_combout  & ( \reg_bank|regMem[0][5]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[1][5]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[3][5]~q )) ) ) ) # ( 
// !\decoder|Mux5~0_combout  & ( \reg_bank|regMem[0][5]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[3][5]~q ) ) ) ) # ( \decoder|Mux5~0_combout  & ( !\reg_bank|regMem[0][5]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & 
// ((\reg_bank|regMem[1][5]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[3][5]~q )) ) ) ) # ( !\decoder|Mux5~0_combout  & ( !\reg_bank|regMem[0][5]~q  & ( (\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[3][5]~q ) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\reg_bank|regMem[3][5]~q ),
	.datac(!\reg_bank|regMem[1][5]~q ),
	.datad(gnd),
	.datae(!\decoder|Mux5~0_combout ),
	.dataf(!\reg_bank|regMem[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~1 .extended_lut = "off";
defparam \reg_bank|Mux26~1 .lut_mask = 64'h11111B1BBBBB1B1B;
defparam \reg_bank|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N9
cyclonev_lcell_comb \reg_bank|Mux26~0 (
// Equation(s):
// \reg_bank|Mux26~0_combout  = ( \decoder|Mux5~0_combout  & ( \reg_bank|regMem[4][5]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[5][5]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[7][5]~q )) ) ) ) # ( 
// !\decoder|Mux5~0_combout  & ( \reg_bank|regMem[4][5]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[6][5]~q ) ) ) ) # ( \decoder|Mux5~0_combout  & ( !\reg_bank|regMem[4][5]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & 
// ((\reg_bank|regMem[5][5]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[7][5]~q )) ) ) ) # ( !\decoder|Mux5~0_combout  & ( !\reg_bank|regMem[4][5]~q  & ( (\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[6][5]~q ) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\reg_bank|regMem[7][5]~q ),
	.datac(!\reg_bank|regMem[6][5]~q ),
	.datad(!\reg_bank|regMem[5][5]~q ),
	.datae(!\decoder|Mux5~0_combout ),
	.dataf(!\reg_bank|regMem[4][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~0 .extended_lut = "off";
defparam \reg_bank|Mux26~0 .lut_mask = 64'h050511BBAFAF11BB;
defparam \reg_bank|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \reg_bank|Mux26~2 (
// Equation(s):
// \reg_bank|Mux26~2_combout  = ( \reg_bank|Mux26~1_combout  & ( \reg_bank|Mux26~0_combout  & ( (!\reg_bank|src2_out[0]~1_combout ) # ((\decoder|Mux3~0_combout ) # (\reg_bank|regMem[2][5]~q )) ) ) ) # ( !\reg_bank|Mux26~1_combout  & ( 
// \reg_bank|Mux26~0_combout  & ( ((\reg_bank|src2_out[0]~1_combout  & \reg_bank|regMem[2][5]~q )) # (\decoder|Mux3~0_combout ) ) ) ) # ( \reg_bank|Mux26~1_combout  & ( !\reg_bank|Mux26~0_combout  & ( (!\decoder|Mux3~0_combout  & 
// ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][5]~q ))) ) ) ) # ( !\reg_bank|Mux26~1_combout  & ( !\reg_bank|Mux26~0_combout  & ( (\reg_bank|src2_out[0]~1_combout  & (\reg_bank|regMem[2][5]~q  & !\decoder|Mux3~0_combout )) ) ) )

	.dataa(!\reg_bank|src2_out[0]~1_combout ),
	.datab(gnd),
	.datac(!\reg_bank|regMem[2][5]~q ),
	.datad(!\decoder|Mux3~0_combout ),
	.datae(!\reg_bank|Mux26~1_combout ),
	.dataf(!\reg_bank|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux26~2 .extended_lut = "off";
defparam \reg_bank|Mux26~2 .lut_mask = 64'h0500AF0005FFAFFF;
defparam \reg_bank|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N46
dffeas \reg_bank|src2_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[5] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \reg_bank|Mux25~1 (
// Equation(s):
// \reg_bank|Mux25~1_combout  = ( \reg_bank|src2_out[0]~0_combout  & ( \reg_bank|regMem[3][6]~q  ) ) # ( !\reg_bank|src2_out[0]~0_combout  & ( \reg_bank|regMem[3][6]~q  & ( (!\decoder|Mux5~0_combout  & (\reg_bank|regMem[0][6]~q )) # (\decoder|Mux5~0_combout  
// & ((\reg_bank|regMem[1][6]~q ))) ) ) ) # ( !\reg_bank|src2_out[0]~0_combout  & ( !\reg_bank|regMem[3][6]~q  & ( (!\decoder|Mux5~0_combout  & (\reg_bank|regMem[0][6]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[1][6]~q ))) ) ) )

	.dataa(!\reg_bank|regMem[0][6]~q ),
	.datab(!\reg_bank|regMem[1][6]~q ),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|src2_out[0]~0_combout ),
	.dataf(!\reg_bank|regMem[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~1 .extended_lut = "off";
defparam \reg_bank|Mux25~1 .lut_mask = 64'h535300005353FFFF;
defparam \reg_bank|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \reg_bank|Mux25~0 (
// Equation(s):
// \reg_bank|Mux25~0_combout  = ( \reg_bank|regMem[4][6]~q  & ( \reg_bank|regMem[5][6]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][6]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][6]~q ))) ) ) ) 
// # ( !\reg_bank|regMem[4][6]~q  & ( \reg_bank|regMem[5][6]~q  & ( (!\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[6][6]~q )))) # (\decoder|Mux5~0_combout  & (((!\reg_bank|src2_out[0]~0_combout )) # 
// (\reg_bank|regMem[7][6]~q ))) ) ) ) # ( \reg_bank|regMem[4][6]~q  & ( !\reg_bank|regMem[5][6]~q  & ( (!\decoder|Mux5~0_combout  & (((!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[6][6]~q )))) # (\decoder|Mux5~0_combout  & 
// (\reg_bank|regMem[7][6]~q  & (\reg_bank|src2_out[0]~0_combout ))) ) ) ) # ( !\reg_bank|regMem[4][6]~q  & ( !\reg_bank|regMem[5][6]~q  & ( (\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][6]~q ))) # 
// (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][6]~q )))) ) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|regMem[7][6]~q ),
	.datac(!\reg_bank|src2_out[0]~0_combout ),
	.datad(!\reg_bank|regMem[6][6]~q ),
	.datae(!\reg_bank|regMem[4][6]~q ),
	.dataf(!\reg_bank|regMem[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~0 .extended_lut = "off";
defparam \reg_bank|Mux25~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_bank|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N33
cyclonev_lcell_comb \reg_bank|Mux25~2 (
// Equation(s):
// \reg_bank|Mux25~2_combout  = ( \reg_bank|Mux25~1_combout  & ( \reg_bank|Mux25~0_combout  & ( ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][6]~q )) # (\decoder|Mux3~0_combout ) ) ) ) # ( !\reg_bank|Mux25~1_combout  & ( 
// \reg_bank|Mux25~0_combout  & ( ((\reg_bank|regMem[2][6]~q  & \reg_bank|src2_out[0]~1_combout )) # (\decoder|Mux3~0_combout ) ) ) ) # ( \reg_bank|Mux25~1_combout  & ( !\reg_bank|Mux25~0_combout  & ( (!\decoder|Mux3~0_combout  & 
// ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][6]~q ))) ) ) ) # ( !\reg_bank|Mux25~1_combout  & ( !\reg_bank|Mux25~0_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|regMem[2][6]~q  & \reg_bank|src2_out[0]~1_combout )) ) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\reg_bank|regMem[2][6]~q ),
	.datad(!\reg_bank|src2_out[0]~1_combout ),
	.datae(!\reg_bank|Mux25~1_combout ),
	.dataf(!\reg_bank|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux25~2 .extended_lut = "off";
defparam \reg_bank|Mux25~2 .lut_mask = 64'h000AAA0A555FFF5F;
defparam \reg_bank|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N34
dffeas \reg_bank|src2_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[6] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \reg_bank|Mux24~0 (
// Equation(s):
// \reg_bank|Mux24~0_combout  = ( \reg_bank|regMem[4][7]~q  & ( \reg_bank|regMem[5][7]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][7]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][7]~q ))) ) ) ) 
// # ( !\reg_bank|regMem[4][7]~q  & ( \reg_bank|regMem[5][7]~q  & ( (!\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[6][7]~q )))) # (\decoder|Mux5~0_combout  & (((!\reg_bank|src2_out[0]~0_combout )) # 
// (\reg_bank|regMem[7][7]~q ))) ) ) ) # ( \reg_bank|regMem[4][7]~q  & ( !\reg_bank|regMem[5][7]~q  & ( (!\decoder|Mux5~0_combout  & (((!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[6][7]~q )))) # (\decoder|Mux5~0_combout  & 
// (\reg_bank|regMem[7][7]~q  & (\reg_bank|src2_out[0]~0_combout ))) ) ) ) # ( !\reg_bank|regMem[4][7]~q  & ( !\reg_bank|regMem[5][7]~q  & ( (\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][7]~q ))) # 
// (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][7]~q )))) ) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|regMem[7][7]~q ),
	.datac(!\reg_bank|src2_out[0]~0_combout ),
	.datad(!\reg_bank|regMem[6][7]~q ),
	.datae(!\reg_bank|regMem[4][7]~q ),
	.dataf(!\reg_bank|regMem[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~0 .extended_lut = "off";
defparam \reg_bank|Mux24~0 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_bank|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \reg_bank|Mux24~1 (
// Equation(s):
// \reg_bank|Mux24~1_combout  = ( \reg_bank|regMem[3][7]~q  & ( \reg_bank|regMem[0][7]~q  & ( (!\decoder|Mux5~0_combout ) # ((\reg_bank|regMem[1][7]~q ) # (\reg_bank|src2_out[0]~0_combout )) ) ) ) # ( !\reg_bank|regMem[3][7]~q  & ( \reg_bank|regMem[0][7]~q  
// & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout ) # (\reg_bank|regMem[1][7]~q ))) ) ) ) # ( \reg_bank|regMem[3][7]~q  & ( !\reg_bank|regMem[0][7]~q  & ( ((\decoder|Mux5~0_combout  & \reg_bank|regMem[1][7]~q )) # 
// (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][7]~q  & ( !\reg_bank|regMem[0][7]~q  & ( (\decoder|Mux5~0_combout  & (!\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[1][7]~q )) ) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\reg_bank|regMem[1][7]~q ),
	.datad(gnd),
	.datae(!\reg_bank|regMem[3][7]~q ),
	.dataf(!\reg_bank|regMem[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~1 .extended_lut = "off";
defparam \reg_bank|Mux24~1 .lut_mask = 64'h040437378C8CBFBF;
defparam \reg_bank|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \reg_bank|Mux24~2 (
// Equation(s):
// \reg_bank|Mux24~2_combout  = ( \reg_bank|regMem[2][7]~q  & ( \reg_bank|Mux24~1_combout  & ( (!\decoder|Mux3~0_combout ) # (\reg_bank|Mux24~0_combout ) ) ) ) # ( !\reg_bank|regMem[2][7]~q  & ( \reg_bank|Mux24~1_combout  & ( (!\decoder|Mux3~0_combout  & 
// (!\reg_bank|src2_out[0]~1_combout )) # (\decoder|Mux3~0_combout  & ((\reg_bank|Mux24~0_combout ))) ) ) ) # ( \reg_bank|regMem[2][7]~q  & ( !\reg_bank|Mux24~1_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|src2_out[0]~1_combout )) # 
// (\decoder|Mux3~0_combout  & ((\reg_bank|Mux24~0_combout ))) ) ) ) # ( !\reg_bank|regMem[2][7]~q  & ( !\reg_bank|Mux24~1_combout  & ( (\decoder|Mux3~0_combout  & \reg_bank|Mux24~0_combout ) ) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\reg_bank|Mux24~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|regMem[2][7]~q ),
	.dataf(!\reg_bank|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux24~2 .extended_lut = "off";
defparam \reg_bank|Mux24~2 .lut_mask = 64'h050527278D8DAFAF;
defparam \reg_bank|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \reg_bank|src2_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux24~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[7] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \reg_bank|Mux23~1 (
// Equation(s):
// \reg_bank|Mux23~1_combout  = ( \reg_bank|regMem[1][8]~q  & ( \reg_bank|regMem[0][8]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[3][8]~q ) ) ) ) # ( !\reg_bank|regMem[1][8]~q  & ( \reg_bank|regMem[0][8]~q  & ( 
// (!\reg_bank|src2_out[0]~0_combout  & (!\decoder|Mux5~0_combout )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[3][8]~q ))) ) ) ) # ( \reg_bank|regMem[1][8]~q  & ( !\reg_bank|regMem[0][8]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & 
// (\decoder|Mux5~0_combout )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[3][8]~q ))) ) ) ) # ( !\reg_bank|regMem[1][8]~q  & ( !\reg_bank|regMem[0][8]~q  & ( (\reg_bank|regMem[3][8]~q  & \reg_bank|src2_out[0]~0_combout ) ) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\reg_bank|regMem[3][8]~q ),
	.datad(!\reg_bank|src2_out[0]~0_combout ),
	.datae(!\reg_bank|regMem[1][8]~q ),
	.dataf(!\reg_bank|regMem[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~1 .extended_lut = "off";
defparam \reg_bank|Mux23~1 .lut_mask = 64'h000F550FAA0FFF0F;
defparam \reg_bank|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \reg_bank|Mux23~0 (
// Equation(s):
// \reg_bank|Mux23~0_combout  = ( \reg_bank|regMem[6][8]~q  & ( \reg_bank|regMem[7][8]~q  & ( ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[4][8]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[5][8]~q ))) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) 
// # ( !\reg_bank|regMem[6][8]~q  & ( \reg_bank|regMem[7][8]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[4][8]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[5][8]~q )))) # 
// (\reg_bank|src2_out[0]~0_combout  & (\decoder|Mux5~0_combout )) ) ) ) # ( \reg_bank|regMem[6][8]~q  & ( !\reg_bank|regMem[7][8]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[4][8]~q ))) # 
// (\decoder|Mux5~0_combout  & (\reg_bank|regMem[5][8]~q )))) # (\reg_bank|src2_out[0]~0_combout  & (!\decoder|Mux5~0_combout )) ) ) ) # ( !\reg_bank|regMem[6][8]~q  & ( !\reg_bank|regMem[7][8]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[4][8]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[5][8]~q )))) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(!\reg_bank|regMem[5][8]~q ),
	.datad(!\reg_bank|regMem[4][8]~q ),
	.datae(!\reg_bank|regMem[6][8]~q ),
	.dataf(!\reg_bank|regMem[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~0 .extended_lut = "off";
defparam \reg_bank|Mux23~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \reg_bank|Mux23~2 (
// Equation(s):
// \reg_bank|Mux23~2_combout  = ( \reg_bank|Mux23~1_combout  & ( \reg_bank|Mux23~0_combout  & ( ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][8]~q )) # (\decoder|Mux3~0_combout ) ) ) ) # ( !\reg_bank|Mux23~1_combout  & ( 
// \reg_bank|Mux23~0_combout  & ( ((\reg_bank|regMem[2][8]~q  & \reg_bank|src2_out[0]~1_combout )) # (\decoder|Mux3~0_combout ) ) ) ) # ( \reg_bank|Mux23~1_combout  & ( !\reg_bank|Mux23~0_combout  & ( (!\decoder|Mux3~0_combout  & 
// ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][8]~q ))) ) ) ) # ( !\reg_bank|Mux23~1_combout  & ( !\reg_bank|Mux23~0_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|regMem[2][8]~q  & \reg_bank|src2_out[0]~1_combout )) ) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(!\reg_bank|regMem[2][8]~q ),
	.datac(!\reg_bank|src2_out[0]~1_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux23~1_combout ),
	.dataf(!\reg_bank|Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux23~2 .extended_lut = "off";
defparam \reg_bank|Mux23~2 .lut_mask = 64'h0202A2A25757F7F7;
defparam \reg_bank|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N22
dffeas \reg_bank|src2_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux23~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[8] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \reg_bank|Mux22~1 (
// Equation(s):
// \reg_bank|Mux22~1_combout  = ( \reg_bank|regMem[0][9]~q  & ( \reg_bank|regMem[3][9]~q  & ( ((!\decoder|Mux5~0_combout ) # (\reg_bank|regMem[1][9]~q )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[0][9]~q  & ( \reg_bank|regMem[3][9]~q  
// & ( ((\decoder|Mux5~0_combout  & \reg_bank|regMem[1][9]~q )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( \reg_bank|regMem[0][9]~q  & ( !\reg_bank|regMem[3][9]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout ) # 
// (\reg_bank|regMem[1][9]~q ))) ) ) ) # ( !\reg_bank|regMem[0][9]~q  & ( !\reg_bank|regMem[3][9]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (\decoder|Mux5~0_combout  & \reg_bank|regMem[1][9]~q )) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(gnd),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(!\reg_bank|regMem[1][9]~q ),
	.datae(!\reg_bank|regMem[0][9]~q ),
	.dataf(!\reg_bank|regMem[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~1 .extended_lut = "off";
defparam \reg_bank|Mux22~1 .lut_mask = 64'h000AA0AA555FF5FF;
defparam \reg_bank|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \reg_bank|Mux22~0 (
// Equation(s):
// \reg_bank|Mux22~0_combout  = ( \reg_bank|regMem[7][9]~q  & ( \reg_bank|regMem[5][9]~q  & ( ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][9]~q )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][9]~q )))) # (\decoder|Mux5~0_combout 
// ) ) ) ) # ( !\reg_bank|regMem[7][9]~q  & ( \reg_bank|regMem[5][9]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\decoder|Mux5~0_combout )) # (\reg_bank|regMem[4][9]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[6][9]~q  & 
// !\decoder|Mux5~0_combout )))) ) ) ) # ( \reg_bank|regMem[7][9]~q  & ( !\reg_bank|regMem[5][9]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][9]~q  & ((!\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & 
// (((\decoder|Mux5~0_combout ) # (\reg_bank|regMem[6][9]~q )))) ) ) ) # ( !\reg_bank|regMem[7][9]~q  & ( !\reg_bank|regMem[5][9]~q  & ( (!\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][9]~q )) # 
// (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][9]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[4][9]~q ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\reg_bank|regMem[6][9]~q ),
	.datad(!\decoder|Mux5~0_combout ),
	.datae(!\reg_bank|regMem[7][9]~q ),
	.dataf(!\reg_bank|regMem[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~0 .extended_lut = "off";
defparam \reg_bank|Mux22~0 .lut_mask = 64'h4700473347CC47FF;
defparam \reg_bank|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \reg_bank|Mux22~2 (
// Equation(s):
// \reg_bank|Mux22~2_combout  = ( \reg_bank|Mux22~0_combout  & ( ((!\reg_bank|src2_out[0]~1_combout  & (\reg_bank|Mux22~1_combout )) # (\reg_bank|src2_out[0]~1_combout  & ((\reg_bank|regMem[2][9]~q )))) # (\decoder|Mux3~0_combout ) ) ) # ( 
// !\reg_bank|Mux22~0_combout  & ( (!\decoder|Mux3~0_combout  & ((!\reg_bank|src2_out[0]~1_combout  & (\reg_bank|Mux22~1_combout )) # (\reg_bank|src2_out[0]~1_combout  & ((\reg_bank|regMem[2][9]~q ))))) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\reg_bank|Mux22~1_combout ),
	.datad(!\reg_bank|regMem[2][9]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux22~2 .extended_lut = "off";
defparam \reg_bank|Mux22~2 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \reg_bank|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N58
dffeas \reg_bank|src2_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux22~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[9] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \reg_bank|Mux21~0 (
// Equation(s):
// \reg_bank|Mux21~0_combout  = ( \reg_bank|regMem[4][10]~q  & ( \reg_bank|regMem[6][10]~q  & ( (!\decoder|Mux5~0_combout ) # ((!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[5][10]~q ))) # (\reg_bank|src2_out[0]~0_combout  & 
// (\reg_bank|regMem[7][10]~q ))) ) ) ) # ( !\reg_bank|regMem[4][10]~q  & ( \reg_bank|regMem[6][10]~q  & ( (!\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout )))) # (\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & 
// ((\reg_bank|regMem[5][10]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[7][10]~q )))) ) ) ) # ( \reg_bank|regMem[4][10]~q  & ( !\reg_bank|regMem[6][10]~q  & ( (!\decoder|Mux5~0_combout  & (((!\reg_bank|src2_out[0]~0_combout )))) # 
// (\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[5][10]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[7][10]~q )))) ) ) ) # ( !\reg_bank|regMem[4][10]~q  & ( !\reg_bank|regMem[6][10]~q  & ( 
// (\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[5][10]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[7][10]~q )))) ) ) )

	.dataa(!\reg_bank|regMem[7][10]~q ),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(!\reg_bank|src2_out[0]~0_combout ),
	.datad(!\reg_bank|regMem[5][10]~q ),
	.datae(!\reg_bank|regMem[4][10]~q ),
	.dataf(!\reg_bank|regMem[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~0 .extended_lut = "off";
defparam \reg_bank|Mux21~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \reg_bank|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \reg_bank|Mux21~1 (
// Equation(s):
// \reg_bank|Mux21~1_combout  = ( \reg_bank|regMem[3][10]~q  & ( \reg_bank|regMem[0][10]~q  & ( ((!\decoder|Mux5~0_combout ) # (\reg_bank|regMem[1][10]~q )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][10]~q  & ( 
// \reg_bank|regMem[0][10]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout ) # (\reg_bank|regMem[1][10]~q ))) ) ) ) # ( \reg_bank|regMem[3][10]~q  & ( !\reg_bank|regMem[0][10]~q  & ( ((\decoder|Mux5~0_combout  & 
// \reg_bank|regMem[1][10]~q )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][10]~q  & ( !\reg_bank|regMem[0][10]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (\decoder|Mux5~0_combout  & \reg_bank|regMem[1][10]~q )) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(!\reg_bank|regMem[1][10]~q ),
	.datad(gnd),
	.datae(!\reg_bank|regMem[3][10]~q ),
	.dataf(!\reg_bank|regMem[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~1 .extended_lut = "off";
defparam \reg_bank|Mux21~1 .lut_mask = 64'h020257578A8ADFDF;
defparam \reg_bank|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N45
cyclonev_lcell_comb \reg_bank|Mux21~2 (
// Equation(s):
// \reg_bank|Mux21~2_combout  = ( \reg_bank|Mux21~0_combout  & ( \reg_bank|Mux21~1_combout  & ( (!\reg_bank|src2_out[0]~1_combout ) # ((\decoder|Mux3~0_combout ) # (\reg_bank|regMem[2][10]~q )) ) ) ) # ( !\reg_bank|Mux21~0_combout  & ( 
// \reg_bank|Mux21~1_combout  & ( (!\decoder|Mux3~0_combout  & ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][10]~q ))) ) ) ) # ( \reg_bank|Mux21~0_combout  & ( !\reg_bank|Mux21~1_combout  & ( ((\reg_bank|src2_out[0]~1_combout  & 
// \reg_bank|regMem[2][10]~q )) # (\decoder|Mux3~0_combout ) ) ) ) # ( !\reg_bank|Mux21~0_combout  & ( !\reg_bank|Mux21~1_combout  & ( (\reg_bank|src2_out[0]~1_combout  & (\reg_bank|regMem[2][10]~q  & !\decoder|Mux3~0_combout )) ) ) )

	.dataa(!\reg_bank|src2_out[0]~1_combout ),
	.datab(gnd),
	.datac(!\reg_bank|regMem[2][10]~q ),
	.datad(!\decoder|Mux3~0_combout ),
	.datae(!\reg_bank|Mux21~0_combout ),
	.dataf(!\reg_bank|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux21~2 .extended_lut = "off";
defparam \reg_bank|Mux21~2 .lut_mask = 64'h050005FFAF00AFFF;
defparam \reg_bank|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N46
dffeas \reg_bank|src2_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux21~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[10] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \reg_bank|Mux20~0 (
// Equation(s):
// \reg_bank|Mux20~0_combout  = ( \reg_bank|regMem[5][11]~q  & ( \reg_bank|regMem[4][11]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[6][11]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[7][11]~q )))) ) 
// ) ) # ( !\reg_bank|regMem[5][11]~q  & ( \reg_bank|regMem[4][11]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((!\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[6][11]~q )) # 
// (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[7][11]~q ))))) ) ) ) # ( \reg_bank|regMem[5][11]~q  & ( !\reg_bank|regMem[4][11]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[6][11]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[7][11]~q ))))) ) ) ) # ( !\reg_bank|regMem[5][11]~q  & ( !\reg_bank|regMem[4][11]~q  & ( (\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[6][11]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[7][11]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[6][11]~q ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(!\reg_bank|regMem[7][11]~q ),
	.datae(!\reg_bank|regMem[5][11]~q ),
	.dataf(!\reg_bank|regMem[4][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~0 .extended_lut = "off";
defparam \reg_bank|Mux20~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \reg_bank|Mux20~1 (
// Equation(s):
// \reg_bank|Mux20~1_combout  = ( \reg_bank|regMem[3][11]~q  & ( \reg_bank|regMem[1][11]~q  & ( ((\reg_bank|regMem[0][11]~q ) # (\reg_bank|src2_out[0]~0_combout )) # (\decoder|Mux5~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][11]~q  & ( 
// \reg_bank|regMem[1][11]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[0][11]~q ) # (\decoder|Mux5~0_combout ))) ) ) ) # ( \reg_bank|regMem[3][11]~q  & ( !\reg_bank|regMem[1][11]~q  & ( ((!\decoder|Mux5~0_combout  & 
// \reg_bank|regMem[0][11]~q )) # (\reg_bank|src2_out[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[3][11]~q  & ( !\reg_bank|regMem[1][11]~q  & ( (!\decoder|Mux5~0_combout  & (!\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[0][11]~q )) ) ) )

	.dataa(gnd),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(!\reg_bank|src2_out[0]~0_combout ),
	.datad(!\reg_bank|regMem[0][11]~q ),
	.datae(!\reg_bank|regMem[3][11]~q ),
	.dataf(!\reg_bank|regMem[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~1 .extended_lut = "off";
defparam \reg_bank|Mux20~1 .lut_mask = 64'h00C00FCF30F03FFF;
defparam \reg_bank|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N27
cyclonev_lcell_comb \reg_bank|Mux20~2 (
// Equation(s):
// \reg_bank|Mux20~2_combout  = ( \reg_bank|Mux20~0_combout  & ( \reg_bank|Mux20~1_combout  & ( (!\reg_bank|src2_out[0]~1_combout ) # ((\reg_bank|regMem[2][11]~q ) # (\decoder|Mux3~0_combout )) ) ) ) # ( !\reg_bank|Mux20~0_combout  & ( 
// \reg_bank|Mux20~1_combout  & ( (!\decoder|Mux3~0_combout  & ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][11]~q ))) ) ) ) # ( \reg_bank|Mux20~0_combout  & ( !\reg_bank|Mux20~1_combout  & ( ((\reg_bank|src2_out[0]~1_combout  & 
// \reg_bank|regMem[2][11]~q )) # (\decoder|Mux3~0_combout ) ) ) ) # ( !\reg_bank|Mux20~0_combout  & ( !\reg_bank|Mux20~1_combout  & ( (\reg_bank|src2_out[0]~1_combout  & (!\decoder|Mux3~0_combout  & \reg_bank|regMem[2][11]~q )) ) ) )

	.dataa(gnd),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\decoder|Mux3~0_combout ),
	.datad(!\reg_bank|regMem[2][11]~q ),
	.datae(!\reg_bank|Mux20~0_combout ),
	.dataf(!\reg_bank|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux20~2 .extended_lut = "off";
defparam \reg_bank|Mux20~2 .lut_mask = 64'h00300F3FC0F0CFFF;
defparam \reg_bank|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N28
dffeas \reg_bank|src2_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[11] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \reg_bank|Mux19~1 (
// Equation(s):
// \reg_bank|Mux19~1_combout  = ( \reg_bank|regMem[1][12]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[0][12]~q )) # (\decoder|Mux5~0_combout ))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[3][12]~q )))) ) ) # ( 
// !\reg_bank|regMem[1][12]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[0][12]~q )))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[3][12]~q )))) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\reg_bank|regMem[3][12]~q ),
	.datad(!\reg_bank|regMem[0][12]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~1 .extended_lut = "off";
defparam \reg_bank|Mux19~1 .lut_mask = 64'h038B038B47CF47CF;
defparam \reg_bank|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N3
cyclonev_lcell_comb \reg_bank|Mux19~0 (
// Equation(s):
// \reg_bank|Mux19~0_combout  = ( \reg_bank|regMem[5][12]~q  & ( \reg_bank|regMem[4][12]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][12]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][12]~q ))) ) 
// ) ) # ( !\reg_bank|regMem[5][12]~q  & ( \reg_bank|regMem[4][12]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((!\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][12]~q ))) # 
// (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][12]~q )))) ) ) ) # ( \reg_bank|regMem[5][12]~q  & ( !\reg_bank|regMem[4][12]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][12]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][12]~q )))) ) ) ) # ( !\reg_bank|regMem[5][12]~q  & ( !\reg_bank|regMem[4][12]~q  & ( (\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[6][12]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[7][12]~q )))) ) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\reg_bank|regMem[7][12]~q ),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(!\reg_bank|regMem[6][12]~q ),
	.datae(!\reg_bank|regMem[5][12]~q ),
	.dataf(!\reg_bank|regMem[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~0 .extended_lut = "off";
defparam \reg_bank|Mux19~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \reg_bank|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \reg_bank|Mux19~2 (
// Equation(s):
// \reg_bank|Mux19~2_combout  = ( \reg_bank|Mux19~1_combout  & ( \reg_bank|Mux19~0_combout  & ( ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][12]~q )) # (\decoder|Mux3~0_combout ) ) ) ) # ( !\reg_bank|Mux19~1_combout  & ( 
// \reg_bank|Mux19~0_combout  & ( ((\reg_bank|src2_out[0]~1_combout  & \reg_bank|regMem[2][12]~q )) # (\decoder|Mux3~0_combout ) ) ) ) # ( \reg_bank|Mux19~1_combout  & ( !\reg_bank|Mux19~0_combout  & ( (!\decoder|Mux3~0_combout  & 
// ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][12]~q ))) ) ) ) # ( !\reg_bank|Mux19~1_combout  & ( !\reg_bank|Mux19~0_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|src2_out[0]~1_combout  & \reg_bank|regMem[2][12]~q )) ) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\reg_bank|regMem[2][12]~q ),
	.datad(gnd),
	.datae(!\reg_bank|Mux19~1_combout ),
	.dataf(!\reg_bank|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux19~2 .extended_lut = "off";
defparam \reg_bank|Mux19~2 .lut_mask = 64'h02028A8A5757DFDF;
defparam \reg_bank|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \reg_bank|src2_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux19~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[12] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \reg_bank|Mux18~0 (
// Equation(s):
// \reg_bank|Mux18~0_combout  = ( \reg_bank|regMem[5][13]~q  & ( \reg_bank|regMem[6][13]~q  & ( (!\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout )) # (\reg_bank|regMem[4][13]~q ))) # (\decoder|Mux5~0_combout  & 
// (((!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[7][13]~q )))) ) ) ) # ( !\reg_bank|regMem[5][13]~q  & ( \reg_bank|regMem[6][13]~q  & ( (!\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout )) # (\reg_bank|regMem[4][13]~q ))) # 
// (\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[7][13]~q )))) ) ) ) # ( \reg_bank|regMem[5][13]~q  & ( !\reg_bank|regMem[6][13]~q  & ( (!\decoder|Mux5~0_combout  & (\reg_bank|regMem[4][13]~q  & 
// (!\reg_bank|src2_out[0]~0_combout ))) # (\decoder|Mux5~0_combout  & (((!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[7][13]~q )))) ) ) ) # ( !\reg_bank|regMem[5][13]~q  & ( !\reg_bank|regMem[6][13]~q  & ( (!\decoder|Mux5~0_combout  & 
// (\reg_bank|regMem[4][13]~q  & (!\reg_bank|src2_out[0]~0_combout ))) # (\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout  & \reg_bank|regMem[7][13]~q )))) ) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|regMem[4][13]~q ),
	.datac(!\reg_bank|src2_out[0]~0_combout ),
	.datad(!\reg_bank|regMem[7][13]~q ),
	.datae(!\reg_bank|regMem[5][13]~q ),
	.dataf(!\reg_bank|regMem[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~0 .extended_lut = "off";
defparam \reg_bank|Mux18~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \reg_bank|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \reg_bank|Mux18~1 (
// Equation(s):
// \reg_bank|Mux18~1_combout  = ( \reg_bank|regMem[1][13]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[0][13]~q )) # (\decoder|Mux5~0_combout ))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[3][13]~q )))) ) ) # ( 
// !\reg_bank|regMem[1][13]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (!\decoder|Mux5~0_combout  & (\reg_bank|regMem[0][13]~q ))) # (\reg_bank|src2_out[0]~0_combout  & (((\reg_bank|regMem[3][13]~q )))) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(!\reg_bank|regMem[0][13]~q ),
	.datad(!\reg_bank|regMem[3][13]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~1 .extended_lut = "off";
defparam \reg_bank|Mux18~1 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \reg_bank|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \reg_bank|Mux18~2 (
// Equation(s):
// \reg_bank|Mux18~2_combout  = ( \reg_bank|Mux18~1_combout  & ( (!\decoder|Mux3~0_combout  & ((!\reg_bank|src2_out[0]~1_combout ) # ((\reg_bank|regMem[2][13]~q )))) # (\decoder|Mux3~0_combout  & (((\reg_bank|Mux18~0_combout )))) ) ) # ( 
// !\reg_bank|Mux18~1_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|src2_out[0]~1_combout  & (\reg_bank|regMem[2][13]~q ))) # (\decoder|Mux3~0_combout  & (((\reg_bank|Mux18~0_combout )))) ) )

	.dataa(!\reg_bank|src2_out[0]~1_combout ),
	.datab(!\reg_bank|regMem[2][13]~q ),
	.datac(!\decoder|Mux3~0_combout ),
	.datad(!\reg_bank|Mux18~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux18~2 .extended_lut = "off";
defparam \reg_bank|Mux18~2 .lut_mask = 64'h101F101FB0BFB0BF;
defparam \reg_bank|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N55
dffeas \reg_bank|src2_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[13] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \reg_bank|Mux17~0 (
// Equation(s):
// \reg_bank|Mux17~0_combout  = ( \reg_bank|regMem[5][14]~q  & ( \reg_bank|regMem[4][14]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[6][14]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[7][14]~q )))) ) 
// ) ) # ( !\reg_bank|regMem[5][14]~q  & ( \reg_bank|regMem[4][14]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((!\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[6][14]~q )) # 
// (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[7][14]~q ))))) ) ) ) # ( \reg_bank|regMem[5][14]~q  & ( !\reg_bank|regMem[4][14]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & (((\decoder|Mux5~0_combout )))) # (\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[6][14]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[7][14]~q ))))) ) ) ) # ( !\reg_bank|regMem[5][14]~q  & ( !\reg_bank|regMem[4][14]~q  & ( (\reg_bank|src2_out[0]~0_combout  & 
// ((!\decoder|Mux5~0_combout  & (\reg_bank|regMem[6][14]~q )) # (\decoder|Mux5~0_combout  & ((\reg_bank|regMem[7][14]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[6][14]~q ),
	.datab(!\reg_bank|src2_out[0]~0_combout ),
	.datac(!\decoder|Mux5~0_combout ),
	.datad(!\reg_bank|regMem[7][14]~q ),
	.datae(!\reg_bank|regMem[5][14]~q ),
	.dataf(!\reg_bank|regMem[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~0 .extended_lut = "off";
defparam \reg_bank|Mux17~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_bank|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \reg_bank|Mux17~1 (
// Equation(s):
// \reg_bank|Mux17~1_combout  = ( \reg_bank|regMem[3][14]~q  & ( ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[0][14]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[1][14]~q ))) # (\reg_bank|src2_out[0]~0_combout ) ) ) # ( 
// !\reg_bank|regMem[3][14]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & ((!\decoder|Mux5~0_combout  & ((\reg_bank|regMem[0][14]~q ))) # (\decoder|Mux5~0_combout  & (\reg_bank|regMem[1][14]~q )))) ) )

	.dataa(!\reg_bank|src2_out[0]~0_combout ),
	.datab(!\decoder|Mux5~0_combout ),
	.datac(!\reg_bank|regMem[1][14]~q ),
	.datad(!\reg_bank|regMem[0][14]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~1 .extended_lut = "off";
defparam \reg_bank|Mux17~1 .lut_mask = 64'h028A028A57DF57DF;
defparam \reg_bank|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \reg_bank|Mux17~2 (
// Equation(s):
// \reg_bank|Mux17~2_combout  = ( \reg_bank|Mux17~1_combout  & ( (!\decoder|Mux3~0_combout  & (((!\reg_bank|src2_out[0]~1_combout )) # (\reg_bank|regMem[2][14]~q ))) # (\decoder|Mux3~0_combout  & (((\reg_bank|Mux17~0_combout )))) ) ) # ( 
// !\reg_bank|Mux17~1_combout  & ( (!\decoder|Mux3~0_combout  & (\reg_bank|regMem[2][14]~q  & (\reg_bank|src2_out[0]~1_combout ))) # (\decoder|Mux3~0_combout  & (((\reg_bank|Mux17~0_combout )))) ) )

	.dataa(!\decoder|Mux3~0_combout ),
	.datab(!\reg_bank|regMem[2][14]~q ),
	.datac(!\reg_bank|src2_out[0]~1_combout ),
	.datad(!\reg_bank|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux17~2 .extended_lut = "off";
defparam \reg_bank|Mux17~2 .lut_mask = 64'h02570257A2F7A2F7;
defparam \reg_bank|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N43
dffeas \reg_bank|src2_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux17~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[14] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \reg_bank|Mux16~1 (
// Equation(s):
// \reg_bank|Mux16~1_combout  = ( \reg_bank|regMem[1][15]~q  & ( \reg_bank|regMem[0][15]~q  & ( (!\reg_bank|src2_out[0]~0_combout ) # (\reg_bank|regMem[3][15]~q ) ) ) ) # ( !\reg_bank|regMem[1][15]~q  & ( \reg_bank|regMem[0][15]~q  & ( 
// (!\reg_bank|src2_out[0]~0_combout  & (!\decoder|Mux5~0_combout )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[3][15]~q ))) ) ) ) # ( \reg_bank|regMem[1][15]~q  & ( !\reg_bank|regMem[0][15]~q  & ( (!\reg_bank|src2_out[0]~0_combout  & 
// (\decoder|Mux5~0_combout )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[3][15]~q ))) ) ) ) # ( !\reg_bank|regMem[1][15]~q  & ( !\reg_bank|regMem[0][15]~q  & ( (\reg_bank|regMem[3][15]~q  & \reg_bank|src2_out[0]~0_combout ) ) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|regMem[3][15]~q ),
	.datac(gnd),
	.datad(!\reg_bank|src2_out[0]~0_combout ),
	.datae(!\reg_bank|regMem[1][15]~q ),
	.dataf(!\reg_bank|regMem[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~1 .extended_lut = "off";
defparam \reg_bank|Mux16~1 .lut_mask = 64'h00335533AA33FF33;
defparam \reg_bank|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \reg_bank|Mux16~0 (
// Equation(s):
// \reg_bank|Mux16~0_combout  = ( \reg_bank|regMem[5][15]~q  & ( \reg_bank|regMem[7][15]~q  & ( ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][15]~q )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][15]~q )))) # 
// (\decoder|Mux5~0_combout ) ) ) ) # ( !\reg_bank|regMem[5][15]~q  & ( \reg_bank|regMem[7][15]~q  & ( (!\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][15]~q )) # (\reg_bank|src2_out[0]~0_combout  & 
// ((\reg_bank|regMem[6][15]~q ))))) # (\decoder|Mux5~0_combout  & (((\reg_bank|src2_out[0]~0_combout )))) ) ) ) # ( \reg_bank|regMem[5][15]~q  & ( !\reg_bank|regMem[7][15]~q  & ( (!\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & 
// (\reg_bank|regMem[4][15]~q )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][15]~q ))))) # (\decoder|Mux5~0_combout  & (((!\reg_bank|src2_out[0]~0_combout )))) ) ) ) # ( !\reg_bank|regMem[5][15]~q  & ( !\reg_bank|regMem[7][15]~q  & ( 
// (!\decoder|Mux5~0_combout  & ((!\reg_bank|src2_out[0]~0_combout  & (\reg_bank|regMem[4][15]~q )) # (\reg_bank|src2_out[0]~0_combout  & ((\reg_bank|regMem[6][15]~q ))))) ) ) )

	.dataa(!\decoder|Mux5~0_combout ),
	.datab(!\reg_bank|regMem[4][15]~q ),
	.datac(!\reg_bank|src2_out[0]~0_combout ),
	.datad(!\reg_bank|regMem[6][15]~q ),
	.datae(!\reg_bank|regMem[5][15]~q ),
	.dataf(!\reg_bank|regMem[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~0 .extended_lut = "off";
defparam \reg_bank|Mux16~0 .lut_mask = 64'h202A707A252F757F;
defparam \reg_bank|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \reg_bank|Mux16~2 (
// Equation(s):
// \reg_bank|Mux16~2_combout  = ( \reg_bank|Mux16~1_combout  & ( \reg_bank|Mux16~0_combout  & ( ((!\reg_bank|src2_out[0]~1_combout ) # (\decoder|Mux3~0_combout )) # (\reg_bank|regMem[2][15]~q ) ) ) ) # ( !\reg_bank|Mux16~1_combout  & ( 
// \reg_bank|Mux16~0_combout  & ( ((\reg_bank|regMem[2][15]~q  & \reg_bank|src2_out[0]~1_combout )) # (\decoder|Mux3~0_combout ) ) ) ) # ( \reg_bank|Mux16~1_combout  & ( !\reg_bank|Mux16~0_combout  & ( (!\decoder|Mux3~0_combout  & 
// ((!\reg_bank|src2_out[0]~1_combout ) # (\reg_bank|regMem[2][15]~q ))) ) ) ) # ( !\reg_bank|Mux16~1_combout  & ( !\reg_bank|Mux16~0_combout  & ( (\reg_bank|regMem[2][15]~q  & (\reg_bank|src2_out[0]~1_combout  & !\decoder|Mux3~0_combout )) ) ) )

	.dataa(!\reg_bank|regMem[2][15]~q ),
	.datab(!\reg_bank|src2_out[0]~1_combout ),
	.datac(!\decoder|Mux3~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux16~1_combout ),
	.dataf(!\reg_bank|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux16~2 .extended_lut = "off";
defparam \reg_bank|Mux16~2 .lut_mask = 64'h1010D0D01F1FDFDF;
defparam \reg_bank|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \reg_bank|src2_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux16~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src2_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src2_out[15] .is_wysiwyg = "true";
defparam \reg_bank|src2_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \reg_bank|Mux47~1 (
// Equation(s):
// \reg_bank|Mux47~1_combout  = ( \instr[10]~input_o  & ( (\instr[11]~input_o  & (!\instr[13]~input_o  & (!\instr[15]~input_o  $ (!\instr[14]~input_o )))) ) )

	.dataa(!\instr[11]~input_o ),
	.datab(!\instr[15]~input_o ),
	.datac(!\instr[13]~input_o ),
	.datad(!\instr[14]~input_o ),
	.datae(gnd),
	.dataf(!\instr[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~1 .extended_lut = "off";
defparam \reg_bank|Mux47~1 .lut_mask = 64'h0000000010401040;
defparam \reg_bank|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \reg_bank|Mux47~0 (
// Equation(s):
// \reg_bank|Mux47~0_combout  = ( \reg_bank|regMem[6][0]~q  & ( \reg_bank|regMem[5][0]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((\reg_bank|regMem[4][0]~q )) # (\decoder|srcdest[1]~1_combout ))) # (\decoder|srcdest[0]~0_combout  & 
// ((!\decoder|srcdest[1]~1_combout ) # ((\reg_bank|regMem[7][0]~q )))) ) ) ) # ( !\reg_bank|regMem[6][0]~q  & ( \reg_bank|regMem[5][0]~q  & ( (!\decoder|srcdest[0]~0_combout  & (!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][0]~q )))) # 
// (\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout ) # ((\reg_bank|regMem[7][0]~q )))) ) ) ) # ( \reg_bank|regMem[6][0]~q  & ( !\reg_bank|regMem[5][0]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((\reg_bank|regMem[4][0]~q )) # 
// (\decoder|srcdest[1]~1_combout ))) # (\decoder|srcdest[0]~0_combout  & (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][0]~q ))) ) ) ) # ( !\reg_bank|regMem[6][0]~q  & ( !\reg_bank|regMem[5][0]~q  & ( (!\decoder|srcdest[0]~0_combout  & 
// (!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][0]~q )))) # (\decoder|srcdest[0]~0_combout  & (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][0]~q ))) ) ) )

	.dataa(!\decoder|srcdest[0]~0_combout ),
	.datab(!\decoder|srcdest[1]~1_combout ),
	.datac(!\reg_bank|regMem[7][0]~q ),
	.datad(!\reg_bank|regMem[4][0]~q ),
	.datae(!\reg_bank|regMem[6][0]~q ),
	.dataf(!\reg_bank|regMem[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~0 .extended_lut = "off";
defparam \reg_bank|Mux47~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \reg_bank|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \reg_bank|Mux47~2 (
// Equation(s):
// \reg_bank|Mux47~2_combout  = ( \decoder|srcdest[0]~0_combout  & ( \reg_bank|regMem[1][0]~q  & ( !\decoder|srcdest[1]~1_combout  ) ) ) # ( !\decoder|srcdest[0]~0_combout  & ( \reg_bank|regMem[1][0]~q  & ( (!\decoder|srcdest[1]~1_combout  & 
// (\reg_bank|regMem[0][0]~q )) # (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[2][0]~q ))) ) ) ) # ( !\decoder|srcdest[0]~0_combout  & ( !\reg_bank|regMem[1][0]~q  & ( (!\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[0][0]~q )) # 
// (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[2][0]~q ))) ) ) )

	.dataa(!\reg_bank|regMem[0][0]~q ),
	.datab(!\decoder|srcdest[1]~1_combout ),
	.datac(!\reg_bank|regMem[2][0]~q ),
	.datad(gnd),
	.datae(!\decoder|srcdest[0]~0_combout ),
	.dataf(!\reg_bank|regMem[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~2 .extended_lut = "off";
defparam \reg_bank|Mux47~2 .lut_mask = 64'h474700004747CCCC;
defparam \reg_bank|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \reg_bank|Mux47~3 (
// Equation(s):
// \reg_bank|Mux47~3_combout  = ( \reg_bank|Mux47~0_combout  & ( \reg_bank|Mux47~2_combout  ) ) # ( !\reg_bank|Mux47~0_combout  & ( \reg_bank|Mux47~2_combout  & ( !\decoder|srcdest[2]~2_combout  ) ) ) # ( \reg_bank|Mux47~0_combout  & ( 
// !\reg_bank|Mux47~2_combout  & ( ((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][0]~q )) # (\decoder|srcdest[2]~2_combout ) ) ) ) # ( !\reg_bank|Mux47~0_combout  & ( !\reg_bank|Mux47~2_combout  & ( (!\decoder|srcdest[2]~2_combout  & 
// (\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][0]~q )) ) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(!\reg_bank|regMem[3][0]~q ),
	.datad(gnd),
	.datae(!\reg_bank|Mux47~0_combout ),
	.dataf(!\reg_bank|Mux47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux47~3 .extended_lut = "off";
defparam \reg_bank|Mux47~3 .lut_mask = 64'h02025757AAAAFFFF;
defparam \reg_bank|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N7
dffeas \reg_bank|src3_out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux47~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[0] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \reg_bank|Mux46~0 (
// Equation(s):
// \reg_bank|Mux46~0_combout  = ( \reg_bank|regMem[4][1]~q  & ( \reg_bank|regMem[5][1]~q  & ( (!\decoder|srcdest[1]~1_combout ) # ((!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[6][1]~q ))) # (\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[7][1]~q 
// ))) ) ) ) # ( !\reg_bank|regMem[4][1]~q  & ( \reg_bank|regMem[5][1]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((\reg_bank|regMem[6][1]~q  & \decoder|srcdest[1]~1_combout )))) # (\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout )) # 
// (\reg_bank|regMem[7][1]~q ))) ) ) ) # ( \reg_bank|regMem[4][1]~q  & ( !\reg_bank|regMem[5][1]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[6][1]~q )))) # (\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[7][1]~q  & ((\decoder|srcdest[1]~1_combout )))) ) ) ) # ( !\reg_bank|regMem[4][1]~q  & ( !\reg_bank|regMem[5][1]~q  & ( (\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[6][1]~q ))) # 
// (\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[7][1]~q )))) ) ) )

	.dataa(!\decoder|srcdest[0]~0_combout ),
	.datab(!\reg_bank|regMem[7][1]~q ),
	.datac(!\reg_bank|regMem[6][1]~q ),
	.datad(!\decoder|srcdest[1]~1_combout ),
	.datae(!\reg_bank|regMem[4][1]~q ),
	.dataf(!\reg_bank|regMem[5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~0 .extended_lut = "off";
defparam \reg_bank|Mux46~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \reg_bank|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N57
cyclonev_lcell_comb \reg_bank|Mux46~1 (
// Equation(s):
// \reg_bank|Mux46~1_combout  = ( \decoder|srcdest[0]~0_combout  & ( \reg_bank|regMem[1][1]~q  & ( !\decoder|srcdest[1]~1_combout  ) ) ) # ( !\decoder|srcdest[0]~0_combout  & ( \reg_bank|regMem[1][1]~q  & ( (!\decoder|srcdest[1]~1_combout  & 
// (\reg_bank|regMem[0][1]~q )) # (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[2][1]~q ))) ) ) ) # ( !\decoder|srcdest[0]~0_combout  & ( !\reg_bank|regMem[1][1]~q  & ( (!\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[0][1]~q )) # 
// (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[2][1]~q ))) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\reg_bank|regMem[0][1]~q ),
	.datac(!\reg_bank|regMem[2][1]~q ),
	.datad(gnd),
	.datae(!\decoder|srcdest[0]~0_combout ),
	.dataf(!\reg_bank|regMem[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~1 .extended_lut = "off";
defparam \reg_bank|Mux46~1 .lut_mask = 64'h272700002727AAAA;
defparam \reg_bank|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \reg_bank|Mux46~2 (
// Equation(s):
// \reg_bank|Mux46~2_combout  = ( \reg_bank|Mux46~0_combout  & ( \reg_bank|Mux46~1_combout  ) ) # ( !\reg_bank|Mux46~0_combout  & ( \reg_bank|Mux46~1_combout  & ( !\decoder|srcdest[2]~2_combout  ) ) ) # ( \reg_bank|Mux46~0_combout  & ( 
// !\reg_bank|Mux46~1_combout  & ( ((\reg_bank|regMem[3][1]~q  & \reg_bank|Mux47~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) ) # ( !\reg_bank|Mux46~0_combout  & ( !\reg_bank|Mux46~1_combout  & ( (\reg_bank|regMem[3][1]~q  & (\reg_bank|Mux47~1_combout 
//  & !\decoder|srcdest[2]~2_combout )) ) ) )

	.dataa(!\reg_bank|regMem[3][1]~q ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(!\decoder|srcdest[2]~2_combout ),
	.datad(gnd),
	.datae(!\reg_bank|Mux46~0_combout ),
	.dataf(!\reg_bank|Mux46~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux46~2 .extended_lut = "off";
defparam \reg_bank|Mux46~2 .lut_mask = 64'h10101F1FF0F0FFFF;
defparam \reg_bank|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N56
dffeas \reg_bank|src3_out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux46~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[1] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N15
cyclonev_lcell_comb \reg_bank|Mux45~0 (
// Equation(s):
// \reg_bank|Mux45~0_combout  = ( \reg_bank|regMem[4][2]~q  & ( \reg_bank|regMem[6][2]~q  & ( (!\decoder|srcdest[0]~0_combout ) # ((!\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[5][2]~q )) # (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[7][2]~q 
// )))) ) ) ) # ( !\reg_bank|regMem[4][2]~q  & ( \reg_bank|regMem[6][2]~q  & ( (!\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[5][2]~q  & ((\decoder|srcdest[0]~0_combout )))) # (\decoder|srcdest[1]~1_combout  & (((!\decoder|srcdest[0]~0_combout ) # 
// (\reg_bank|regMem[7][2]~q )))) ) ) ) # ( \reg_bank|regMem[4][2]~q  & ( !\reg_bank|regMem[6][2]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((!\decoder|srcdest[0]~0_combout )) # (\reg_bank|regMem[5][2]~q ))) # (\decoder|srcdest[1]~1_combout  & 
// (((\reg_bank|regMem[7][2]~q  & \decoder|srcdest[0]~0_combout )))) ) ) ) # ( !\reg_bank|regMem[4][2]~q  & ( !\reg_bank|regMem[6][2]~q  & ( (\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[5][2]~q )) # 
// (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[7][2]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[5][2]~q ),
	.datab(!\decoder|srcdest[1]~1_combout ),
	.datac(!\reg_bank|regMem[7][2]~q ),
	.datad(!\decoder|srcdest[0]~0_combout ),
	.datae(!\reg_bank|regMem[4][2]~q ),
	.dataf(!\reg_bank|regMem[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~0 .extended_lut = "off";
defparam \reg_bank|Mux45~0 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_bank|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \reg_bank|Mux45~1 (
// Equation(s):
// \reg_bank|Mux45~1_combout  = ( \reg_bank|regMem[2][2]~q  & ( \reg_bank|regMem[1][2]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((\decoder|srcdest[0]~0_combout ) # (\reg_bank|regMem[0][2]~q ))) # (\decoder|srcdest[1]~1_combout  & 
// ((!\decoder|srcdest[0]~0_combout ))) ) ) ) # ( !\reg_bank|regMem[2][2]~q  & ( \reg_bank|regMem[1][2]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((\decoder|srcdest[0]~0_combout ) # (\reg_bank|regMem[0][2]~q ))) ) ) ) # ( \reg_bank|regMem[2][2]~q  & ( 
// !\reg_bank|regMem[1][2]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[0][2]~q ) # (\decoder|srcdest[1]~1_combout ))) ) ) ) # ( !\reg_bank|regMem[2][2]~q  & ( !\reg_bank|regMem[1][2]~q  & ( (!\decoder|srcdest[1]~1_combout  & 
// (\reg_bank|regMem[0][2]~q  & !\decoder|srcdest[0]~0_combout )) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\reg_bank|regMem[0][2]~q ),
	.datac(!\decoder|srcdest[0]~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|regMem[2][2]~q ),
	.dataf(!\reg_bank|regMem[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~1 .extended_lut = "off";
defparam \reg_bank|Mux45~1 .lut_mask = 64'h202070702A2A7A7A;
defparam \reg_bank|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \reg_bank|Mux45~2 (
// Equation(s):
// \reg_bank|Mux45~2_combout  = ( \reg_bank|Mux45~1_combout  & ( (!\decoder|srcdest[2]~2_combout ) # (\reg_bank|Mux45~0_combout ) ) ) # ( !\reg_bank|Mux45~1_combout  & ( (!\decoder|srcdest[2]~2_combout  & (((\reg_bank|Mux47~1_combout  & 
// \reg_bank|regMem[3][2]~q )))) # (\decoder|srcdest[2]~2_combout  & (\reg_bank|Mux45~0_combout )) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\reg_bank|Mux45~0_combout ),
	.datac(!\reg_bank|Mux47~1_combout ),
	.datad(!\reg_bank|regMem[3][2]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux45~2 .extended_lut = "off";
defparam \reg_bank|Mux45~2 .lut_mask = 64'h111B111BBBBBBBBB;
defparam \reg_bank|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N7
dffeas \reg_bank|src3_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux45~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[2] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N21
cyclonev_lcell_comb \reg_bank|Mux44~0 (
// Equation(s):
// \reg_bank|Mux44~0_combout  = ( \reg_bank|regMem[6][3]~q  & ( \reg_bank|regMem[4][3]~q  & ( (!\decoder|srcdest[0]~0_combout ) # ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[5][3]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][3]~q 
// ))) ) ) ) # ( !\reg_bank|regMem[6][3]~q  & ( \reg_bank|regMem[4][3]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout )))) # (\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[5][3]~q ))) # 
// (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][3]~q )))) ) ) ) # ( \reg_bank|regMem[6][3]~q  & ( !\reg_bank|regMem[4][3]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((\decoder|srcdest[1]~1_combout )))) # (\decoder|srcdest[0]~0_combout  & 
// ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[5][3]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][3]~q )))) ) ) ) # ( !\reg_bank|regMem[6][3]~q  & ( !\reg_bank|regMem[4][3]~q  & ( (\decoder|srcdest[0]~0_combout  & 
// ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[5][3]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][3]~q )))) ) ) )

	.dataa(!\reg_bank|regMem[7][3]~q ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\decoder|srcdest[1]~1_combout ),
	.datad(!\reg_bank|regMem[5][3]~q ),
	.datae(!\reg_bank|regMem[6][3]~q ),
	.dataf(!\reg_bank|regMem[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~0 .extended_lut = "off";
defparam \reg_bank|Mux44~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_bank|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \reg_bank|Mux44~1 (
// Equation(s):
// \reg_bank|Mux44~1_combout  = ( \reg_bank|regMem[1][3]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((\reg_bank|regMem[0][3]~q )) # (\decoder|srcdest[0]~0_combout ))) # (\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[2][3]~q ))) ) ) # ( !\reg_bank|regMem[1][3]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[0][3]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[2][3]~q )))) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[2][3]~q ),
	.datad(!\reg_bank|regMem[0][3]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~1 .extended_lut = "off";
defparam \reg_bank|Mux44~1 .lut_mask = 64'h048C048C26AE26AE;
defparam \reg_bank|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \reg_bank|Mux44~2 (
// Equation(s):
// \reg_bank|Mux44~2_combout  = ( \reg_bank|Mux44~1_combout  & ( (!\decoder|srcdest[2]~2_combout ) # (\reg_bank|Mux44~0_combout ) ) ) # ( !\reg_bank|Mux44~1_combout  & ( (!\decoder|srcdest[2]~2_combout  & (\reg_bank|regMem[3][3]~q  & 
// (\reg_bank|Mux47~1_combout ))) # (\decoder|srcdest[2]~2_combout  & (((\reg_bank|Mux44~0_combout )))) ) )

	.dataa(!\reg_bank|regMem[3][3]~q ),
	.datab(!\decoder|srcdest[2]~2_combout ),
	.datac(!\reg_bank|Mux47~1_combout ),
	.datad(!\reg_bank|Mux44~0_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux44~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux44~2 .extended_lut = "off";
defparam \reg_bank|Mux44~2 .lut_mask = 64'h04370437CCFFCCFF;
defparam \reg_bank|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N49
dffeas \reg_bank|src3_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux44~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[3] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N39
cyclonev_lcell_comb \reg_bank|Mux43~0 (
// Equation(s):
// \reg_bank|Mux43~0_combout  = ( \reg_bank|regMem[6][4]~q  & ( \reg_bank|regMem[4][4]~q  & ( (!\decoder|srcdest[0]~0_combout ) # ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[5][4]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][4]~q 
// ))) ) ) ) # ( !\reg_bank|regMem[6][4]~q  & ( \reg_bank|regMem[4][4]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout )))) # (\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[5][4]~q ))) # 
// (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][4]~q )))) ) ) ) # ( \reg_bank|regMem[6][4]~q  & ( !\reg_bank|regMem[4][4]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((\decoder|srcdest[1]~1_combout )))) # (\decoder|srcdest[0]~0_combout  & 
// ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[5][4]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][4]~q )))) ) ) ) # ( !\reg_bank|regMem[6][4]~q  & ( !\reg_bank|regMem[4][4]~q  & ( (\decoder|srcdest[0]~0_combout  & 
// ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[5][4]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][4]~q )))) ) ) )

	.dataa(!\reg_bank|regMem[7][4]~q ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\decoder|srcdest[1]~1_combout ),
	.datad(!\reg_bank|regMem[5][4]~q ),
	.datae(!\reg_bank|regMem[6][4]~q ),
	.dataf(!\reg_bank|regMem[4][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~0 .extended_lut = "off";
defparam \reg_bank|Mux43~0 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \reg_bank|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \reg_bank|Mux43~1 (
// Equation(s):
// \reg_bank|Mux43~1_combout  = ( \reg_bank|regMem[1][4]~q  & ( \reg_bank|regMem[0][4]~q  & ( (!\decoder|srcdest[1]~1_combout ) # ((!\decoder|srcdest[0]~0_combout  & \reg_bank|regMem[2][4]~q )) ) ) ) # ( !\reg_bank|regMem[1][4]~q  & ( 
// \reg_bank|regMem[0][4]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[2][4]~q ))) ) ) ) # ( \reg_bank|regMem[1][4]~q  & ( !\reg_bank|regMem[0][4]~q  & ( (!\decoder|srcdest[0]~0_combout  & 
// (\decoder|srcdest[1]~1_combout  & \reg_bank|regMem[2][4]~q )) # (\decoder|srcdest[0]~0_combout  & (!\decoder|srcdest[1]~1_combout )) ) ) ) # ( !\reg_bank|regMem[1][4]~q  & ( !\reg_bank|regMem[0][4]~q  & ( (!\decoder|srcdest[0]~0_combout  & 
// (\decoder|srcdest[1]~1_combout  & \reg_bank|regMem[2][4]~q )) ) ) )

	.dataa(gnd),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\decoder|srcdest[1]~1_combout ),
	.datad(!\reg_bank|regMem[2][4]~q ),
	.datae(!\reg_bank|regMem[1][4]~q ),
	.dataf(!\reg_bank|regMem[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~1 .extended_lut = "off";
defparam \reg_bank|Mux43~1 .lut_mask = 64'h000C303CC0CCF0FC;
defparam \reg_bank|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \reg_bank|Mux43~2 (
// Equation(s):
// \reg_bank|Mux43~2_combout  = ( \reg_bank|Mux43~1_combout  & ( (!\decoder|srcdest[2]~2_combout ) # (\reg_bank|Mux43~0_combout ) ) ) # ( !\reg_bank|Mux43~1_combout  & ( (!\decoder|srcdest[2]~2_combout  & (\reg_bank|regMem[3][4]~q  & 
// ((\reg_bank|Mux47~1_combout )))) # (\decoder|srcdest[2]~2_combout  & (((\reg_bank|Mux43~0_combout )))) ) )

	.dataa(!\reg_bank|regMem[3][4]~q ),
	.datab(!\reg_bank|Mux43~0_combout ),
	.datac(!\reg_bank|Mux47~1_combout ),
	.datad(!\decoder|srcdest[2]~2_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux43~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux43~2 .extended_lut = "off";
defparam \reg_bank|Mux43~2 .lut_mask = 64'h05330533FF33FF33;
defparam \reg_bank|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N31
dffeas \reg_bank|src3_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux43~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[4] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \reg_bank|Mux42~1 (
// Equation(s):
// \reg_bank|Mux42~1_combout  = ( \reg_bank|regMem[2][5]~q  & ( \reg_bank|regMem[1][5]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[0][5]~q ))) # (\decoder|srcdest[0]~0_combout  & 
// ((!\decoder|srcdest[1]~1_combout ))) ) ) ) # ( !\reg_bank|regMem[2][5]~q  & ( \reg_bank|regMem[1][5]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[0][5]~q ) # (\decoder|srcdest[0]~0_combout ))) ) ) ) # ( \reg_bank|regMem[2][5]~q  & ( 
// !\reg_bank|regMem[1][5]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[0][5]~q ))) ) ) ) # ( !\reg_bank|regMem[2][5]~q  & ( !\reg_bank|regMem[1][5]~q  & ( (!\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[0][5]~q  & !\decoder|srcdest[1]~1_combout )) ) ) )

	.dataa(!\decoder|srcdest[0]~0_combout ),
	.datab(gnd),
	.datac(!\reg_bank|regMem[0][5]~q ),
	.datad(!\decoder|srcdest[1]~1_combout ),
	.datae(!\reg_bank|regMem[2][5]~q ),
	.dataf(!\reg_bank|regMem[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~1 .extended_lut = "off";
defparam \reg_bank|Mux42~1 .lut_mask = 64'h0A000AAA5F005FAA;
defparam \reg_bank|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \reg_bank|Mux42~0 (
// Equation(s):
// \reg_bank|Mux42~0_combout  = ( \decoder|srcdest[0]~0_combout  & ( \reg_bank|regMem[5][5]~q  & ( (!\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[7][5]~q ) ) ) ) # ( !\decoder|srcdest[0]~0_combout  & ( \reg_bank|regMem[5][5]~q  & ( 
// (!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][5]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[6][5]~q )) ) ) ) # ( \decoder|srcdest[0]~0_combout  & ( !\reg_bank|regMem[5][5]~q  & ( (\decoder|srcdest[1]~1_combout  & 
// \reg_bank|regMem[7][5]~q ) ) ) ) # ( !\decoder|srcdest[0]~0_combout  & ( !\reg_bank|regMem[5][5]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][5]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[6][5]~q )) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\reg_bank|regMem[6][5]~q ),
	.datac(!\reg_bank|regMem[7][5]~q ),
	.datad(!\reg_bank|regMem[4][5]~q ),
	.datae(!\decoder|srcdest[0]~0_combout ),
	.dataf(!\reg_bank|regMem[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~0 .extended_lut = "off";
defparam \reg_bank|Mux42~0 .lut_mask = 64'h11BB050511BBAFAF;
defparam \reg_bank|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \reg_bank|Mux42~2 (
// Equation(s):
// \reg_bank|Mux42~2_combout  = ( \reg_bank|Mux42~1_combout  & ( \reg_bank|Mux42~0_combout  ) ) # ( !\reg_bank|Mux42~1_combout  & ( \reg_bank|Mux42~0_combout  & ( ((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][5]~q )) # (\decoder|srcdest[2]~2_combout ) ) 
// ) ) # ( \reg_bank|Mux42~1_combout  & ( !\reg_bank|Mux42~0_combout  & ( !\decoder|srcdest[2]~2_combout  ) ) ) # ( !\reg_bank|Mux42~1_combout  & ( !\reg_bank|Mux42~0_combout  & ( (!\decoder|srcdest[2]~2_combout  & (\reg_bank|Mux47~1_combout  & 
// \reg_bank|regMem[3][5]~q )) ) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(!\reg_bank|regMem[3][5]~q ),
	.datad(gnd),
	.datae(!\reg_bank|Mux42~1_combout ),
	.dataf(!\reg_bank|Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux42~2 .extended_lut = "off";
defparam \reg_bank|Mux42~2 .lut_mask = 64'h0202AAAA5757FFFF;
defparam \reg_bank|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \reg_bank|src3_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux42~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[5] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \reg_bank|Mux41~1 (
// Equation(s):
// \reg_bank|Mux41~1_combout  = ( \decoder|srcdest[1]~1_combout  & ( \reg_bank|regMem[1][6]~q  & ( (!\decoder|srcdest[0]~0_combout  & \reg_bank|regMem[2][6]~q ) ) ) ) # ( !\decoder|srcdest[1]~1_combout  & ( \reg_bank|regMem[1][6]~q  & ( 
// (\decoder|srcdest[0]~0_combout ) # (\reg_bank|regMem[0][6]~q ) ) ) ) # ( \decoder|srcdest[1]~1_combout  & ( !\reg_bank|regMem[1][6]~q  & ( (!\decoder|srcdest[0]~0_combout  & \reg_bank|regMem[2][6]~q ) ) ) ) # ( !\decoder|srcdest[1]~1_combout  & ( 
// !\reg_bank|regMem[1][6]~q  & ( (\reg_bank|regMem[0][6]~q  & !\decoder|srcdest[0]~0_combout ) ) ) )

	.dataa(!\reg_bank|regMem[0][6]~q ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[2][6]~q ),
	.datad(gnd),
	.datae(!\decoder|srcdest[1]~1_combout ),
	.dataf(!\reg_bank|regMem[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~1 .extended_lut = "off";
defparam \reg_bank|Mux41~1 .lut_mask = 64'h44440C0C77770C0C;
defparam \reg_bank|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N15
cyclonev_lcell_comb \reg_bank|Mux41~0 (
// Equation(s):
// \reg_bank|Mux41~0_combout  = ( \decoder|srcdest[0]~0_combout  & ( \reg_bank|regMem[5][6]~q  & ( (!\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[7][6]~q ) ) ) ) # ( !\decoder|srcdest[0]~0_combout  & ( \reg_bank|regMem[5][6]~q  & ( 
// (!\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[4][6]~q )) # (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[6][6]~q ))) ) ) ) # ( \decoder|srcdest[0]~0_combout  & ( !\reg_bank|regMem[5][6]~q  & ( (\decoder|srcdest[1]~1_combout  & 
// \reg_bank|regMem[7][6]~q ) ) ) ) # ( !\decoder|srcdest[0]~0_combout  & ( !\reg_bank|regMem[5][6]~q  & ( (!\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[4][6]~q )) # (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[6][6]~q ))) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\reg_bank|regMem[7][6]~q ),
	.datac(!\reg_bank|regMem[4][6]~q ),
	.datad(!\reg_bank|regMem[6][6]~q ),
	.datae(!\decoder|srcdest[0]~0_combout ),
	.dataf(!\reg_bank|regMem[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~0 .extended_lut = "off";
defparam \reg_bank|Mux41~0 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \reg_bank|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \reg_bank|Mux41~2 (
// Equation(s):
// \reg_bank|Mux41~2_combout  = ( \reg_bank|Mux41~0_combout  & ( (((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][6]~q )) # (\reg_bank|Mux41~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) # ( !\reg_bank|Mux41~0_combout  & ( 
// (!\decoder|srcdest[2]~2_combout  & (((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][6]~q )) # (\reg_bank|Mux41~1_combout ))) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(!\reg_bank|regMem[3][6]~q ),
	.datad(!\reg_bank|Mux41~1_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux41~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux41~2 .extended_lut = "off";
defparam \reg_bank|Mux41~2 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \reg_bank|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N34
dffeas \reg_bank|src3_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux41~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[6] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \reg_bank|Mux40~1 (
// Equation(s):
// \reg_bank|Mux40~1_combout  = ( \reg_bank|regMem[1][7]~q  & ( \reg_bank|regMem[2][7]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((\decoder|srcdest[0]~0_combout ) # (\reg_bank|regMem[0][7]~q ))) # (\decoder|srcdest[1]~1_combout  & 
// ((!\decoder|srcdest[0]~0_combout ))) ) ) ) # ( !\reg_bank|regMem[1][7]~q  & ( \reg_bank|regMem[2][7]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[0][7]~q ))) ) ) ) # ( \reg_bank|regMem[1][7]~q  & ( 
// !\reg_bank|regMem[2][7]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((\decoder|srcdest[0]~0_combout ) # (\reg_bank|regMem[0][7]~q ))) ) ) ) # ( !\reg_bank|regMem[1][7]~q  & ( !\reg_bank|regMem[2][7]~q  & ( (\reg_bank|regMem[0][7]~q  & 
// (!\decoder|srcdest[1]~1_combout  & !\decoder|srcdest[0]~0_combout )) ) ) )

	.dataa(!\reg_bank|regMem[0][7]~q ),
	.datab(!\decoder|srcdest[1]~1_combout ),
	.datac(!\decoder|srcdest[0]~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|regMem[1][7]~q ),
	.dataf(!\reg_bank|regMem[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~1 .extended_lut = "off";
defparam \reg_bank|Mux40~1 .lut_mask = 64'h40404C4C70707C7C;
defparam \reg_bank|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N9
cyclonev_lcell_comb \reg_bank|Mux40~0 (
// Equation(s):
// \reg_bank|Mux40~0_combout  = ( \reg_bank|regMem[4][7]~q  & ( \reg_bank|regMem[5][7]~q  & ( (!\decoder|srcdest[1]~1_combout ) # ((!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[6][7]~q )) # (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[7][7]~q 
// )))) ) ) ) # ( !\reg_bank|regMem[4][7]~q  & ( \reg_bank|regMem[5][7]~q  & ( (!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[6][7]~q  & ((\decoder|srcdest[1]~1_combout )))) # (\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout ) # 
// (\reg_bank|regMem[7][7]~q )))) ) ) ) # ( \reg_bank|regMem[4][7]~q  & ( !\reg_bank|regMem[5][7]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout )) # (\reg_bank|regMem[6][7]~q ))) # (\decoder|srcdest[0]~0_combout  & 
// (((\reg_bank|regMem[7][7]~q  & \decoder|srcdest[1]~1_combout )))) ) ) ) # ( !\reg_bank|regMem[4][7]~q  & ( !\reg_bank|regMem[5][7]~q  & ( (\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[6][7]~q )) # 
// (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[7][7]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[6][7]~q ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[7][7]~q ),
	.datad(!\decoder|srcdest[1]~1_combout ),
	.datae(!\reg_bank|regMem[4][7]~q ),
	.dataf(!\reg_bank|regMem[5][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~0 .extended_lut = "off";
defparam \reg_bank|Mux40~0 .lut_mask = 64'h0047CC473347FF47;
defparam \reg_bank|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \reg_bank|Mux40~2 (
// Equation(s):
// \reg_bank|Mux40~2_combout  = ( \reg_bank|regMem[3][7]~q  & ( \reg_bank|Mux40~0_combout  & ( ((\reg_bank|Mux40~1_combout ) # (\reg_bank|Mux47~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) ) # ( !\reg_bank|regMem[3][7]~q  & ( \reg_bank|Mux40~0_combout 
//  & ( (\reg_bank|Mux40~1_combout ) # (\decoder|srcdest[2]~2_combout ) ) ) ) # ( \reg_bank|regMem[3][7]~q  & ( !\reg_bank|Mux40~0_combout  & ( (!\decoder|srcdest[2]~2_combout  & ((\reg_bank|Mux40~1_combout ) # (\reg_bank|Mux47~1_combout ))) ) ) ) # ( 
// !\reg_bank|regMem[3][7]~q  & ( !\reg_bank|Mux40~0_combout  & ( (!\decoder|srcdest[2]~2_combout  & \reg_bank|Mux40~1_combout ) ) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(!\reg_bank|Mux40~1_combout ),
	.datad(gnd),
	.datae(!\reg_bank|regMem[3][7]~q ),
	.dataf(!\reg_bank|Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux40~2 .extended_lut = "off";
defparam \reg_bank|Mux40~2 .lut_mask = 64'h0A0A2A2A5F5F7F7F;
defparam \reg_bank|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N37
dffeas \reg_bank|src3_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux40~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[7] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \reg_bank|Mux39~1 (
// Equation(s):
// \reg_bank|Mux39~1_combout  = ( \reg_bank|regMem[2][8]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[0][8]~q )))) # (\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[1][8]~q  & 
// ((!\decoder|srcdest[1]~1_combout )))) ) ) # ( !\reg_bank|regMem[2][8]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[0][8]~q ))) # (\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[1][8]~q )))) ) )

	.dataa(!\reg_bank|regMem[1][8]~q ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[0][8]~q ),
	.datad(!\decoder|srcdest[1]~1_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~1 .extended_lut = "off";
defparam \reg_bank|Mux39~1 .lut_mask = 64'h1D001D001DCC1DCC;
defparam \reg_bank|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \reg_bank|Mux39~0 (
// Equation(s):
// \reg_bank|Mux39~0_combout  = ( \reg_bank|regMem[7][8]~q  & ( \reg_bank|regMem[5][8]~q  & ( ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][8]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[6][8]~q ))) # 
// (\decoder|srcdest[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[7][8]~q  & ( \reg_bank|regMem[5][8]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][8]~q ))) # (\decoder|srcdest[1]~1_combout  & 
// (\reg_bank|regMem[6][8]~q )))) # (\decoder|srcdest[0]~0_combout  & (!\decoder|srcdest[1]~1_combout )) ) ) ) # ( \reg_bank|regMem[7][8]~q  & ( !\reg_bank|regMem[5][8]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & 
// ((\reg_bank|regMem[4][8]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[6][8]~q )))) # (\decoder|srcdest[0]~0_combout  & (\decoder|srcdest[1]~1_combout )) ) ) ) # ( !\reg_bank|regMem[7][8]~q  & ( !\reg_bank|regMem[5][8]~q  & ( 
// (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][8]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[6][8]~q )))) ) ) )

	.dataa(!\decoder|srcdest[0]~0_combout ),
	.datab(!\decoder|srcdest[1]~1_combout ),
	.datac(!\reg_bank|regMem[6][8]~q ),
	.datad(!\reg_bank|regMem[4][8]~q ),
	.datae(!\reg_bank|regMem[7][8]~q ),
	.dataf(!\reg_bank|regMem[5][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~0 .extended_lut = "off";
defparam \reg_bank|Mux39~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_bank|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \reg_bank|Mux39~2 (
// Equation(s):
// \reg_bank|Mux39~2_combout  = ( \reg_bank|Mux39~1_combout  & ( \reg_bank|Mux39~0_combout  ) ) # ( !\reg_bank|Mux39~1_combout  & ( \reg_bank|Mux39~0_combout  & ( ((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][8]~q )) # (\decoder|srcdest[2]~2_combout ) ) 
// ) ) # ( \reg_bank|Mux39~1_combout  & ( !\reg_bank|Mux39~0_combout  & ( !\decoder|srcdest[2]~2_combout  ) ) ) # ( !\reg_bank|Mux39~1_combout  & ( !\reg_bank|Mux39~0_combout  & ( (\reg_bank|Mux47~1_combout  & (!\decoder|srcdest[2]~2_combout  & 
// \reg_bank|regMem[3][8]~q )) ) ) )

	.dataa(!\reg_bank|Mux47~1_combout ),
	.datab(!\decoder|srcdest[2]~2_combout ),
	.datac(gnd),
	.datad(!\reg_bank|regMem[3][8]~q ),
	.datae(!\reg_bank|Mux39~1_combout ),
	.dataf(!\reg_bank|Mux39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux39~2 .extended_lut = "off";
defparam \reg_bank|Mux39~2 .lut_mask = 64'h0044CCCC3377FFFF;
defparam \reg_bank|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N19
dffeas \reg_bank|src3_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux39~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[8] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \reg_bank|Mux38~1 (
// Equation(s):
// \reg_bank|Mux38~1_combout  = ( \reg_bank|regMem[2][9]~q  & ( \reg_bank|regMem[1][9]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[0][9]~q ) # (\decoder|srcdest[1]~1_combout ))) # (\decoder|srcdest[0]~0_combout  & 
// (!\decoder|srcdest[1]~1_combout )) ) ) ) # ( !\reg_bank|regMem[2][9]~q  & ( \reg_bank|regMem[1][9]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[0][9]~q ) # (\decoder|srcdest[0]~0_combout ))) ) ) ) # ( \reg_bank|regMem[2][9]~q  & ( 
// !\reg_bank|regMem[1][9]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[0][9]~q ) # (\decoder|srcdest[1]~1_combout ))) ) ) ) # ( !\reg_bank|regMem[2][9]~q  & ( !\reg_bank|regMem[1][9]~q  & ( (!\decoder|srcdest[0]~0_combout  & 
// (!\decoder|srcdest[1]~1_combout  & \reg_bank|regMem[0][9]~q )) ) ) )

	.dataa(gnd),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\decoder|srcdest[1]~1_combout ),
	.datad(!\reg_bank|regMem[0][9]~q ),
	.datae(!\reg_bank|regMem[2][9]~q ),
	.dataf(!\reg_bank|regMem[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~1 .extended_lut = "off";
defparam \reg_bank|Mux38~1 .lut_mask = 64'h00C00CCC30F03CFC;
defparam \reg_bank|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \reg_bank|Mux38~0 (
// Equation(s):
// \reg_bank|Mux38~0_combout  = ( \reg_bank|regMem[6][9]~q  & ( \reg_bank|regMem[5][9]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((\decoder|srcdest[1]~1_combout )) # (\reg_bank|regMem[4][9]~q ))) # (\decoder|srcdest[0]~0_combout  & 
// (((!\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[7][9]~q )))) ) ) ) # ( !\reg_bank|regMem[6][9]~q  & ( \reg_bank|regMem[5][9]~q  & ( (!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[4][9]~q  & ((!\decoder|srcdest[1]~1_combout )))) # 
// (\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[7][9]~q )))) ) ) ) # ( \reg_bank|regMem[6][9]~q  & ( !\reg_bank|regMem[5][9]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((\decoder|srcdest[1]~1_combout )) # 
// (\reg_bank|regMem[4][9]~q ))) # (\decoder|srcdest[0]~0_combout  & (((\reg_bank|regMem[7][9]~q  & \decoder|srcdest[1]~1_combout )))) ) ) ) # ( !\reg_bank|regMem[6][9]~q  & ( !\reg_bank|regMem[5][9]~q  & ( (!\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[4][9]~q  & ((!\decoder|srcdest[1]~1_combout )))) # (\decoder|srcdest[0]~0_combout  & (((\reg_bank|regMem[7][9]~q  & \decoder|srcdest[1]~1_combout )))) ) ) )

	.dataa(!\decoder|srcdest[0]~0_combout ),
	.datab(!\reg_bank|regMem[4][9]~q ),
	.datac(!\reg_bank|regMem[7][9]~q ),
	.datad(!\decoder|srcdest[1]~1_combout ),
	.datae(!\reg_bank|regMem[6][9]~q ),
	.dataf(!\reg_bank|regMem[5][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~0 .extended_lut = "off";
defparam \reg_bank|Mux38~0 .lut_mask = 64'h220522AF770577AF;
defparam \reg_bank|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \reg_bank|Mux38~2 (
// Equation(s):
// \reg_bank|Mux38~2_combout  = ( \reg_bank|Mux38~0_combout  & ( (((\reg_bank|regMem[3][9]~q  & \reg_bank|Mux47~1_combout )) # (\reg_bank|Mux38~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) # ( !\reg_bank|Mux38~0_combout  & ( 
// (!\decoder|srcdest[2]~2_combout  & (((\reg_bank|regMem[3][9]~q  & \reg_bank|Mux47~1_combout )) # (\reg_bank|Mux38~1_combout ))) ) )

	.dataa(!\reg_bank|regMem[3][9]~q ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(!\decoder|srcdest[2]~2_combout ),
	.datad(!\reg_bank|Mux38~1_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux38~2 .extended_lut = "off";
defparam \reg_bank|Mux38~2 .lut_mask = 64'h10F010F01FFF1FFF;
defparam \reg_bank|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \reg_bank|src3_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[9] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \reg_bank|Mux37~0 (
// Equation(s):
// \reg_bank|Mux37~0_combout  = ( \reg_bank|regMem[5][10]~q  & ( \reg_bank|regMem[7][10]~q  & ( ((!\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[4][10]~q )) # (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[6][10]~q )))) # 
// (\decoder|srcdest[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[5][10]~q  & ( \reg_bank|regMem[7][10]~q  & ( (!\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[4][10]~q ))) # (\decoder|srcdest[1]~1_combout  & 
// (((\reg_bank|regMem[6][10]~q )) # (\decoder|srcdest[0]~0_combout ))) ) ) ) # ( \reg_bank|regMem[5][10]~q  & ( !\reg_bank|regMem[7][10]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((\reg_bank|regMem[4][10]~q )) # (\decoder|srcdest[0]~0_combout ))) # 
// (\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[6][10]~q )))) ) ) ) # ( !\reg_bank|regMem[5][10]~q  & ( !\reg_bank|regMem[7][10]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & 
// (\reg_bank|regMem[4][10]~q )) # (\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[6][10]~q ))))) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[4][10]~q ),
	.datad(!\reg_bank|regMem[6][10]~q ),
	.datae(!\reg_bank|regMem[5][10]~q ),
	.dataf(!\reg_bank|regMem[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~0 .extended_lut = "off";
defparam \reg_bank|Mux37~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_bank|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \reg_bank|Mux37~1 (
// Equation(s):
// \reg_bank|Mux37~1_combout  = ( \reg_bank|regMem[2][10]~q  & ( \reg_bank|regMem[0][10]~q  & ( (!\decoder|srcdest[0]~0_combout ) # ((!\decoder|srcdest[1]~1_combout  & \reg_bank|regMem[1][10]~q )) ) ) ) # ( !\reg_bank|regMem[2][10]~q  & ( 
// \reg_bank|regMem[0][10]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout ) # (\reg_bank|regMem[1][10]~q ))) ) ) ) # ( \reg_bank|regMem[2][10]~q  & ( !\reg_bank|regMem[0][10]~q  & ( (!\decoder|srcdest[1]~1_combout  & 
// (\reg_bank|regMem[1][10]~q  & \decoder|srcdest[0]~0_combout )) # (\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout ))) ) ) ) # ( !\reg_bank|regMem[2][10]~q  & ( !\reg_bank|regMem[0][10]~q  & ( (!\decoder|srcdest[1]~1_combout  & 
// (\reg_bank|regMem[1][10]~q  & \decoder|srcdest[0]~0_combout )) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\reg_bank|regMem[1][10]~q ),
	.datac(!\decoder|srcdest[0]~0_combout ),
	.datad(gnd),
	.datae(!\reg_bank|regMem[2][10]~q ),
	.dataf(!\reg_bank|regMem[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~1 .extended_lut = "off";
defparam \reg_bank|Mux37~1 .lut_mask = 64'h02025252A2A2F2F2;
defparam \reg_bank|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \reg_bank|Mux37~2 (
// Equation(s):
// \reg_bank|Mux37~2_combout  = ( \reg_bank|Mux37~0_combout  & ( \reg_bank|Mux37~1_combout  ) ) # ( !\reg_bank|Mux37~0_combout  & ( \reg_bank|Mux37~1_combout  & ( !\decoder|srcdest[2]~2_combout  ) ) ) # ( \reg_bank|Mux37~0_combout  & ( 
// !\reg_bank|Mux37~1_combout  & ( ((\reg_bank|regMem[3][10]~q  & \reg_bank|Mux47~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) ) # ( !\reg_bank|Mux37~0_combout  & ( !\reg_bank|Mux37~1_combout  & ( (\reg_bank|regMem[3][10]~q  & 
// (\reg_bank|Mux47~1_combout  & !\decoder|srcdest[2]~2_combout )) ) ) )

	.dataa(!\reg_bank|regMem[3][10]~q ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(gnd),
	.datad(!\decoder|srcdest[2]~2_combout ),
	.datae(!\reg_bank|Mux37~0_combout ),
	.dataf(!\reg_bank|Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux37~2 .extended_lut = "off";
defparam \reg_bank|Mux37~2 .lut_mask = 64'h110011FFFF00FFFF;
defparam \reg_bank|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N19
dffeas \reg_bank|src3_out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux37~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[10] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \reg_bank|Mux36~0 (
// Equation(s):
// \reg_bank|Mux36~0_combout  = ( \reg_bank|regMem[6][11]~q  & ( \reg_bank|regMem[5][11]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((\reg_bank|regMem[4][11]~q )) # (\decoder|srcdest[0]~0_combout ))) # (\decoder|srcdest[1]~1_combout  & 
// ((!\decoder|srcdest[0]~0_combout ) # ((\reg_bank|regMem[7][11]~q )))) ) ) ) # ( !\reg_bank|regMem[6][11]~q  & ( \reg_bank|regMem[5][11]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((\reg_bank|regMem[4][11]~q )) # (\decoder|srcdest[0]~0_combout ))) # 
// (\decoder|srcdest[1]~1_combout  & (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[7][11]~q )))) ) ) ) # ( \reg_bank|regMem[6][11]~q  & ( !\reg_bank|regMem[5][11]~q  & ( (!\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[4][11]~q ))) # (\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout ) # ((\reg_bank|regMem[7][11]~q )))) ) ) ) # ( !\reg_bank|regMem[6][11]~q  & ( !\reg_bank|regMem[5][11]~q  & ( (!\decoder|srcdest[1]~1_combout  & 
// (!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[4][11]~q ))) # (\decoder|srcdest[1]~1_combout  & (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[7][11]~q )))) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[4][11]~q ),
	.datad(!\reg_bank|regMem[7][11]~q ),
	.datae(!\reg_bank|regMem[6][11]~q ),
	.dataf(!\reg_bank|regMem[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~0 .extended_lut = "off";
defparam \reg_bank|Mux36~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_bank|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \reg_bank|Mux36~1 (
// Equation(s):
// \reg_bank|Mux36~1_combout  = ( \reg_bank|regMem[1][11]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((\reg_bank|regMem[0][11]~q )) # (\decoder|srcdest[0]~0_combout ))) # (\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[2][11]~q ))) ) ) # ( !\reg_bank|regMem[1][11]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[0][11]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[2][11]~q )))) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[2][11]~q ),
	.datad(!\reg_bank|regMem[0][11]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[1][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~1 .extended_lut = "off";
defparam \reg_bank|Mux36~1 .lut_mask = 64'h048C048C26AE26AE;
defparam \reg_bank|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \reg_bank|Mux36~2 (
// Equation(s):
// \reg_bank|Mux36~2_combout  = ( \reg_bank|Mux36~0_combout  & ( \reg_bank|Mux36~1_combout  ) ) # ( !\reg_bank|Mux36~0_combout  & ( \reg_bank|Mux36~1_combout  & ( !\decoder|srcdest[2]~2_combout  ) ) ) # ( \reg_bank|Mux36~0_combout  & ( 
// !\reg_bank|Mux36~1_combout  & ( ((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][11]~q )) # (\decoder|srcdest[2]~2_combout ) ) ) ) # ( !\reg_bank|Mux36~0_combout  & ( !\reg_bank|Mux36~1_combout  & ( (!\decoder|srcdest[2]~2_combout  & 
// (\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][11]~q )) ) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(!\reg_bank|regMem[3][11]~q ),
	.datad(gnd),
	.datae(!\reg_bank|Mux36~0_combout ),
	.dataf(!\reg_bank|Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux36~2 .extended_lut = "off";
defparam \reg_bank|Mux36~2 .lut_mask = 64'h02025757AAAAFFFF;
defparam \reg_bank|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \reg_bank|src3_out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux36~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[11] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N21
cyclonev_lcell_comb \reg_bank|Mux35~0 (
// Equation(s):
// \reg_bank|Mux35~0_combout  = ( \reg_bank|regMem[6][12]~q  & ( \reg_bank|regMem[7][12]~q  & ( ((!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[4][12]~q )) # (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[5][12]~q )))) # 
// (\decoder|srcdest[1]~1_combout ) ) ) ) # ( !\reg_bank|regMem[6][12]~q  & ( \reg_bank|regMem[7][12]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[4][12]~q )) # (\decoder|srcdest[0]~0_combout  & 
// ((\reg_bank|regMem[5][12]~q ))))) # (\decoder|srcdest[1]~1_combout  & (((\decoder|srcdest[0]~0_combout )))) ) ) ) # ( \reg_bank|regMem[6][12]~q  & ( !\reg_bank|regMem[7][12]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[4][12]~q )) # (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[5][12]~q ))))) # (\decoder|srcdest[1]~1_combout  & (((!\decoder|srcdest[0]~0_combout )))) ) ) ) # ( !\reg_bank|regMem[6][12]~q  & ( !\reg_bank|regMem[7][12]~q  & ( 
// (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[4][12]~q )) # (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[5][12]~q ))))) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\reg_bank|regMem[4][12]~q ),
	.datac(!\reg_bank|regMem[5][12]~q ),
	.datad(!\decoder|srcdest[0]~0_combout ),
	.datae(!\reg_bank|regMem[6][12]~q ),
	.dataf(!\reg_bank|regMem[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~0 .extended_lut = "off";
defparam \reg_bank|Mux35~0 .lut_mask = 64'h220A770A225F775F;
defparam \reg_bank|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \reg_bank|Mux35~1 (
// Equation(s):
// \reg_bank|Mux35~1_combout  = ( \reg_bank|regMem[0][12]~q  & ( \reg_bank|regMem[2][12]~q  & ( (!\decoder|srcdest[0]~0_combout ) # ((\reg_bank|regMem[1][12]~q  & !\decoder|srcdest[1]~1_combout )) ) ) ) # ( !\reg_bank|regMem[0][12]~q  & ( 
// \reg_bank|regMem[2][12]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((\decoder|srcdest[1]~1_combout ))) # (\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[1][12]~q  & !\decoder|srcdest[1]~1_combout )) ) ) ) # ( \reg_bank|regMem[0][12]~q  & ( 
// !\reg_bank|regMem[2][12]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout ) # (\reg_bank|regMem[1][12]~q ))) ) ) ) # ( !\reg_bank|regMem[0][12]~q  & ( !\reg_bank|regMem[2][12]~q  & ( (\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[1][12]~q  & !\decoder|srcdest[1]~1_combout )) ) ) )

	.dataa(!\decoder|srcdest[0]~0_combout ),
	.datab(!\reg_bank|regMem[1][12]~q ),
	.datac(!\decoder|srcdest[1]~1_combout ),
	.datad(gnd),
	.datae(!\reg_bank|regMem[0][12]~q ),
	.dataf(!\reg_bank|regMem[2][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~1 .extended_lut = "off";
defparam \reg_bank|Mux35~1 .lut_mask = 64'h1010B0B01A1ABABA;
defparam \reg_bank|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N51
cyclonev_lcell_comb \reg_bank|Mux35~2 (
// Equation(s):
// \reg_bank|Mux35~2_combout  = ( \reg_bank|Mux35~0_combout  & ( \reg_bank|Mux35~1_combout  ) ) # ( !\reg_bank|Mux35~0_combout  & ( \reg_bank|Mux35~1_combout  & ( !\decoder|srcdest[2]~2_combout  ) ) ) # ( \reg_bank|Mux35~0_combout  & ( 
// !\reg_bank|Mux35~1_combout  & ( ((\reg_bank|regMem[3][12]~q  & \reg_bank|Mux47~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) ) # ( !\reg_bank|Mux35~0_combout  & ( !\reg_bank|Mux35~1_combout  & ( (!\decoder|srcdest[2]~2_combout  & 
// (\reg_bank|regMem[3][12]~q  & \reg_bank|Mux47~1_combout )) ) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(gnd),
	.datac(!\reg_bank|regMem[3][12]~q ),
	.datad(!\reg_bank|Mux47~1_combout ),
	.datae(!\reg_bank|Mux35~0_combout ),
	.dataf(!\reg_bank|Mux35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux35~2 .extended_lut = "off";
defparam \reg_bank|Mux35~2 .lut_mask = 64'h000A555FAAAAFFFF;
defparam \reg_bank|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N52
dffeas \reg_bank|src3_out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[12] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \reg_bank|Mux34~0 (
// Equation(s):
// \reg_bank|Mux34~0_combout  = ( \reg_bank|regMem[5][13]~q  & ( \reg_bank|regMem[6][13]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((\decoder|srcdest[0]~0_combout ) # (\reg_bank|regMem[4][13]~q )))) # (\decoder|srcdest[1]~1_combout  & 
// (((!\decoder|srcdest[0]~0_combout )) # (\reg_bank|regMem[7][13]~q ))) ) ) ) # ( !\reg_bank|regMem[5][13]~q  & ( \reg_bank|regMem[6][13]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((\reg_bank|regMem[4][13]~q  & !\decoder|srcdest[0]~0_combout )))) # 
// (\decoder|srcdest[1]~1_combout  & (((!\decoder|srcdest[0]~0_combout )) # (\reg_bank|regMem[7][13]~q ))) ) ) ) # ( \reg_bank|regMem[5][13]~q  & ( !\reg_bank|regMem[6][13]~q  & ( (!\decoder|srcdest[1]~1_combout  & (((\decoder|srcdest[0]~0_combout ) # 
// (\reg_bank|regMem[4][13]~q )))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][13]~q  & ((\decoder|srcdest[0]~0_combout )))) ) ) ) # ( !\reg_bank|regMem[5][13]~q  & ( !\reg_bank|regMem[6][13]~q  & ( (!\decoder|srcdest[1]~1_combout  & 
// (((\reg_bank|regMem[4][13]~q  & !\decoder|srcdest[0]~0_combout )))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[7][13]~q  & ((\decoder|srcdest[0]~0_combout )))) ) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\reg_bank|regMem[7][13]~q ),
	.datac(!\reg_bank|regMem[4][13]~q ),
	.datad(!\decoder|srcdest[0]~0_combout ),
	.datae(!\reg_bank|regMem[5][13]~q ),
	.dataf(!\reg_bank|regMem[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~0 .extended_lut = "off";
defparam \reg_bank|Mux34~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \reg_bank|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \reg_bank|Mux34~1 (
// Equation(s):
// \reg_bank|Mux34~1_combout  = ( \reg_bank|regMem[2][13]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[0][13]~q )) # (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[1][13]~q ))))) # 
// (\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout )) ) ) # ( !\reg_bank|regMem[2][13]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[0][13]~q )) # (\decoder|srcdest[0]~0_combout  & 
// ((\reg_bank|regMem[1][13]~q ))))) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[0][13]~q ),
	.datad(!\reg_bank|regMem[1][13]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~1 .extended_lut = "off";
defparam \reg_bank|Mux34~1 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \reg_bank|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \reg_bank|Mux34~2 (
// Equation(s):
// \reg_bank|Mux34~2_combout  = ( \reg_bank|Mux34~0_combout  & ( \reg_bank|Mux34~1_combout  ) ) # ( !\reg_bank|Mux34~0_combout  & ( \reg_bank|Mux34~1_combout  & ( !\decoder|srcdest[2]~2_combout  ) ) ) # ( \reg_bank|Mux34~0_combout  & ( 
// !\reg_bank|Mux34~1_combout  & ( ((\reg_bank|regMem[3][13]~q  & \reg_bank|Mux47~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) ) # ( !\reg_bank|Mux34~0_combout  & ( !\reg_bank|Mux34~1_combout  & ( (!\decoder|srcdest[2]~2_combout  & 
// (\reg_bank|regMem[3][13]~q  & \reg_bank|Mux47~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\decoder|srcdest[2]~2_combout ),
	.datac(!\reg_bank|regMem[3][13]~q ),
	.datad(!\reg_bank|Mux47~1_combout ),
	.datae(!\reg_bank|Mux34~0_combout ),
	.dataf(!\reg_bank|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux34~2 .extended_lut = "off";
defparam \reg_bank|Mux34~2 .lut_mask = 64'h000C333FCCCCFFFF;
defparam \reg_bank|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \reg_bank|src3_out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux34~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[13] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \reg_bank|Mux33~1 (
// Equation(s):
// \reg_bank|Mux33~1_combout  = ( \reg_bank|regMem[2][14]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[0][14]~q ))) # (\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[1][14]~q )))) # 
// (\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout )) ) ) # ( !\reg_bank|regMem[2][14]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[0][14]~q ))) # (\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[1][14]~q )))) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[1][14]~q ),
	.datad(!\reg_bank|regMem[0][14]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~1 .extended_lut = "off";
defparam \reg_bank|Mux33~1 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg_bank|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N21
cyclonev_lcell_comb \reg_bank|Mux33~0 (
// Equation(s):
// \reg_bank|Mux33~0_combout  = ( \reg_bank|regMem[5][14]~q  & ( \reg_bank|regMem[4][14]~q  & ( (!\decoder|srcdest[1]~1_combout ) # ((!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[6][14]~q )) # (\decoder|srcdest[0]~0_combout  & 
// ((\reg_bank|regMem[7][14]~q )))) ) ) ) # ( !\reg_bank|regMem[5][14]~q  & ( \reg_bank|regMem[4][14]~q  & ( (!\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout )) # (\reg_bank|regMem[6][14]~q ))) # (\decoder|srcdest[0]~0_combout  & 
// (((\decoder|srcdest[1]~1_combout  & \reg_bank|regMem[7][14]~q )))) ) ) ) # ( \reg_bank|regMem[5][14]~q  & ( !\reg_bank|regMem[4][14]~q  & ( (!\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[6][14]~q  & (\decoder|srcdest[1]~1_combout ))) # 
// (\decoder|srcdest[0]~0_combout  & (((!\decoder|srcdest[1]~1_combout ) # (\reg_bank|regMem[7][14]~q )))) ) ) ) # ( !\reg_bank|regMem[5][14]~q  & ( !\reg_bank|regMem[4][14]~q  & ( (\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[6][14]~q )) # (\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[7][14]~q ))))) ) ) )

	.dataa(!\reg_bank|regMem[6][14]~q ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\decoder|srcdest[1]~1_combout ),
	.datad(!\reg_bank|regMem[7][14]~q ),
	.datae(!\reg_bank|regMem[5][14]~q ),
	.dataf(!\reg_bank|regMem[4][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~0 .extended_lut = "off";
defparam \reg_bank|Mux33~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_bank|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \reg_bank|Mux33~2 (
// Equation(s):
// \reg_bank|Mux33~2_combout  = ( \reg_bank|Mux33~0_combout  & ( (((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][14]~q )) # (\reg_bank|Mux33~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) # ( !\reg_bank|Mux33~0_combout  & ( 
// (!\decoder|srcdest[2]~2_combout  & (((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][14]~q )) # (\reg_bank|Mux33~1_combout ))) ) )

	.dataa(!\decoder|srcdest[2]~2_combout ),
	.datab(!\reg_bank|Mux47~1_combout ),
	.datac(!\reg_bank|regMem[3][14]~q ),
	.datad(!\reg_bank|Mux33~1_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux33~2 .extended_lut = "off";
defparam \reg_bank|Mux33~2 .lut_mask = 64'h02AA02AA57FF57FF;
defparam \reg_bank|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \reg_bank|src3_out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux33~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[14] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \reg_bank|Mux32~1 (
// Equation(s):
// \reg_bank|Mux32~1_combout  = ( \reg_bank|regMem[2][15]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[0][15]~q ))) # (\decoder|srcdest[0]~0_combout  & (\reg_bank|regMem[1][15]~q )))) # 
// (\decoder|srcdest[1]~1_combout  & (!\decoder|srcdest[0]~0_combout )) ) ) # ( !\reg_bank|regMem[2][15]~q  & ( (!\decoder|srcdest[1]~1_combout  & ((!\decoder|srcdest[0]~0_combout  & ((\reg_bank|regMem[0][15]~q ))) # (\decoder|srcdest[0]~0_combout  & 
// (\reg_bank|regMem[1][15]~q )))) ) )

	.dataa(!\decoder|srcdest[1]~1_combout ),
	.datab(!\decoder|srcdest[0]~0_combout ),
	.datac(!\reg_bank|regMem[1][15]~q ),
	.datad(!\reg_bank|regMem[0][15]~q ),
	.datae(gnd),
	.dataf(!\reg_bank|regMem[2][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~1 .extended_lut = "off";
defparam \reg_bank|Mux32~1 .lut_mask = 64'h028A028A46CE46CE;
defparam \reg_bank|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \reg_bank|Mux32~0 (
// Equation(s):
// \reg_bank|Mux32~0_combout  = ( \reg_bank|regMem[5][15]~q  & ( \reg_bank|regMem[7][15]~q  & ( ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][15]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[6][15]~q ))) # 
// (\decoder|srcdest[0]~0_combout ) ) ) ) # ( !\reg_bank|regMem[5][15]~q  & ( \reg_bank|regMem[7][15]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][15]~q ))) # (\decoder|srcdest[1]~1_combout  & 
// (\reg_bank|regMem[6][15]~q )))) # (\decoder|srcdest[0]~0_combout  & (\decoder|srcdest[1]~1_combout )) ) ) ) # ( \reg_bank|regMem[5][15]~q  & ( !\reg_bank|regMem[7][15]~q  & ( (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & 
// ((\reg_bank|regMem[4][15]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[6][15]~q )))) # (\decoder|srcdest[0]~0_combout  & (!\decoder|srcdest[1]~1_combout )) ) ) ) # ( !\reg_bank|regMem[5][15]~q  & ( !\reg_bank|regMem[7][15]~q  & ( 
// (!\decoder|srcdest[0]~0_combout  & ((!\decoder|srcdest[1]~1_combout  & ((\reg_bank|regMem[4][15]~q ))) # (\decoder|srcdest[1]~1_combout  & (\reg_bank|regMem[6][15]~q )))) ) ) )

	.dataa(!\decoder|srcdest[0]~0_combout ),
	.datab(!\decoder|srcdest[1]~1_combout ),
	.datac(!\reg_bank|regMem[6][15]~q ),
	.datad(!\reg_bank|regMem[4][15]~q ),
	.datae(!\reg_bank|regMem[5][15]~q ),
	.dataf(!\reg_bank|regMem[7][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~0 .extended_lut = "off";
defparam \reg_bank|Mux32~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_bank|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \reg_bank|Mux32~2 (
// Equation(s):
// \reg_bank|Mux32~2_combout  = ( \reg_bank|Mux32~0_combout  & ( (((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][15]~q )) # (\reg_bank|Mux32~1_combout )) # (\decoder|srcdest[2]~2_combout ) ) ) # ( !\reg_bank|Mux32~0_combout  & ( 
// (!\decoder|srcdest[2]~2_combout  & (((\reg_bank|Mux47~1_combout  & \reg_bank|regMem[3][15]~q )) # (\reg_bank|Mux32~1_combout ))) ) )

	.dataa(!\reg_bank|Mux47~1_combout ),
	.datab(!\reg_bank|regMem[3][15]~q ),
	.datac(!\decoder|srcdest[2]~2_combout ),
	.datad(!\reg_bank|Mux32~1_combout ),
	.datae(gnd),
	.dataf(!\reg_bank|Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_bank|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_bank|Mux32~2 .extended_lut = "off";
defparam \reg_bank|Mux32~2 .lut_mask = 64'h10F010F01FFF1FFF;
defparam \reg_bank|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N43
dffeas \reg_bank|src3_out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg_bank|Mux32~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rd_enable~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_bank|src3_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_bank|src3_out[15] .is_wysiwyg = "true";
defparam \reg_bank|src3_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
