0.7
2020.2
May 22 2025
00:13:55
C:/Users/rudra/Verilog_Projects/SPI_slave/SPI_slave.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/rudra/Verilog_Projects/SPI_slave/SPI_slave.srcs/sim_1/new/SLAVE_tb.v,1753361956,verilog,,,,SLAVE_tb,,,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/rudra/Verilog_Projects/SPI_slave/SPI_slave.srcs/sources_1/new/SLAVE.v,1753361223,verilog,,C:/Users/rudra/Verilog_Projects/SPI_slave/SPI_slave.srcs/sim_1/new/SLAVE_tb.v,,SLAVE,,,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
