# Spike-Verilator-FPGA

Initial experiments in using verilator to create a C++ simulation of Verilog designs.

# Install Verilator

> brew install verilator


# Run Verilator on 'Counter.v'

Counter.v describes a simple counter module that increments its' value on the positive edge of each clock cycle.

## 1. Use verilator to create 

> $ verilator -Wall -cc Counter.v

## 2. Compile the CPP code generated by verilator

> $ cd obj_dir
> $ make -f VCounter.mk
> $ cd ..

## 3. Compile c++ test code + link with C++ simluation
> $ g++ -std=c++11 -I obj_dir -I /usr/local/share/verilator/include main.cpp /usr/local/share/verilator/include/verilated.cpp obj_dir/VCounter__ALL.a  -o main

## 4. Execute your C++ code
>  $ ./main

