// Seed: 2882164469
module module_0;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output wand id_2,
    output uwire id_3,
    output wire id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri id_7,
    input uwire id_8,
    input wire id_9,
    output tri1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    input tri0 id_14,
    input supply0 id_15
);
  assign id_6  = 1;
  assign id_10 = 1 == 1'b0;
  module_0();
  wire id_17;
endmodule
