{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699809189869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699809189870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 18:13:09 2023 " "Processing started: Sun Nov 12 18:13:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699809189870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809189870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p7_5 -c p7_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p7_5 -c p7_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809189870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699809190240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699809190240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p7_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file p7_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p7_5 " "Found entity 1: p7_5" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699809197836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p7_5 " "Elaborating entity \"p7_5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699809197861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 p7_5.sv(15) " "Verilog HDL assignment warning at p7_5.sv(15): truncated value with size 32 to match size of target (26)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699809197862 "|p7_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "n_shift p7_5.sv(27) " "Verilog HDL Always Construct warning at p7_5.sv(27): variable \"n_shift\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699809197862 "|p7_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in p7_5.sv(28) " "Verilog HDL Always Construct warning at p7_5.sv(28): variable \"in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699809197862 "|p7_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp p7_5.sv(30) " "Verilog HDL Always Construct warning at p7_5.sv(30): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699809197862 "|p7_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp p7_5.sv(32) " "Verilog HDL Always Construct warning at p7_5.sv(32): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699809197863 "|p7_5"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tmp\[7\] p7_5.sv(43) " "Can't resolve multiple constant drivers for net \"tmp\[7\]\" at p7_5.sv(43)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197863 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "p7_5.sv(30) " "Constant driver at p7_5.sv(30)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 30 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197863 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tmp\[6\] p7_5.sv(43) " "Can't resolve multiple constant drivers for net \"tmp\[6\]\" at p7_5.sv(43)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197864 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tmp\[5\] p7_5.sv(43) " "Can't resolve multiple constant drivers for net \"tmp\[5\]\" at p7_5.sv(43)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197864 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tmp\[4\] p7_5.sv(43) " "Can't resolve multiple constant drivers for net \"tmp\[4\]\" at p7_5.sv(43)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197864 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tmp\[3\] p7_5.sv(43) " "Can't resolve multiple constant drivers for net \"tmp\[3\]\" at p7_5.sv(43)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197864 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tmp\[2\] p7_5.sv(43) " "Can't resolve multiple constant drivers for net \"tmp\[2\]\" at p7_5.sv(43)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197864 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tmp\[1\] p7_5.sv(43) " "Can't resolve multiple constant drivers for net \"tmp\[1\]\" at p7_5.sv(43)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197864 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "tmp\[0\] p7_5.sv(43) " "Can't resolve multiple constant drivers for net \"tmp\[0\]\" at p7_5.sv(43)" {  } { { "p7_5.sv" "" { Text "C:/Users/SFI19/Downloads/FPGA/7/7.5/p7_5.sv" 43 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197864 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699809197864 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699809197913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 12 18:13:17 2023 " "Processing ended: Sun Nov 12 18:13:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699809197913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699809197913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699809197913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809197913 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699809198526 ""}
