// Seed: 2779334704
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input wand id_2,
    output supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    output tri id_6,
    input supply1 id_7,
    output uwire id_8,
    output supply1 id_9,
    input uwire id_10,
    output wor id_11,
    output wire id_12,
    input uwire id_13,
    output supply0 id_14,
    input wire id_15,
    input wand id_16,
    input supply0 id_17
    , id_26,
    input uwire id_18,
    input wand id_19,
    input tri0 id_20,
    input tri0 id_21,
    input supply0 id_22,
    input wor id_23,
    input tri0 id_24
);
  wire id_27;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output logic id_2
);
  initial begin
    #1 begin
      id_2 = (1);
    end
    #1 begin
      id_2 = #1 1'd0;
    end
  end
  module_0(
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
