$date
	Sat Apr 16 12:11:09 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module file_register_testbench $end
$scope module FILE_REG $end
$var wire 32 ! data_bus [31:0] $end
$var wire 1 " n_re $end
$var wire 1 # n_we $end
$var wire 1 $ read_fr $end
$var wire 1 % write_fr $end
$var wire 32 & write_data [31:0] $end
$var wire 5 ' write_addr [4:0] $end
$var wire 1 ( we $end
$var wire 1 ) rst $end
$var wire 32 * read1_data [31:0] $end
$var wire 5 + read1_addr [4:0] $end
$var wire 32 , read0_data [31:0] $end
$var wire 5 - read0_addr [4:0] $end
$var wire 1 . re $end
$var wire 1 / clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
bx -
bx ,
b0 +
bx *
1)
0(
b0 '
bz &
0%
0$
1#
1"
bz !
$end
#1
b0 *
0)
#2
1)
#3
0/
#4
1/
#5
0/
b1 '
#6
1/
#7
0/
#8
1/
#9
b1011010110111111010110011101101 !
b1011010110111111010110011101101 &
1%
0#
0/
1(
#10
1/
#11
0/
#12
1/
#13
bz !
bz &
0%
1#
0/
b10101 '
0(
#14
1/
#15
0/
#16
1/
#17
b11101010011101110000101001010111 !
b11101010011101110000101001010111 &
1%
0#
0/
1(
#18
1/
#19
0/
#20
1/
#21
b1011010110111111010110011101101 *
bz !
bz &
0%
1#
0/
b1 +
0(
#22
1/
#23
0/
#24
1/
#25
b1011010110111111010110011101101 !
1$
0"
0/
1.
#26
1/
#27
0/
#28
1/
#29
b11101010011101110000101001010111 *
bz !
0$
1"
0/
b10101 +
0.
#30
1/
#31
0/
#32
1/
#33
b11101010011101110000101001010111 !
1$
0"
0/
1.
#34
1/
#35
0/
#36
1/
#37
bz !
0$
1"
0/
0.
#38
1/
#39
