Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Aug 19 13:46:24 2017
| Host         : Oruklu-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file HLS_hmm_timing_summary_routed.rpt -rpx HLS_hmm_timing_summary_routed.rpx
| Design       : HLS_hmm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.277        0.000                      0                 7227        0.036        0.000                      0                 7227        4.020        0.000                       0                  4364  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.277        0.000                      0                 7227        0.036        0.000                      0                 7227        4.020        0.000                       0                  4364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.277ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.642ns (21.386%)  route 2.360ns (78.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.710     1.710    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X54Y92         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     2.228 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.593     3.821    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[0]
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     3.945 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.766     4.712    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.568    11.568    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.014    11.582    
                         clock uncertainty           -0.035    11.546    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     5.989    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.989    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.718ns (22.028%)  route 2.542ns (77.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.707     1.707    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X63Y84         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.419     2.126 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=3, routed)           1.256     3.382    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[10]
    SLICE_X67Y84         LUT3 (Prop_lut3_I0_O)        0.299     3.681 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_30/O
                         net (fo=1, routed)           1.285     4.967    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][10]
    DSP48_X3Y32          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.685    11.685    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y32          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.800    
                         clock uncertainty           -0.035    11.764    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -5.474     6.290    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.580ns (19.460%)  route 2.400ns (80.540%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.710     1.710    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X55Y91         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     2.166 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.360     3.526    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.124     3.650 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=2, routed)           1.040     4.690    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][15]
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.568    11.568    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.014    11.582    
                         clock uncertainty           -0.035    11.546    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -5.474     6.072    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.642ns (22.929%)  route 2.158ns (77.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.710     1.710    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X54Y92         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     2.228 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=19, routed)          1.593     3.821    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[0]
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     3.945 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.564     4.510    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.568    11.568    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.014    11.582    
                         clock uncertainty           -0.035    11.546    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     5.989    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          5.989    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.580ns (19.235%)  route 2.435ns (80.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.707     1.707    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X60Y84         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     2.163 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=21, routed)          1.056     3.219    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[4]
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.343 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           1.379     4.722    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y32          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.685    11.685    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y32          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.800    
                         clock uncertainty           -0.035    11.764    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     6.207    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.779ns (27.135%)  route 2.092ns (72.865%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.709     1.709    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X54Y90         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.478     2.187 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           1.014     3.201    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[19]
    SLICE_X48Y92         LUT3 (Prop_lut3_I0_O)        0.301     3.502 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_21/O
                         net (fo=2, routed)           1.078     4.580    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][19]
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.568    11.568    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.014    11.582    
                         clock uncertainty           -0.035    11.546    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -5.474     6.072    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -4.580    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.502ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.580ns (19.346%)  route 2.418ns (80.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.707     1.707    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X60Y84         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.456     2.163 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=21, routed)          1.056     3.219    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[4]
    SLICE_X65Y81         LUT6 (Prop_lut6_I5_O)        0.124     3.343 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           1.362     4.705    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y32          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.685    11.685    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y32          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.800    
                         clock uncertainty           -0.035    11.764    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     6.207    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.580ns (19.476%)  route 2.398ns (80.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.710     1.710    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X55Y91         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDRE (Prop_fdre_C_Q)         0.456     2.166 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          1.360     3.526    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X49Y91         LUT3 (Prop_lut3_I1_O)        0.124     3.650 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=2, routed)           1.038     4.688    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][15]
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.568    11.568    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.014    11.582    
                         clock uncertainty           -0.035    11.546    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -5.342     6.204    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.204    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.773ns (27.170%)  route 2.072ns (72.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.709     1.709    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X54Y90         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90         FDRE (Prop_fdre_C_Q)         0.478     2.187 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=2, routed)           0.881     3.068    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/Q[14]
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.295     3.363 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_26/O
                         net (fo=2, routed)           1.191     4.554    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][14]
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.568    11.568    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X2Y36          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.014    11.582    
                         clock uncertainty           -0.035    11.546    
    DSP48_X2Y36          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -5.474     6.072    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.580ns (19.069%)  route 2.462ns (80.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 11.685 - 10.000 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.709     1.709    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X61Y86         FDRE                                         r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y86         FDRE (Prop_fdre_C_Q)         0.456     2.165 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=55, routed)          0.910     3.075    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X64Y86         LUT3 (Prop_lut3_I1_O)        0.124     3.199 r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/A_IP_DELAY/i_pipe/DSP_i_18/O
                         net (fo=2, routed)           1.551     4.751    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[22][22]
    DSP48_X3Y32          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4377, unset)         1.685    11.685    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y32          DSP48E1                                      r  HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115    11.800    
                         clock uncertainty           -0.035    11.764    
    DSP48_X3Y32          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -5.474     6.290    HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.290    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 temp_out_2_4_reg_784_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.248ns (61.071%)  route 0.158ns (38.929%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.545     0.545    ap_clk
    SLICE_X51Y82         FDRE                                         r  temp_out_2_4_reg_784_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  temp_out_2_4_reg_784_reg[16]/Q
                         net (fo=2, routed)           0.158     0.844    HLS_hmm_mux_3to1_sel2_32_1_U18/temp_out_2_4_reg_784_reg[31][16]
    SLICE_X49Y81         LUT5 (Prop_lut5_I3_O)        0.045     0.889 r  HLS_hmm_mux_3to1_sel2_32_1_U18/din0_buf1[16]_i_2/O
                         net (fo=1, routed)           0.000     0.889    HLS_hmm_mux_3to1_sel2_32_1_U18/tmp_41_fu_2134_p5[16]
    SLICE_X49Y81         MUXF7 (Prop_muxf7_I0_O)      0.062     0.951 r  HLS_hmm_mux_3to1_sel2_32_1_U18/din0_buf1_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.951    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_CS_fsm_reg[19][16]
    SLICE_X49Y81         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.815     0.815    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_clk
    SLICE_X49Y81         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[16]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.105     0.915    HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 temp_out_2_s_reg_760_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.257ns (59.695%)  route 0.174ns (40.305%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.543     0.543    ap_clk
    SLICE_X53Y80         FDRE                                         r  temp_out_2_s_reg_760_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     0.684 r  temp_out_2_s_reg_760_reg[30]/Q
                         net (fo=2, routed)           0.174     0.858    HLS_hmm_mux_3to1_sel2_32_1_U18/Q[30]
    SLICE_X49Y81         LUT5 (Prop_lut5_I0_O)        0.045     0.903 r  HLS_hmm_mux_3to1_sel2_32_1_U18/din0_buf1[30]_i_2/O
                         net (fo=1, routed)           0.000     0.903    HLS_hmm_mux_3to1_sel2_32_1_U18/tmp_41_fu_2134_p5[30]
    SLICE_X49Y81         MUXF7 (Prop_muxf7_I0_O)      0.071     0.974 r  HLS_hmm_mux_3to1_sel2_32_1_U18/din0_buf1_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.974    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_CS_fsm_reg[19][30]
    SLICE_X49Y81         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.815     0.815    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_clk
    SLICE_X49Y81         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[30]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.105     0.915    HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 reg_1151_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sum1_2_s_reg_962_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.817%)  route 0.253ns (64.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.545ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.545     0.545    ap_clk
    SLICE_X47Y78         FDRE                                         r  reg_1151_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDRE (Prop_fdre_C_Q)         0.141     0.686 r  reg_1151_reg[22]/Q
                         net (fo=4, routed)           0.253     0.939    reg_1151[22]
    SLICE_X52Y78         FDRE                                         r  sum1_2_s_reg_962_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.808     0.808    ap_clk
    SLICE_X52Y78         FDRE                                         r  sum1_2_s_reg_962_reg[22]/C
                         clock pessimism             -0.005     0.803    
    SLICE_X52Y78         FDRE (Hold_fdre_C_D)         0.071     0.874    sum1_2_s_reg_962_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 INPUT_STREAM_data_V_val1_reg_2689_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tran_mat_2_2_6_reg_415_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.269%)  route 0.270ns (65.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.550     0.550    ap_clk
    SLICE_X53Y58         FDRE                                         r  INPUT_STREAM_data_V_val1_reg_2689_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  INPUT_STREAM_data_V_val1_reg_2689_reg[11]/Q
                         net (fo=9, routed)           0.270     0.961    INPUT_STREAM_data_V_val1_reg_2689[11]
    SLICE_X49Y60         FDRE                                         r  tran_mat_2_2_6_reg_415_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.822     0.822    ap_clk
    SLICE_X49Y60         FDRE                                         r  tran_mat_2_2_6_reg_415_reg[11]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.070     0.887    tran_mat_2_2_6_reg_415_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sum1_2_4_reg_986_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.260ns (57.820%)  route 0.190ns (42.180%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.548     0.548    ap_clk
    SLICE_X45Y81         FDRE                                         r  sum1_2_4_reg_986_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  sum1_2_4_reg_986_reg[22]/Q
                         net (fo=2, routed)           0.190     0.879    HLS_hmm_mux_3to1_sel2_32_1_U25/sum1_2_4_reg_986[22]
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.045     0.924 r  HLS_hmm_mux_3to1_sel2_32_1_U25/din0_buf1[22]_i_3/O
                         net (fo=1, routed)           0.000     0.924    HLS_hmm_mux_3to1_sel2_32_1_U18/tmp_28_fu_2427_p5[22]
    SLICE_X52Y81         MUXF7 (Prop_muxf7_I1_O)      0.074     0.998 r  HLS_hmm_mux_3to1_sel2_32_1_U18/din0_buf1_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     0.998    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_CS_fsm_reg[19][22]
    SLICE_X52Y81         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.811     0.811    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_clk
    SLICE_X52Y81         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[22]/C
                         clock pessimism             -0.005     0.806    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.105     0.911    HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 temp_out_1_s_reg_772_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.271ns (58.234%)  route 0.194ns (41.766%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.546     0.546    ap_clk
    SLICE_X50Y83         FDRE                                         r  temp_out_1_s_reg_772_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     0.710 r  temp_out_1_s_reg_772_reg[24]/Q
                         net (fo=2, routed)           0.194     0.904    HLS_hmm_mux_3to1_sel2_32_1_U18/temp_out_1_s_reg_772_reg[31][24]
    SLICE_X49Y84         LUT5 (Prop_lut5_I1_O)        0.045     0.949 r  HLS_hmm_mux_3to1_sel2_32_1_U18/din0_buf1[24]_i_2/O
                         net (fo=1, routed)           0.000     0.949    HLS_hmm_mux_3to1_sel2_32_1_U18/tmp_41_fu_2134_p5[24]
    SLICE_X49Y84         MUXF7 (Prop_muxf7_I0_O)      0.062     1.011 r  HLS_hmm_mux_3to1_sel2_32_1_U18/din0_buf1_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.011    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_CS_fsm_reg[19][24]
    SLICE_X49Y84         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.818     0.818    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_clk
    SLICE_X49Y84         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[24]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     0.918    HLS_hmm_fdiv_32ns_32ns_32_16_U8/din0_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 tmp_18_reg_2893_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[25]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.694%)  route 0.350ns (71.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.544     0.544    ap_clk
    SLICE_X48Y72         FDRE                                         r  tmp_18_reg_2893_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     0.685 r  tmp_18_reg_2893_reg[25]/Q
                         net (fo=1, routed)           0.350     1.035    tmp_18_reg_2893[25]
    SLICE_X54Y77         SRL16E                                       r  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[25]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.832     0.832    ap_clk
    SLICE_X54Y77         SRL16E                                       r  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[25]_srl2/CLK
                         clock pessimism             -0.005     0.827    
    SLICE_X54Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.936    ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[25]_srl2
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U3/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            prod_1_2_4_reg_653_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.274%)  route 0.202ns (57.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.547     0.547    HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U3/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X46Y69         FDRE                                         r  HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U3/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.148     0.695 r  HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U3/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.sign_op_reg/Q
                         net (fo=4, routed)           0.202     0.897    grp_fu_1105_p2[31]
    SLICE_X51Y70         FDRE                                         r  prod_1_2_4_reg_653_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.809     0.809    ap_clk
    SLICE_X51Y70         FDRE                                         r  prod_1_2_4_reg_653_reg[31]/C
                         clock pessimism             -0.005     0.804    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)        -0.007     0.797    prod_1_2_4_reg_653_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 scale_reg_263_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HLS_hmm_fdiv_32ns_32ns_32_16_U8/din1_buf1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.553     0.553    ap_clk
    SLICE_X47Y88         FDRE                                         r  scale_reg_263_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  scale_reg_263_reg[9]/Q
                         net (fo=1, routed)           0.052     0.746    HLS_hmm_fdiv_32ns_32ns_32_16_U8/scale_reg_263_reg[31][9]
    SLICE_X46Y88         LUT4 (Prop_lut4_I0_O)        0.045     0.791 r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din1_buf1[9]_i_1__4/O
                         net (fo=1, routed)           0.000     0.791    HLS_hmm_fdiv_32ns_32ns_32_16_U8/grp_fu_1134_p1[9]
    SLICE_X46Y88         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din1_buf1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.822     0.822    HLS_hmm_fdiv_32ns_32ns_32_16_U8/ap_clk
    SLICE_X46Y88         FDRE                                         r  HLS_hmm_fdiv_32ns_32ns_32_16_U8/din1_buf1_reg[9]/C
                         clock pessimism             -0.253     0.569    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     0.690    HLS_hmm_fdiv_32ns_32ns_32_16_U8/din1_buf1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 sel_tmp18_reg_2904_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it8_reg[0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.573%)  route 0.136ns (51.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.541     0.541    ap_clk
    SLICE_X49Y74         FDRE                                         r  sel_tmp18_reg_2904_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.128     0.669 r  sel_tmp18_reg_2904_reg[0]/Q
                         net (fo=2, routed)           0.136     0.805    sel_tmp18_reg_2904_reg_n_1_[0]
    SLICE_X46Y73         SRL16E                                       r  ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it8_reg[0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4377, unset)         0.808     0.808    ap_clk
    SLICE_X46Y73         SRL16E                                       r  ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it8_reg[0]_srl6/CLK
                         clock pessimism             -0.235     0.573    
    SLICE_X46Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.703    ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it8_reg[0]_srl6
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17  ou_U/HLS_hmm_ou_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17  ou_U/HLS_hmm_ou_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y24   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U4/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y26   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U6/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y36   HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y32   HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1/HLS_hmm_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y29   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U5/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y22   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U7/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y20   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U3/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y27   HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U2/HLS_hmm_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y91  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y91  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y91  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y91  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y91  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][4]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y91  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][5]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y91  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][6]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y91  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y90  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X36Y90  HLS_hmm_fdiv_32ns_32ns_32_16_U8/HLS_hmm_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78  ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it13_reg[0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y88  ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it14_reg[0]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y88  ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it13_reg[0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y77  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[24]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y77  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[25]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y77  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[26]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y77  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[27]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y77  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[28]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y77  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[29]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X54Y77  ap_reg_ppstg_tmp_18_reg_2893_pp5_it4_reg[30]_srl2/CLK



