

================================================================
== Vivado HLS Report for 'aes_round'
================================================================
* Date:           Wed Dec  4 15:55:04 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        p2peda.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      234|      234| 2.340 us | 2.340 us |  234|  234|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mixColumns_fu_230  |mixColumns  |      141|      141| 1.410 us | 1.410 us |  141|  141|   none  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       48|       48|         3|          -|          -|    16|    no    |
        |- Loop 2  |       32|       32|         2|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     60|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     690|   1863|    -|
|Memory           |        1|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    352|    -|
|Register         |        -|      -|      94|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     784|   2275|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+------+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------+------------+---------+-------+-----+------+-----+
    |grp_mixColumns_fu_230  |mixColumns  |        0|      0|  690|  1863|    0|
    +-----------------------+------------+---------+-------+-----+------+-----+
    |Total                  |            |        0|      0|  690|  1863|    0|
    +-----------------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |sbox_U  |aes_round_sbox  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                |        1|  0|   0|    0|   256|    8|     1|         2048|
    +--------+----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_7_fu_277_p2         |     +    |      0|  0|  15|           5|           1|
    |i_fu_255_p2           |     +    |      0|  0|  15|           5|           1|
    |icmp_ln174_fu_249_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln225_fu_271_p2  |   icmp   |      0|  0|  11|           5|           6|
    |xor_ln226_fu_289_p2   |    xor   |      0|  0|   8|           8|           8|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  60|          28|          22|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  89|         18|    1|         18|
    |i_0_i4_reg_219  |   9|          2|    5|         10|
    |i_0_i_reg_208   |   9|          2|    5|         10|
    |reg_236         |   9|          2|    8|         16|
    |reg_243         |   9|          2|    8|         16|
    |state_address0  |  59|         14|    4|         56|
    |state_address1  |  56|         13|    4|         52|
    |state_ce0       |  15|          3|    1|          3|
    |state_d0        |  41|          8|    8|         64|
    |state_d1        |  41|          8|    8|         64|
    |state_we0       |  15|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           | 352|         75|   53|        312|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |  17|   0|   17|          0|
    |grp_mixColumns_fu_230_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i4_reg_219                      |   5|   0|    5|          0|
    |i_0_i_reg_208                       |   5|   0|    5|          0|
    |i_7_reg_402                         |   5|   0|    5|          0|
    |i_reg_299                           |   5|   0|    5|          0|
    |reg_236                             |   8|   0|    8|          0|
    |reg_243                             |   8|   0|    8|          0|
    |state_addr_14_reg_304               |   4|   0|    4|          0|
    |state_addr_15_reg_407               |   4|   0|    4|          0|
    |state_load_2_reg_335                |   8|   0|    8|          0|
    |state_load_5_reg_362                |   8|   0|    8|          0|
    |state_load_6_reg_367                |   8|   0|    8|          0|
    |tmp_8_reg_384                       |   8|   0|    8|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  94|   0|   94|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   aes_round  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   aes_round  | return value |
|state_address0     | out |    4|  ap_memory |     state    |     array    |
|state_ce0          | out |    1|  ap_memory |     state    |     array    |
|state_we0          | out |    1|  ap_memory |     state    |     array    |
|state_d0           | out |    8|  ap_memory |     state    |     array    |
|state_q0           |  in |    8|  ap_memory |     state    |     array    |
|state_address1     | out |    4|  ap_memory |     state    |     array    |
|state_ce1          | out |    1|  ap_memory |     state    |     array    |
|state_we1          | out |    1|  ap_memory |     state    |     array    |
|state_d1           | out |    8|  ap_memory |     state    |     array    |
|state_q1           |  in |    8|  ap_memory |     state    |     array    |
|roundKey_address0  | out |    4|  ap_memory |   roundKey   |     array    |
|roundKey_ce0       | out |    1|  ap_memory |   roundKey   |     array    |
|roundKey_q0        |  in |    8|  ap_memory |   roundKey   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

