// Seed: 1832287794
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wor id_3,
    input wire id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  supply1 id_9 = 1;
  wire id_10;
  reg id_11;
  reg id_12;
  always id_11 <= id_12;
  wire id_13;
endmodule
module module_1 (
    output tri   id_0,
    output wire  id_1,
    output uwire id_2,
    input  wand  id_3,
    output wire  id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  tri   id_8,
    output wor   id_9,
    input  wor   id_10,
    output tri   id_11,
    input  uwire id_12,
    input  tri0  id_13,
    output wor   id_14
);
  tri1 id_16 = id_13;
  assign id_14 = id_13;
  module_0(
      id_16, id_10, id_14, id_10, id_13
  );
endmodule
