#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Dec  4 18:51:35 2024
# Process ID         : 163056
# Current directory  : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent141516 C:\Users\skstu\Documents\GitHub\Trabajo-SED-FPGA\Trabajo-FPGA\Trabajo-FPGA.xpr
# Log file           : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/vivado.log
# Journal file       : C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA\vivado.jou
# Running On         : Saraa
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16438 MB
# Swap memory        : 13188 MB
# Total Virtual      : 29626 MB
# Available Virtual  : 6100 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/fpuya/SED/Trabajo-SED-FPGA/Trabajo-FPGA' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/skstu/Documents/AppData/Roaming/Xilinx/Vivado/2024.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/fpuya/AppData/Roaming/Xilinx/Vivado/2024.1/xhub/board_store/xilinx_board_store'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/skstu/Documents/GitHub/Trabajo-SED-FPGA/Trabajo-FPGA/Trabajo-FPGA.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/skstu/Documents/GitHub/trabajo/pruebas/pruebas.srcs/constrs_1/imports/SED/Nexys-4-DDR-Master.xdc', nor could it be found using path 'C:/Users/fpuya/SED/trabajo/pruebas/pruebas.srcs/constrs_1/imports/SED/Nexys-4-DDR-Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Trabajo-FPGA.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.500 ; gain = 93.020
update_compile_order -fileset sources_1
