// Seed: 1956352937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wor id_14 = 1;
  assign id_14 = (1) ? id_13 : id_6;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    output tri1 id_3,
    input supply0 id_4
    , id_24,
    input wand id_5,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    output wire id_9
    , id_25,
    output tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri id_16,
    input tri0 id_17,
    output tri0 id_18,
    input uwire id_19,
    input wand id_20,
    output wand id_21,
    output tri id_22
);
  assign id_10 = id_4;
  module_0(
      id_24, id_24, id_25, id_25, id_24, id_25, id_24, id_25, id_24, id_24, id_25, id_24, id_24
  );
endmodule
