
*** Running vivado
    with args -log xadc_uart_stream.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xadc_uart_stream.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xadc_uart_stream.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JP/Documents/School/Grad_Project/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top xadc_uart_stream -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52104
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1431.000 ; gain = 439.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xadc_uart_stream' [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.srcs/sources_1/new/xadc_uart_stream.sv:23]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.runs/synth_1/.Xil/Vivado-49456-DESKTOP-6LGOCJL/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.runs/synth_1/.Xil/Vivado-49456-DESKTOP-6LGOCJL/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'busy_out' of module 'xadc_wiz_0' is unconnected for instance 'myxadc' [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.srcs/sources_1/new/xadc_uart_stream.sv:46]
WARNING: [Synth 8-7071] port 'channel_out' of module 'xadc_wiz_0' is unconnected for instance 'myxadc' [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.srcs/sources_1/new/xadc_uart_stream.sv:46]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'myxadc' [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.srcs/sources_1/new/xadc_uart_stream.sv:46]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'xadc_wiz_0' is unconnected for instance 'myxadc' [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.srcs/sources_1/new/xadc_uart_stream.sv:46]
WARNING: [Synth 8-7023] instance 'myxadc' of module 'xadc_wiz_0' has 16 connections declared, but only 12 given [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.srcs/sources_1/new/xadc_uart_stream.sv:46]
INFO: [Synth 8-6157] synthesizing module 'UART_IP_0' [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.runs/synth_1/.Xil/Vivado-49456-DESKTOP-6LGOCJL/realtime/UART_IP_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'UART_IP_0' (0#1) [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.runs/synth_1/.Xil/Vivado-49456-DESKTOP-6LGOCJL/realtime/UART_IP_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_uart_stream' (0#1) [C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.srcs/sources_1/new/xadc_uart_stream.sv:23]
WARNING: [Synth 8-7129] Port ja[7] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[6] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[5] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[3] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[2] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[1] in module xadc_uart_stream is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1539.434 ; gain = 547.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1539.434 ; gain = 547.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1539.434 ; gain = 547.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1539.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.gen/sources_1/ip/UART_IP_0/UART_IP_0/UART_IP_0_in_context.xdc] for cell 'myuart'
Finished Parsing XDC File [c:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.gen/sources_1/ip/UART_IP_0/UART_IP_0/UART_IP_0_in_context.xdc] for cell 'myuart'
Parsing XDC File [c:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'myxadc'
Finished Parsing XDC File [c:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'myxadc'
Parsing XDC File [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc:23]
Finished Parsing XDC File [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/xadc_uart_stream_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JP/Downloads/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xadc_uart_stream_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xadc_uart_stream_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1618.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for myuart. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for myxadc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ja[7] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[6] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[5] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[3] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[2] in module xadc_uart_stream is either unconnected or has no load
WARNING: [Synth 8-7129] Port ja[1] in module xadc_uart_stream is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
|2     |UART_IP_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |UART_IP  |     1|
|2     |xadc_wiz |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    12|
|5     |LUT1     |     3|
|6     |LUT2     |     4|
|7     |LUT3     |     4|
|8     |LUT4     |     6|
|9     |LUT5     |    12|
|10    |LUT6     |    10|
|11    |FDRE     |    79|
|12    |IBUF     |     4|
|13    |OBUF     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.359 ; gain = 626.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.359 ; gain = 547.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.359 ; gain = 626.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: d346a03
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1618.359 ; gain = 1018.094
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.359 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/JP/Documents/School/Grad_Project_v2/Graduate_Project/Cardia.runs/synth_1/xadc_uart_stream.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xadc_uart_stream_utilization_synth.rpt -pb xadc_uart_stream_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 15 23:29:16 2026...
