
STM32F407VGT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f0f0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b94  0800f280  0800f280  00010280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fe14  0800fe14  00011200  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fe14  0800fe14  00010e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fe1c  0800fe1c  00011200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fe1c  0800fe1c  00010e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fe20  0800fe20  00010e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800fe24  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011200  2**0
                  CONTENTS
 10 .bss          000014a4  20000200  20000200  00011200  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200016a4  200016a4  00011200  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011200  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015d66  00000000  00000000  00011230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000343a  00000000  00000000  00026f96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001358  00000000  00000000  0002a3d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f11  00000000  00000000  0002b728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023e1a  00000000  00000000  0002c639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019508  00000000  00000000  00050453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1323  00000000  00000000  0006995b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013ac7e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000670c  00000000  00000000  0013acc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000053  00000000  00000000  001413d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f268 	.word	0x0800f268

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	0800f268 	.word	0x0800f268

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	4b3f      	ldr	r3, [pc, #252]	@ (8001128 <MX_DMA_Init+0x108>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	4a3e      	ldr	r2, [pc, #248]	@ (8001128 <MX_DMA_Init+0x108>)
 8001030:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001034:	6313      	str	r3, [r2, #48]	@ 0x30
 8001036:	4b3c      	ldr	r3, [pc, #240]	@ (8001128 <MX_DMA_Init+0x108>)
 8001038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	4b38      	ldr	r3, [pc, #224]	@ (8001128 <MX_DMA_Init+0x108>)
 8001048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104a:	4a37      	ldr	r2, [pc, #220]	@ (8001128 <MX_DMA_Init+0x108>)
 800104c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001050:	6313      	str	r3, [r2, #48]	@ 0x30
 8001052:	4b35      	ldr	r3, [pc, #212]	@ (8001128 <MX_DMA_Init+0x108>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	2100      	movs	r1, #0
 8001062:	200b      	movs	r0, #11
 8001064:	f003 fa3d 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001068:	200b      	movs	r0, #11
 800106a:	f003 fa56 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	200c      	movs	r0, #12
 8001074:	f003 fa35 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001078:	200c      	movs	r0, #12
 800107a:	f003 fa4e 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	200d      	movs	r0, #13
 8001084:	f003 fa2d 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001088:	200d      	movs	r0, #13
 800108a:	f003 fa46 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2100      	movs	r1, #0
 8001092:	200e      	movs	r0, #14
 8001094:	f003 fa25 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001098:	200e      	movs	r0, #14
 800109a:	f003 fa3e 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	200f      	movs	r0, #15
 80010a4:	f003 fa1d 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80010a8:	200f      	movs	r0, #15
 80010aa:	f003 fa36 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	2010      	movs	r0, #16
 80010b4:	f003 fa15 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80010b8:	2010      	movs	r0, #16
 80010ba:	f003 fa2e 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80010be:	2200      	movs	r2, #0
 80010c0:	2100      	movs	r1, #0
 80010c2:	2011      	movs	r0, #17
 80010c4:	f003 fa0d 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80010c8:	2011      	movs	r0, #17
 80010ca:	f003 fa26 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	202f      	movs	r0, #47	@ 0x2f
 80010d4:	f003 fa05 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80010d8:	202f      	movs	r0, #47	@ 0x2f
 80010da:	f003 fa1e 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80010de:	2200      	movs	r2, #0
 80010e0:	2100      	movs	r1, #0
 80010e2:	2039      	movs	r0, #57	@ 0x39
 80010e4:	f003 f9fd 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80010e8:	2039      	movs	r0, #57	@ 0x39
 80010ea:	f003 fa16 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010ee:	2200      	movs	r2, #0
 80010f0:	2100      	movs	r1, #0
 80010f2:	203a      	movs	r0, #58	@ 0x3a
 80010f4:	f003 f9f5 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010f8:	203a      	movs	r0, #58	@ 0x3a
 80010fa:	f003 fa0e 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	2045      	movs	r0, #69	@ 0x45
 8001104:	f003 f9ed 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001108:	2045      	movs	r0, #69	@ 0x45
 800110a:	f003 fa06 	bl	800451a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800110e:	2200      	movs	r2, #0
 8001110:	2100      	movs	r1, #0
 8001112:	2046      	movs	r0, #70	@ 0x46
 8001114:	f003 f9e5 	bl	80044e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001118:	2046      	movs	r0, #70	@ 0x46
 800111a:	f003 f9fe 	bl	800451a <HAL_NVIC_EnableIRQ>

}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40023800 	.word	0x40023800

0800112c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08c      	sub	sp, #48	@ 0x30
 8001130:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001132:	f107 031c 	add.w	r3, r7, #28
 8001136:	2200      	movs	r2, #0
 8001138:	601a      	str	r2, [r3, #0]
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	60da      	str	r2, [r3, #12]
 8001140:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001142:	2300      	movs	r3, #0
 8001144:	61bb      	str	r3, [r7, #24]
 8001146:	4b55      	ldr	r3, [pc, #340]	@ (800129c <MX_GPIO_Init+0x170>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	4a54      	ldr	r2, [pc, #336]	@ (800129c <MX_GPIO_Init+0x170>)
 800114c:	f043 0310 	orr.w	r3, r3, #16
 8001150:	6313      	str	r3, [r2, #48]	@ 0x30
 8001152:	4b52      	ldr	r3, [pc, #328]	@ (800129c <MX_GPIO_Init+0x170>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	f003 0310 	and.w	r3, r3, #16
 800115a:	61bb      	str	r3, [r7, #24]
 800115c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	4b4e      	ldr	r3, [pc, #312]	@ (800129c <MX_GPIO_Init+0x170>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	4a4d      	ldr	r2, [pc, #308]	@ (800129c <MX_GPIO_Init+0x170>)
 8001168:	f043 0304 	orr.w	r3, r3, #4
 800116c:	6313      	str	r3, [r2, #48]	@ 0x30
 800116e:	4b4b      	ldr	r3, [pc, #300]	@ (800129c <MX_GPIO_Init+0x170>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001172:	f003 0304 	and.w	r3, r3, #4
 8001176:	617b      	str	r3, [r7, #20]
 8001178:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
 800117e:	4b47      	ldr	r3, [pc, #284]	@ (800129c <MX_GPIO_Init+0x170>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	4a46      	ldr	r2, [pc, #280]	@ (800129c <MX_GPIO_Init+0x170>)
 8001184:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001188:	6313      	str	r3, [r2, #48]	@ 0x30
 800118a:	4b44      	ldr	r3, [pc, #272]	@ (800129c <MX_GPIO_Init+0x170>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001192:	613b      	str	r3, [r7, #16]
 8001194:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001196:	2300      	movs	r3, #0
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	4b40      	ldr	r3, [pc, #256]	@ (800129c <MX_GPIO_Init+0x170>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	4a3f      	ldr	r2, [pc, #252]	@ (800129c <MX_GPIO_Init+0x170>)
 80011a0:	f043 0301 	orr.w	r3, r3, #1
 80011a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a6:	4b3d      	ldr	r3, [pc, #244]	@ (800129c <MX_GPIO_Init+0x170>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	60fb      	str	r3, [r7, #12]
 80011b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	4b39      	ldr	r3, [pc, #228]	@ (800129c <MX_GPIO_Init+0x170>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	4a38      	ldr	r2, [pc, #224]	@ (800129c <MX_GPIO_Init+0x170>)
 80011bc:	f043 0302 	orr.w	r3, r3, #2
 80011c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011c2:	4b36      	ldr	r3, [pc, #216]	@ (800129c <MX_GPIO_Init+0x170>)
 80011c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	607b      	str	r3, [r7, #4]
 80011d2:	4b32      	ldr	r3, [pc, #200]	@ (800129c <MX_GPIO_Init+0x170>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	4a31      	ldr	r2, [pc, #196]	@ (800129c <MX_GPIO_Init+0x170>)
 80011d8:	f043 0308 	orr.w	r3, r3, #8
 80011dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011de:	4b2f      	ldr	r3, [pc, #188]	@ (800129c <MX_GPIO_Init+0x170>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e2:	f003 0308 	and.w	r3, r3, #8
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, motorA_IN1_Pin|motorA_IN2_Pin|motorB_IN1_Pin|motorB_IN2_Pin
 80011ea:	2200      	movs	r2, #0
 80011ec:	213f      	movs	r1, #63	@ 0x3f
 80011ee:	482c      	ldr	r0, [pc, #176]	@ (80012a0 <MX_GPIO_Init+0x174>)
 80011f0:	f003 ff5a 	bl	80050a8 <HAL_GPIO_WritePin>
                          |motorC_IN2_Pin|motorC_IN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUZZ_Pin|LED_Pin, GPIO_PIN_RESET);
 80011f4:	2200      	movs	r2, #0
 80011f6:	210c      	movs	r1, #12
 80011f8:	482a      	ldr	r0, [pc, #168]	@ (80012a4 <MX_GPIO_Init+0x178>)
 80011fa:	f003 ff55 	bl	80050a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, motorD_IN2_Pin|motorD_IN1_Pin, GPIO_PIN_RESET);
 80011fe:	2200      	movs	r2, #0
 8001200:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001204:	4828      	ldr	r0, [pc, #160]	@ (80012a8 <MX_GPIO_Init+0x17c>)
 8001206:	f003 ff4f 	bl	80050a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : motorA_IN1_Pin motorA_IN2_Pin motorB_IN1_Pin motorB_IN2_Pin
                           motorC_IN2_Pin motorC_IN1_Pin */
  GPIO_InitStruct.Pin = motorA_IN1_Pin|motorA_IN2_Pin|motorB_IN1_Pin|motorB_IN2_Pin
 800120a:	233f      	movs	r3, #63	@ 0x3f
 800120c:	61fb      	str	r3, [r7, #28]
                          |motorC_IN2_Pin|motorC_IN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120e:	2301      	movs	r3, #1
 8001210:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001216:	2300      	movs	r3, #0
 8001218:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800121a:	f107 031c 	add.w	r3, r7, #28
 800121e:	4619      	mov	r1, r3
 8001220:	481f      	ldr	r0, [pc, #124]	@ (80012a0 <MX_GPIO_Init+0x174>)
 8001222:	f003 fda5 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY1_Pin KEY2_Pin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY2_Pin;
 8001226:	2303      	movs	r3, #3
 8001228:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800122a:	2300      	movs	r3, #0
 800122c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001232:	f107 031c 	add.w	r3, r7, #28
 8001236:	4619      	mov	r1, r3
 8001238:	481a      	ldr	r0, [pc, #104]	@ (80012a4 <MX_GPIO_Init+0x178>)
 800123a:	f003 fd99 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZ_Pin LED_Pin */
  GPIO_InitStruct.Pin = BUZZ_Pin|LED_Pin;
 800123e:	230c      	movs	r3, #12
 8001240:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001242:	2301      	movs	r3, #1
 8001244:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124a:	2300      	movs	r3, #0
 800124c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	4619      	mov	r1, r3
 8001254:	4813      	ldr	r0, [pc, #76]	@ (80012a4 <MX_GPIO_Init+0x178>)
 8001256:	f003 fd8b 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT1_Pin OUT2_Pin OUT3_Pin OUT4_Pin
                           OUT5_Pin OUT6_Pin OUT7_Pin OUT8_Pin */
  GPIO_InitStruct.Pin = OUT1_Pin|OUT2_Pin|OUT3_Pin|OUT4_Pin
 800125a:	f64f 5380 	movw	r3, #64896	@ 0xfd80
 800125e:	61fb      	str	r3, [r7, #28]
                          |OUT5_Pin|OUT6_Pin|OUT7_Pin|OUT8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001260:	2300      	movs	r3, #0
 8001262:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001268:	f107 031c 	add.w	r3, r7, #28
 800126c:	4619      	mov	r1, r3
 800126e:	480c      	ldr	r0, [pc, #48]	@ (80012a0 <MX_GPIO_Init+0x174>)
 8001270:	f003 fd7e 	bl	8004d70 <HAL_GPIO_Init>

  /*Configure GPIO pins : motorD_IN2_Pin motorD_IN1_Pin */
  GPIO_InitStruct.Pin = motorD_IN2_Pin|motorD_IN1_Pin;
 8001274:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001278:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800127a:	2301      	movs	r3, #1
 800127c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001282:	2300      	movs	r3, #0
 8001284:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	4619      	mov	r1, r3
 800128c:	4806      	ldr	r0, [pc, #24]	@ (80012a8 <MX_GPIO_Init+0x17c>)
 800128e:	f003 fd6f 	bl	8004d70 <HAL_GPIO_Init>

}
 8001292:	bf00      	nop
 8001294:	3730      	adds	r7, #48	@ 0x30
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40023800 	.word	0x40023800
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40020800 	.word	0x40020800
 80012a8:	40020400 	.word	0x40020400

080012ac <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012b2:	4a13      	ldr	r2, [pc, #76]	@ (8001300 <MX_I2C1_Init+0x54>)
 80012b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80012b6:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012b8:	4a12      	ldr	r2, [pc, #72]	@ (8001304 <MX_I2C1_Init+0x58>)
 80012ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012bc:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012c2:	4b0e      	ldr	r3, [pc, #56]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012ca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012d0:	4b0a      	ldr	r3, [pc, #40]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012d8:	2200      	movs	r2, #0
 80012da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012dc:	4b07      	ldr	r3, [pc, #28]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012de:	2200      	movs	r2, #0
 80012e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e2:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012e8:	4804      	ldr	r0, [pc, #16]	@ (80012fc <MX_I2C1_Init+0x50>)
 80012ea:	f003 fef7 	bl	80050dc <HAL_I2C_Init>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012f4:	f000 fd5e 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	2000021c 	.word	0x2000021c
 8001300:	40005400 	.word	0x40005400
 8001304:	00061a80 	.word	0x00061a80

08001308 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800130c:	4b12      	ldr	r3, [pc, #72]	@ (8001358 <MX_I2C3_Init+0x50>)
 800130e:	4a13      	ldr	r2, [pc, #76]	@ (800135c <MX_I2C3_Init+0x54>)
 8001310:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001312:	4b11      	ldr	r3, [pc, #68]	@ (8001358 <MX_I2C3_Init+0x50>)
 8001314:	4a12      	ldr	r2, [pc, #72]	@ (8001360 <MX_I2C3_Init+0x58>)
 8001316:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001318:	4b0f      	ldr	r3, [pc, #60]	@ (8001358 <MX_I2C3_Init+0x50>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800131e:	4b0e      	ldr	r3, [pc, #56]	@ (8001358 <MX_I2C3_Init+0x50>)
 8001320:	2200      	movs	r2, #0
 8001322:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001324:	4b0c      	ldr	r3, [pc, #48]	@ (8001358 <MX_I2C3_Init+0x50>)
 8001326:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800132a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800132c:	4b0a      	ldr	r3, [pc, #40]	@ (8001358 <MX_I2C3_Init+0x50>)
 800132e:	2200      	movs	r2, #0
 8001330:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <MX_I2C3_Init+0x50>)
 8001334:	2200      	movs	r2, #0
 8001336:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001338:	4b07      	ldr	r3, [pc, #28]	@ (8001358 <MX_I2C3_Init+0x50>)
 800133a:	2200      	movs	r2, #0
 800133c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800133e:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <MX_I2C3_Init+0x50>)
 8001340:	2200      	movs	r2, #0
 8001342:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001344:	4804      	ldr	r0, [pc, #16]	@ (8001358 <MX_I2C3_Init+0x50>)
 8001346:	f003 fec9 	bl	80050dc <HAL_I2C_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001350:	f000 fd30 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001354:	bf00      	nop
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000270 	.word	0x20000270
 800135c:	40005c00 	.word	0x40005c00
 8001360:	000186a0 	.word	0x000186a0

08001364 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08c      	sub	sp, #48	@ 0x30
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a46      	ldr	r2, [pc, #280]	@ (800149c <HAL_I2C_MspInit+0x138>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d12c      	bne.n	80013e0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001386:	2300      	movs	r3, #0
 8001388:	61bb      	str	r3, [r7, #24]
 800138a:	4b45      	ldr	r3, [pc, #276]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138e:	4a44      	ldr	r2, [pc, #272]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 8001390:	f043 0302 	orr.w	r3, r3, #2
 8001394:	6313      	str	r3, [r2, #48]	@ 0x30
 8001396:	4b42      	ldr	r3, [pc, #264]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	61bb      	str	r3, [r7, #24]
 80013a0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80013a2:	23c0      	movs	r3, #192	@ 0xc0
 80013a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a6:	2312      	movs	r3, #18
 80013a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ae:	2303      	movs	r3, #3
 80013b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013b2:	2304      	movs	r3, #4
 80013b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b6:	f107 031c 	add.w	r3, r7, #28
 80013ba:	4619      	mov	r1, r3
 80013bc:	4839      	ldr	r0, [pc, #228]	@ (80014a4 <HAL_I2C_MspInit+0x140>)
 80013be:	f003 fcd7 	bl	8004d70 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
 80013c6:	4b36      	ldr	r3, [pc, #216]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 80013c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ca:	4a35      	ldr	r2, [pc, #212]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 80013cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d2:	4b33      	ldr	r3, [pc, #204]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80013de:	e058      	b.n	8001492 <HAL_I2C_MspInit+0x12e>
  else if(i2cHandle->Instance==I2C3)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a30      	ldr	r2, [pc, #192]	@ (80014a8 <HAL_I2C_MspInit+0x144>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d153      	bne.n	8001492 <HAL_I2C_MspInit+0x12e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	4b2c      	ldr	r3, [pc, #176]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	4a2b      	ldr	r2, [pc, #172]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 80013f4:	f043 0304 	orr.w	r3, r3, #4
 80013f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013fa:	4b29      	ldr	r3, [pc, #164]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	f003 0304 	and.w	r3, r3, #4
 8001402:	613b      	str	r3, [r7, #16]
 8001404:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	4b25      	ldr	r3, [pc, #148]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a24      	ldr	r2, [pc, #144]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b22      	ldr	r3, [pc, #136]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001422:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001426:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001428:	2312      	movs	r3, #18
 800142a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001430:	2303      	movs	r3, #3
 8001432:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001434:	2304      	movs	r3, #4
 8001436:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001438:	f107 031c 	add.w	r3, r7, #28
 800143c:	4619      	mov	r1, r3
 800143e:	481b      	ldr	r0, [pc, #108]	@ (80014ac <HAL_I2C_MspInit+0x148>)
 8001440:	f003 fc96 	bl	8004d70 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001444:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001448:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800144a:	2312      	movs	r3, #18
 800144c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001452:	2303      	movs	r3, #3
 8001454:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001456:	2304      	movs	r3, #4
 8001458:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145a:	f107 031c 	add.w	r3, r7, #28
 800145e:	4619      	mov	r1, r3
 8001460:	4813      	ldr	r0, [pc, #76]	@ (80014b0 <HAL_I2C_MspInit+0x14c>)
 8001462:	f003 fc85 	bl	8004d70 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	60bb      	str	r3, [r7, #8]
 800146a:	4b0d      	ldr	r3, [pc, #52]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146e:	4a0c      	ldr	r2, [pc, #48]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 8001470:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001474:	6413      	str	r3, [r2, #64]	@ 0x40
 8001476:	4b0a      	ldr	r3, [pc, #40]	@ (80014a0 <HAL_I2C_MspInit+0x13c>)
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	2100      	movs	r1, #0
 8001486:	2048      	movs	r0, #72	@ 0x48
 8001488:	f003 f82b 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 800148c:	2048      	movs	r0, #72	@ 0x48
 800148e:	f003 f844 	bl	800451a <HAL_NVIC_EnableIRQ>
}
 8001492:	bf00      	nop
 8001494:	3730      	adds	r7, #48	@ 0x30
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40005400 	.word	0x40005400
 80014a0:	40023800 	.word	0x40023800
 80014a4:	40020400 	.word	0x40020400
 80014a8:	40005c00 	.word	0x40005c00
 80014ac:	40020800 	.word	0x40020800
 80014b0:	40020000 	.word	0x40020000

080014b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
Trace_PID.target_val=0;
 80014ba:	4bb2      	ldr	r3, [pc, #712]	@ (8001784 <main+0x2d0>)
 80014bc:	f04f 0200 	mov.w	r2, #0
 80014c0:	619a      	str	r2, [r3, #24]
Angle_PID.target_val=0;
 80014c2:	4bb1      	ldr	r3, [pc, #708]	@ (8001788 <main+0x2d4>)
 80014c4:	f04f 0200 	mov.w	r2, #0
 80014c8:	619a      	str	r2, [r3, #24]
Servo_PID_Down.target_val=320;
 80014ca:	4bb0      	ldr	r3, [pc, #704]	@ (800178c <main+0x2d8>)
 80014cc:	4ab0      	ldr	r2, [pc, #704]	@ (8001790 <main+0x2dc>)
 80014ce:	601a      	str	r2, [r3, #0]
Servo_PID_Up.target_val=240;
 80014d0:	4bb0      	ldr	r3, [pc, #704]	@ (8001794 <main+0x2e0>)
 80014d2:	4ab1      	ldr	r2, [pc, #708]	@ (8001798 <main+0x2e4>)
 80014d4:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014d6:	f002 fe93 	bl	8004200 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014da:	f000 f9af 	bl	800183c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014de:	f7ff fe25 	bl	800112c <MX_GPIO_Init>
  MX_DMA_Init();
 80014e2:	f7ff fd9d 	bl	8001020 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80014e6:	f001 fa45 	bl	8002974 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80014ea:	f7ff fedf 	bl	80012ac <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80014ee:	f001 fa6b 	bl	80029c8 <MX_USART3_UART_Init>
  MX_TIM12_Init();
 80014f2:	f000 ffe1 	bl	80024b8 <MX_TIM12_Init>
  MX_TIM7_Init();
 80014f6:	f000 ffa9 	bl	800244c <MX_TIM7_Init>
  MX_UART4_Init();
 80014fa:	f001 f9bd 	bl	8002878 <MX_UART4_Init>
  MX_UART5_Init();
 80014fe:	f001 f9e5 	bl	80028cc <MX_UART5_Init>
  MX_TIM2_Init();
 8001502:	f000 fe5f 	bl	80021c4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001506:	f000 ff4d 	bl	80023a4 <MX_TIM4_Init>
  MX_USART6_UART_Init();
 800150a:	f001 fa87 	bl	8002a1c <MX_USART6_UART_Init>
  MX_TIM3_Init();
 800150e:	f000 fef5 	bl	80022fc <MX_TIM3_Init>
  MX_TIM14_Init();
 8001512:	f001 f83f 	bl	8002594 <MX_TIM14_Init>
  MX_USART1_UART_Init();
 8001516:	f001 fa03 	bl	8002920 <MX_USART1_UART_Init>
  MX_I2C3_Init();
 800151a:	f7ff fef5 	bl	8001308 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  /*USER Init BEGIN*/
  HAL_Delay(20);
 800151e:	2014      	movs	r0, #20
 8001520:	f002 fee0 	bl	80042e4 <HAL_Delay>
  OLED_Init();
 8001524:	f002 f8ae 	bl	8003684 <OLED_Init>

  PID_Trace_init(&Trace_PID,Trace_PID.target_val,Trace_PID_Kp,Trace_PID_Ki,Trace_PID_Kd);
 8001528:	4b96      	ldr	r3, [pc, #600]	@ (8001784 <main+0x2d0>)
 800152a:	edd3 7a06 	vldr	s15, [r3, #24]
 800152e:	4b9b      	ldr	r3, [pc, #620]	@ (800179c <main+0x2e8>)
 8001530:	ed93 7a00 	vldr	s14, [r3]
 8001534:	4b9a      	ldr	r3, [pc, #616]	@ (80017a0 <main+0x2ec>)
 8001536:	edd3 6a00 	vldr	s13, [r3]
 800153a:	4b9a      	ldr	r3, [pc, #616]	@ (80017a4 <main+0x2f0>)
 800153c:	ed93 6a00 	vldr	s12, [r3]
 8001540:	eef0 1a46 	vmov.f32	s3, s12
 8001544:	eeb0 1a66 	vmov.f32	s2, s13
 8001548:	eef0 0a47 	vmov.f32	s1, s14
 800154c:	eeb0 0a67 	vmov.f32	s0, s15
 8001550:	488c      	ldr	r0, [pc, #560]	@ (8001784 <main+0x2d0>)
 8001552:	f001 ff9b 	bl	800348c <PID_Trace_init>
  PID_param_init(&PIDL,PIDL.target_val,PIDL_Kp,PIDL_Ki,PIDL_Kd);
 8001556:	4b94      	ldr	r3, [pc, #592]	@ (80017a8 <main+0x2f4>)
 8001558:	edd3 7a00 	vldr	s15, [r3]
 800155c:	4b93      	ldr	r3, [pc, #588]	@ (80017ac <main+0x2f8>)
 800155e:	ed93 7a00 	vldr	s14, [r3]
 8001562:	4b93      	ldr	r3, [pc, #588]	@ (80017b0 <main+0x2fc>)
 8001564:	edd3 6a00 	vldr	s13, [r3]
 8001568:	4b92      	ldr	r3, [pc, #584]	@ (80017b4 <main+0x300>)
 800156a:	ed93 6a00 	vldr	s12, [r3]
 800156e:	eef0 1a46 	vmov.f32	s3, s12
 8001572:	eeb0 1a66 	vmov.f32	s2, s13
 8001576:	eef0 0a47 	vmov.f32	s1, s14
 800157a:	eeb0 0a67 	vmov.f32	s0, s15
 800157e:	488a      	ldr	r0, [pc, #552]	@ (80017a8 <main+0x2f4>)
 8001580:	f002 fc74 	bl	8003e6c <PID_param_init>
  PID_param_init(&PIDR,PIDR.target_val,PIDR_Kp,PIDR_Ki,PIDR_Kd);
 8001584:	4b8c      	ldr	r3, [pc, #560]	@ (80017b8 <main+0x304>)
 8001586:	edd3 7a00 	vldr	s15, [r3]
 800158a:	4b8c      	ldr	r3, [pc, #560]	@ (80017bc <main+0x308>)
 800158c:	ed93 7a00 	vldr	s14, [r3]
 8001590:	4b8b      	ldr	r3, [pc, #556]	@ (80017c0 <main+0x30c>)
 8001592:	edd3 6a00 	vldr	s13, [r3]
 8001596:	4b8b      	ldr	r3, [pc, #556]	@ (80017c4 <main+0x310>)
 8001598:	ed93 6a00 	vldr	s12, [r3]
 800159c:	eef0 1a46 	vmov.f32	s3, s12
 80015a0:	eeb0 1a66 	vmov.f32	s2, s13
 80015a4:	eef0 0a47 	vmov.f32	s1, s14
 80015a8:	eeb0 0a67 	vmov.f32	s0, s15
 80015ac:	4882      	ldr	r0, [pc, #520]	@ (80017b8 <main+0x304>)
 80015ae:	f002 fc5d 	bl	8003e6c <PID_param_init>
  PID_Angle_init(&Angle_PID, Angle_PID.target_val, Angle_PID_Kp, Angle_PID_Ki, Angle_PID_Kd);
 80015b2:	4b75      	ldr	r3, [pc, #468]	@ (8001788 <main+0x2d4>)
 80015b4:	edd3 7a06 	vldr	s15, [r3, #24]
 80015b8:	4b83      	ldr	r3, [pc, #524]	@ (80017c8 <main+0x314>)
 80015ba:	ed93 7a00 	vldr	s14, [r3]
 80015be:	4b83      	ldr	r3, [pc, #524]	@ (80017cc <main+0x318>)
 80015c0:	edd3 6a00 	vldr	s13, [r3]
 80015c4:	4b82      	ldr	r3, [pc, #520]	@ (80017d0 <main+0x31c>)
 80015c6:	ed93 6a00 	vldr	s12, [r3]
 80015ca:	eef0 1a46 	vmov.f32	s3, s12
 80015ce:	eeb0 1a66 	vmov.f32	s2, s13
 80015d2:	eef0 0a47 	vmov.f32	s1, s14
 80015d6:	eeb0 0a67 	vmov.f32	s0, s15
 80015da:	486b      	ldr	r0, [pc, #428]	@ (8001788 <main+0x2d4>)
 80015dc:	f001 fe7f 	bl	80032de <PID_Angle_init>
  PID_Servo_init(&Servo_PID_Down, Servo_PID_Down.target_val, Servo_PID_Kp, Servo_PID_Ki, Servo_PID_Kd);
 80015e0:	4b6a      	ldr	r3, [pc, #424]	@ (800178c <main+0x2d8>)
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	4b7b      	ldr	r3, [pc, #492]	@ (80017d4 <main+0x320>)
 80015e8:	ed93 7a00 	vldr	s14, [r3]
 80015ec:	4b7a      	ldr	r3, [pc, #488]	@ (80017d8 <main+0x324>)
 80015ee:	edd3 6a00 	vldr	s13, [r3]
 80015f2:	4b7a      	ldr	r3, [pc, #488]	@ (80017dc <main+0x328>)
 80015f4:	ed93 6a00 	vldr	s12, [r3]
 80015f8:	eef0 1a46 	vmov.f32	s3, s12
 80015fc:	eeb0 1a66 	vmov.f32	s2, s13
 8001600:	eef0 0a47 	vmov.f32	s1, s14
 8001604:	eeb0 0a67 	vmov.f32	s0, s15
 8001608:	4860      	ldr	r0, [pc, #384]	@ (800178c <main+0x2d8>)
 800160a:	f002 fce1 	bl	8003fd0 <PID_Servo_init>
  PID_Servo_init(&Servo_PID_Up, Servo_PID_Up.target_val, Servo_PID_Kp, Servo_PID_Ki, Servo_PID_Kd);
 800160e:	4b61      	ldr	r3, [pc, #388]	@ (8001794 <main+0x2e0>)
 8001610:	edd3 7a00 	vldr	s15, [r3]
 8001614:	4b6f      	ldr	r3, [pc, #444]	@ (80017d4 <main+0x320>)
 8001616:	ed93 7a00 	vldr	s14, [r3]
 800161a:	4b6f      	ldr	r3, [pc, #444]	@ (80017d8 <main+0x324>)
 800161c:	edd3 6a00 	vldr	s13, [r3]
 8001620:	4b6e      	ldr	r3, [pc, #440]	@ (80017dc <main+0x328>)
 8001622:	ed93 6a00 	vldr	s12, [r3]
 8001626:	eef0 1a46 	vmov.f32	s3, s12
 800162a:	eeb0 1a66 	vmov.f32	s2, s13
 800162e:	eef0 0a47 	vmov.f32	s1, s14
 8001632:	eeb0 0a67 	vmov.f32	s0, s15
 8001636:	4857      	ldr	r0, [pc, #348]	@ (8001794 <main+0x2e0>)
 8001638:	f002 fcca 	bl	8003fd0 <PID_Servo_init>
  /*USER Init END*/
  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)RxBuffer,sizeof(RxBuffer));   //
 800163c:	22ff      	movs	r2, #255	@ 0xff
 800163e:	4968      	ldr	r1, [pc, #416]	@ (80017e0 <main+0x32c>)
 8001640:	4868      	ldr	r0, [pc, #416]	@ (80017e4 <main+0x330>)
 8001642:	f007 fd07 	bl	8009054 <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *)RxBuffer2,sizeof(RxBuffer2));   //
 8001646:	22ff      	movs	r2, #255	@ 0xff
 8001648:	4967      	ldr	r1, [pc, #412]	@ (80017e8 <main+0x334>)
 800164a:	4868      	ldr	r0, [pc, #416]	@ (80017ec <main+0x338>)
 800164c:	f007 fd02 	bl	8009054 <HAL_UARTEx_ReceiveToIdle_DMA>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t *)RxBuffer3,sizeof(RxBuffer3));   //
 8001650:	22ff      	movs	r2, #255	@ 0xff
 8001652:	4967      	ldr	r1, [pc, #412]	@ (80017f0 <main+0x33c>)
 8001654:	4867      	ldr	r0, [pc, #412]	@ (80017f4 <main+0x340>)
 8001656:	f007 fcfd 	bl	8009054 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart2.hdmarx, DMA_IT_HT);          //
 800165a:	4b62      	ldr	r3, [pc, #392]	@ (80017e4 <main+0x330>)
 800165c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	4b60      	ldr	r3, [pc, #384]	@ (80017e4 <main+0x330>)
 8001664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 0208 	bic.w	r2, r2, #8
 800166c:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);          //
 800166e:	4b61      	ldr	r3, [pc, #388]	@ (80017f4 <main+0x340>)
 8001670:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	4b5f      	ldr	r3, [pc, #380]	@ (80017f4 <main+0x340>)
 8001678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 0208 	bic.w	r2, r2, #8
 8001680:	601a      	str	r2, [r3, #0]
  __HAL_DMA_DISABLE_IT(huart1.hdmarx, DMA_IT_HT);          //
 8001682:	4b5a      	ldr	r3, [pc, #360]	@ (80017ec <main+0x338>)
 8001684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	4b58      	ldr	r3, [pc, #352]	@ (80017ec <main+0x338>)
 800168c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f022 0208 	bic.w	r2, r2, #8
 8001694:	601a      	str	r2, [r3, #0]

  HAL_UART_Transmit_DMA(&huart2, JY62_z_Zero, sizeof(JY62_z_Zero));
 8001696:	2203      	movs	r2, #3
 8001698:	4957      	ldr	r1, [pc, #348]	@ (80017f8 <main+0x344>)
 800169a:	4852      	ldr	r0, [pc, #328]	@ (80017e4 <main+0x330>)
 800169c:	f007 fc5e 	bl	8008f5c <HAL_UART_Transmit_DMA>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80016a0:	2100      	movs	r1, #0
 80016a2:	4856      	ldr	r0, [pc, #344]	@ (80017fc <main+0x348>)
 80016a4:	f006 fbc6 	bl	8007e34 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80016a8:	2104      	movs	r1, #4
 80016aa:	4854      	ldr	r0, [pc, #336]	@ (80017fc <main+0x348>)
 80016ac:	f006 fbc2 	bl	8007e34 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80016b0:	2108      	movs	r1, #8
 80016b2:	4852      	ldr	r0, [pc, #328]	@ (80017fc <main+0x348>)
 80016b4:	f006 fbbe 	bl	8007e34 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80016b8:	210c      	movs	r1, #12
 80016ba:	4850      	ldr	r0, [pc, #320]	@ (80017fc <main+0x348>)
 80016bc:	f006 fbba 	bl	8007e34 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 80016c0:	2100      	movs	r1, #0
 80016c2:	484f      	ldr	r0, [pc, #316]	@ (8001800 <main+0x34c>)
 80016c4:	f006 fbb6 	bl	8007e34 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 80016c8:	2104      	movs	r1, #4
 80016ca:	484d      	ldr	r0, [pc, #308]	@ (8001800 <main+0x34c>)
 80016cc:	f006 fbb2 	bl	8007e34 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start_IT(&htim7);
 80016d0:	484c      	ldr	r0, [pc, #304]	@ (8001804 <main+0x350>)
 80016d2:	f006 fae5 	bl	8007ca0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 80016d6:	484c      	ldr	r0, [pc, #304]	@ (8001808 <main+0x354>)
 80016d8:	f006 fae2 	bl	8007ca0 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80016dc:	213c      	movs	r1, #60	@ 0x3c
 80016de:	484b      	ldr	r0, [pc, #300]	@ (800180c <main+0x358>)
 80016e0:	f006 fd16 	bl	8008110 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80016e4:	213c      	movs	r1, #60	@ 0x3c
 80016e6:	484a      	ldr	r0, [pc, #296]	@ (8001810 <main+0x35c>)
 80016e8:	f006 fd12 	bl	8008110 <HAL_TIM_Encoder_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  { now_angle_down=Get_Servo_Angle_Down();
 80016ec:	f002 fcc6 	bl	800407c <Get_Servo_Angle_Down>
 80016f0:	eef0 7a40 	vmov.f32	s15, s0
 80016f4:	4b47      	ldr	r3, [pc, #284]	@ (8001814 <main+0x360>)
 80016f6:	edc3 7a00 	vstr	s15, [r3]
    now_angle_up=Get_Servo_Angle_Up();
 80016fa:	f002 fcd7 	bl	80040ac <Get_Servo_Angle_Up>
 80016fe:	eef0 7a40 	vmov.f32	s15, s0
 8001702:	4b45      	ldr	r3, [pc, #276]	@ (8001818 <main+0x364>)
 8001704:	edc3 7a00 	vstr	s15, [r3]
	Get_Sensor_Trace();
 8001708:	f001 fe94 	bl	8003434 <Get_Sensor_Trace>

//	      OLED_NewFrame();
//	  sprintf(message,"DDD:%.2dcm",Trace_error());
//    OLED_PrintString(1, 16, message, &font16x16, 0);//I2C
//		  OLED_ShowFrame();
      OLED_NewFrame();
 800170c:	f002 f816 	bl	800373c <OLED_NewFrame>
	  sprintf(message,"distanceR:%.2f",Angle_y);
 8001710:	4b42      	ldr	r3, [pc, #264]	@ (800181c <main+0x368>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff17 	bl	8000548 <__aeabi_f2d>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	4940      	ldr	r1, [pc, #256]	@ (8001820 <main+0x36c>)
 8001720:	4840      	ldr	r0, [pc, #256]	@ (8001824 <main+0x370>)
 8001722:	f009 fd1f 	bl	800b164 <siprintf>
	  OLED_PrintString(1, 16, message, &font16x16, 0);
 8001726:	2300      	movs	r3, #0
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	4b3f      	ldr	r3, [pc, #252]	@ (8001828 <main+0x374>)
 800172c:	4a3d      	ldr	r2, [pc, #244]	@ (8001824 <main+0x370>)
 800172e:	2110      	movs	r1, #16
 8001730:	2001      	movs	r0, #1
 8001732:	f002 fa29 	bl	8003b88 <OLED_PrintString>
	  sprintf(message,"speedl:%.2f",Angle_x);
 8001736:	4b3d      	ldr	r3, [pc, #244]	@ (800182c <main+0x378>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe ff04 	bl	8000548 <__aeabi_f2d>
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	493a      	ldr	r1, [pc, #232]	@ (8001830 <main+0x37c>)
 8001746:	4837      	ldr	r0, [pc, #220]	@ (8001824 <main+0x370>)
 8001748:	f009 fd0c 	bl	800b164 <siprintf>
	  OLED_PrintString(1, 32, message, &font16x16, 0);
 800174c:	2300      	movs	r3, #0
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	4b35      	ldr	r3, [pc, #212]	@ (8001828 <main+0x374>)
 8001752:	4a34      	ldr	r2, [pc, #208]	@ (8001824 <main+0x370>)
 8001754:	2120      	movs	r1, #32
 8001756:	2001      	movs	r0, #1
 8001758:	f002 fa16 	bl	8003b88 <OLED_PrintString>
	  sprintf(message,"speedr:%d",speednow2);
 800175c:	4b35      	ldr	r3, [pc, #212]	@ (8001834 <main+0x380>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	461a      	mov	r2, r3
 8001762:	4935      	ldr	r1, [pc, #212]	@ (8001838 <main+0x384>)
 8001764:	482f      	ldr	r0, [pc, #188]	@ (8001824 <main+0x370>)
 8001766:	f009 fcfd 	bl	800b164 <siprintf>
	  OLED_PrintString(1, 48, message, &font16x16, 0);
 800176a:	2300      	movs	r3, #0
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	4b2e      	ldr	r3, [pc, #184]	@ (8001828 <main+0x374>)
 8001770:	4a2c      	ldr	r2, [pc, #176]	@ (8001824 <main+0x370>)
 8001772:	2130      	movs	r1, #48	@ 0x30
 8001774:	2001      	movs	r0, #1
 8001776:	f002 fa07 	bl	8003b88 <OLED_PrintString>
	  OLED_ShowFrame();
 800177a:	f001 ffeb 	bl	8003754 <OLED_ShowFrame>
  { now_angle_down=Get_Servo_Angle_Down();
 800177e:	bf00      	nop
 8001780:	e7b4      	b.n	80016ec <main+0x238>
 8001782:	bf00      	nop
 8001784:	20000328 	.word	0x20000328
 8001788:	20000348 	.word	0x20000348
 800178c:	20000368 	.word	0x20000368
 8001790:	43a00000 	.word	0x43a00000
 8001794:	2000038c 	.word	0x2000038c
 8001798:	43700000 	.word	0x43700000
 800179c:	200002c4 	.word	0x200002c4
 80017a0:	200002c8 	.word	0x200002c8
 80017a4:	200002cc 	.word	0x200002cc
 80017a8:	200002d8 	.word	0x200002d8
 80017ac:	20000000 	.word	0x20000000
 80017b0:	20000004 	.word	0x20000004
 80017b4:	20000008 	.word	0x20000008
 80017b8:	20000300 	.word	0x20000300
 80017bc:	2000000c 	.word	0x2000000c
 80017c0:	20000010 	.word	0x20000010
 80017c4:	20000014 	.word	0x20000014
 80017c8:	20000018 	.word	0x20000018
 80017cc:	2000001c 	.word	0x2000001c
 80017d0:	20000020 	.word	0x20000020
 80017d4:	20000024 	.word	0x20000024
 80017d8:	200002d0 	.word	0x200002d0
 80017dc:	200002d4 	.word	0x200002d4
 80017e0:	200004b0 	.word	0x200004b0
 80017e4:	20000b68 	.word	0x20000b68
 80017e8:	200005b0 	.word	0x200005b0
 80017ec:	20000b20 	.word	0x20000b20
 80017f0:	200006b0 	.word	0x200006b0
 80017f4:	20000bb0 	.word	0x20000bb0
 80017f8:	20000028 	.word	0x20000028
 80017fc:	200008e0 	.word	0x200008e0
 8001800:	20000a00 	.word	0x20000a00
 8001804:	200009b8 	.word	0x200009b8
 8001808:	20000a48 	.word	0x20000a48
 800180c:	20000928 	.word	0x20000928
 8001810:	20000970 	.word	0x20000970
 8001814:	200008cc 	.word	0x200008cc
 8001818:	200008d0 	.word	0x200008d0
 800181c:	200008d8 	.word	0x200008d8
 8001820:	0800f280 	.word	0x0800f280
 8001824:	200003b0 	.word	0x200003b0
 8001828:	0800f9b8 	.word	0x0800f9b8
 800182c:	200008d4 	.word	0x200008d4
 8001830:	0800f290 	.word	0x0800f290
 8001834:	200008c8 	.word	0x200008c8
 8001838:	0800f29c 	.word	0x0800f29c

0800183c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b094      	sub	sp, #80	@ 0x50
 8001840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001842:	f107 0320 	add.w	r3, r7, #32
 8001846:	2230      	movs	r2, #48	@ 0x30
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f009 fd2d 	bl	800b2aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001850:	f107 030c 	add.w	r3, r7, #12
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001860:	2300      	movs	r3, #0
 8001862:	60bb      	str	r3, [r7, #8]
 8001864:	4b28      	ldr	r3, [pc, #160]	@ (8001908 <SystemClock_Config+0xcc>)
 8001866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001868:	4a27      	ldr	r2, [pc, #156]	@ (8001908 <SystemClock_Config+0xcc>)
 800186a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001870:	4b25      	ldr	r3, [pc, #148]	@ (8001908 <SystemClock_Config+0xcc>)
 8001872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001874:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001878:	60bb      	str	r3, [r7, #8]
 800187a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800187c:	2300      	movs	r3, #0
 800187e:	607b      	str	r3, [r7, #4]
 8001880:	4b22      	ldr	r3, [pc, #136]	@ (800190c <SystemClock_Config+0xd0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a21      	ldr	r2, [pc, #132]	@ (800190c <SystemClock_Config+0xd0>)
 8001886:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b1f      	ldr	r3, [pc, #124]	@ (800190c <SystemClock_Config+0xd0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001898:	2302      	movs	r3, #2
 800189a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800189c:	2301      	movs	r3, #1
 800189e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018a0:	2310      	movs	r3, #16
 80018a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a4:	2302      	movs	r3, #2
 80018a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018a8:	2300      	movs	r3, #0
 80018aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018ac:	2308      	movs	r3, #8
 80018ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80018b0:	23a8      	movs	r3, #168	@ 0xa8
 80018b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018b4:	2302      	movs	r3, #2
 80018b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018b8:	2304      	movs	r3, #4
 80018ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018bc:	f107 0320 	add.w	r3, r7, #32
 80018c0:	4618      	mov	r0, r3
 80018c2:	f005 fd45 	bl	8007350 <HAL_RCC_OscConfig>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018cc:	f000 fa72 	bl	8001db4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018d0:	230f      	movs	r3, #15
 80018d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d4:	2302      	movs	r3, #2
 80018d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018dc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018e8:	f107 030c 	add.w	r3, r7, #12
 80018ec:	2105      	movs	r1, #5
 80018ee:	4618      	mov	r0, r3
 80018f0:	f005 ffa6 	bl	8007840 <HAL_RCC_ClockConfig>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80018fa:	f000 fa5b 	bl	8001db4 <Error_Handler>
  }
}
 80018fe:	bf00      	nop
 8001900:	3750      	adds	r7, #80	@ 0x50
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800
 800190c:	40007000 	.word	0x40007000

08001910 <HAL_UARTEx_RxEventCallback>:
}




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){ //
 8001910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001914:	b088      	sub	sp, #32
 8001916:	af06      	add	r7, sp, #24
 8001918:	6078      	str	r0, [r7, #4]
 800191a:	460b      	mov	r3, r1
 800191c:	807b      	strh	r3, [r7, #2]
	if(huart==&huart1){
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a99      	ldr	r2, [pc, #612]	@ (8001b88 <HAL_UARTEx_RxEventCallback+0x278>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d161      	bne.n	80019ea <HAL_UARTEx_RxEventCallback+0xda>
		memset(message, 0, sizeof(message));  // 
 8001926:	22ff      	movs	r2, #255	@ 0xff
 8001928:	2100      	movs	r1, #0
 800192a:	4898      	ldr	r0, [pc, #608]	@ (8001b8c <HAL_UARTEx_RxEventCallback+0x27c>)
 800192c:	f009 fcbd 	bl	800b2aa <memset>
		 if (Size < sizeof(RxBuffer2)) {
 8001930:	887b      	ldrh	r3, [r7, #2]
 8001932:	2bfe      	cmp	r3, #254	@ 0xfe
 8001934:	d804      	bhi.n	8001940 <HAL_UARTEx_RxEventCallback+0x30>
		            RxBuffer2[Size] = '\0';  // 
 8001936:	887b      	ldrh	r3, [r7, #2]
 8001938:	4a95      	ldr	r2, [pc, #596]	@ (8001b90 <HAL_UARTEx_RxEventCallback+0x280>)
 800193a:	2100      	movs	r1, #0
 800193c:	54d1      	strb	r1, [r2, r3]
 800193e:	e003      	b.n	8001948 <HAL_UARTEx_RxEventCallback+0x38>
		        } else {
		            RxBuffer2[sizeof(RxBuffer2) - 1] = '\0';  // 
 8001940:	4b93      	ldr	r3, [pc, #588]	@ (8001b90 <HAL_UARTEx_RxEventCallback+0x280>)
 8001942:	2200      	movs	r2, #0
 8001944:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
		        }
//PID

		 if (sscanf(RxBuffer2, "PIDL %f %f %f", &PIDL_Kp, &PIDL_Ki, &PIDL_Kd) == 3) {
 8001948:	4b92      	ldr	r3, [pc, #584]	@ (8001b94 <HAL_UARTEx_RxEventCallback+0x284>)
 800194a:	9300      	str	r3, [sp, #0]
 800194c:	4b92      	ldr	r3, [pc, #584]	@ (8001b98 <HAL_UARTEx_RxEventCallback+0x288>)
 800194e:	4a93      	ldr	r2, [pc, #588]	@ (8001b9c <HAL_UARTEx_RxEventCallback+0x28c>)
 8001950:	4993      	ldr	r1, [pc, #588]	@ (8001ba0 <HAL_UARTEx_RxEventCallback+0x290>)
 8001952:	488f      	ldr	r0, [pc, #572]	@ (8001b90 <HAL_UARTEx_RxEventCallback+0x280>)
 8001954:	f009 fc28 	bl	800b1a8 <siscanf>
 8001958:	4603      	mov	r3, r0
 800195a:	2b03      	cmp	r3, #3
 800195c:	d10b      	bne.n	8001976 <HAL_UARTEx_RxEventCallback+0x66>
			 PIDL.Kp=PIDL_Kp;
 800195e:	4b8f      	ldr	r3, [pc, #572]	@ (8001b9c <HAL_UARTEx_RxEventCallback+0x28c>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a90      	ldr	r2, [pc, #576]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0x294>)
 8001964:	6113      	str	r3, [r2, #16]
			 PIDL.Ki=PIDL_Ki;
 8001966:	4b8c      	ldr	r3, [pc, #560]	@ (8001b98 <HAL_UARTEx_RxEventCallback+0x288>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a8e      	ldr	r2, [pc, #568]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0x294>)
 800196c:	6153      	str	r3, [r2, #20]
			 PIDL.Kd=PIDL_Kd;
 800196e:	4b89      	ldr	r3, [pc, #548]	@ (8001b94 <HAL_UARTEx_RxEventCallback+0x284>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a8c      	ldr	r2, [pc, #560]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0x294>)
 8001974:	6193      	str	r3, [r2, #24]


		        }
		 if (sscanf(RxBuffer2, "speedl %f", &PIDL.target_val)== 1) {
 8001976:	4a8b      	ldr	r2, [pc, #556]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0x294>)
 8001978:	498b      	ldr	r1, [pc, #556]	@ (8001ba8 <HAL_UARTEx_RxEventCallback+0x298>)
 800197a:	4885      	ldr	r0, [pc, #532]	@ (8001b90 <HAL_UARTEx_RxEventCallback+0x280>)
 800197c:	f009 fc14 	bl	800b1a8 <siscanf>
 8001980:	4603      	mov	r3, r0
 8001982:	2b01      	cmp	r3, #1
 8001984:	d103      	bne.n	800198e <HAL_UARTEx_RxEventCallback+0x7e>
			 PIDL.target_val=PIDL.target_val;
 8001986:	4b87      	ldr	r3, [pc, #540]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0x294>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a86      	ldr	r2, [pc, #536]	@ (8001ba4 <HAL_UARTEx_RxEventCallback+0x294>)
 800198c:	6013      	str	r3, [r2, #0]

	         }

//PID
		 if (sscanf(RxBuffer2, "PIDR %f %f %f", &PIDR_Kp, &PIDR_Ki, &PIDR_Kd) == 3) {
 800198e:	4b87      	ldr	r3, [pc, #540]	@ (8001bac <HAL_UARTEx_RxEventCallback+0x29c>)
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	4b87      	ldr	r3, [pc, #540]	@ (8001bb0 <HAL_UARTEx_RxEventCallback+0x2a0>)
 8001994:	4a87      	ldr	r2, [pc, #540]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0x2a4>)
 8001996:	4988      	ldr	r1, [pc, #544]	@ (8001bb8 <HAL_UARTEx_RxEventCallback+0x2a8>)
 8001998:	487d      	ldr	r0, [pc, #500]	@ (8001b90 <HAL_UARTEx_RxEventCallback+0x280>)
 800199a:	f009 fc05 	bl	800b1a8 <siscanf>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b03      	cmp	r3, #3
 80019a2:	d10b      	bne.n	80019bc <HAL_UARTEx_RxEventCallback+0xac>
			 PIDR.Kp=PIDR_Kp;
 80019a4:	4b83      	ldr	r3, [pc, #524]	@ (8001bb4 <HAL_UARTEx_RxEventCallback+0x2a4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a84      	ldr	r2, [pc, #528]	@ (8001bbc <HAL_UARTEx_RxEventCallback+0x2ac>)
 80019aa:	6113      	str	r3, [r2, #16]
			 PIDR.Ki=PIDR_Ki;
 80019ac:	4b80      	ldr	r3, [pc, #512]	@ (8001bb0 <HAL_UARTEx_RxEventCallback+0x2a0>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a82      	ldr	r2, [pc, #520]	@ (8001bbc <HAL_UARTEx_RxEventCallback+0x2ac>)
 80019b2:	6153      	str	r3, [r2, #20]
			 PIDR.Kd=PIDR_Kd;
 80019b4:	4b7d      	ldr	r3, [pc, #500]	@ (8001bac <HAL_UARTEx_RxEventCallback+0x29c>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a80      	ldr	r2, [pc, #512]	@ (8001bbc <HAL_UARTEx_RxEventCallback+0x2ac>)
 80019ba:	6193      	str	r3, [r2, #24]
		        }
		 if (sscanf(RxBuffer2, "speedr %f", &PIDR.target_val)== 1) {
 80019bc:	4a7f      	ldr	r2, [pc, #508]	@ (8001bbc <HAL_UARTEx_RxEventCallback+0x2ac>)
 80019be:	4980      	ldr	r1, [pc, #512]	@ (8001bc0 <HAL_UARTEx_RxEventCallback+0x2b0>)
 80019c0:	4873      	ldr	r0, [pc, #460]	@ (8001b90 <HAL_UARTEx_RxEventCallback+0x280>)
 80019c2:	f009 fbf1 	bl	800b1a8 <siscanf>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d103      	bne.n	80019d4 <HAL_UARTEx_RxEventCallback+0xc4>
			 PIDR.target_val=PIDR.target_val;
 80019cc:	4b7b      	ldr	r3, [pc, #492]	@ (8001bbc <HAL_UARTEx_RxEventCallback+0x2ac>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a7a      	ldr	r2, [pc, #488]	@ (8001bbc <HAL_UARTEx_RxEventCallback+0x2ac>)
 80019d2:	6013      	str	r3, [r2, #0]

	         }
		 if (sscanf(RxBuffer2, "anglex %f,angley %f", &Angle_x,&Angle_y)== 2) {
 80019d4:	4b7b      	ldr	r3, [pc, #492]	@ (8001bc4 <HAL_UARTEx_RxEventCallback+0x2b4>)
 80019d6:	4a7c      	ldr	r2, [pc, #496]	@ (8001bc8 <HAL_UARTEx_RxEventCallback+0x2b8>)
 80019d8:	497c      	ldr	r1, [pc, #496]	@ (8001bcc <HAL_UARTEx_RxEventCallback+0x2bc>)
 80019da:	486d      	ldr	r0, [pc, #436]	@ (8001b90 <HAL_UARTEx_RxEventCallback+0x280>)
 80019dc:	f009 fbe4 	bl	800b1a8 <siscanf>
//		 if (sscanf(RxBuffer2, "angley %f", &Angle_y)== 1) {
//			 Angle_y=Angle_y;
//
//	         }

	   	 HAL_UARTEx_ReceiveToIdle_DMA(&huart1, (uint8_t *)RxBuffer2,sizeof(RxBuffer2));   //
 80019e0:	22ff      	movs	r2, #255	@ 0xff
 80019e2:	496b      	ldr	r1, [pc, #428]	@ (8001b90 <HAL_UARTEx_RxEventCallback+0x280>)
 80019e4:	4868      	ldr	r0, [pc, #416]	@ (8001b88 <HAL_UARTEx_RxEventCallback+0x278>)
 80019e6:	f007 fb35 	bl	8009054 <HAL_UARTEx_ReceiveToIdle_DMA>


	}


	if(huart==&huart2){  //JY62 
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a78      	ldr	r2, [pc, #480]	@ (8001bd0 <HAL_UARTEx_RxEventCallback+0x2c0>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	f040 80aa 	bne.w	8001b48 <HAL_UARTEx_RxEventCallback+0x238>
		if(RxBuffer[22]==0x55){
 80019f4:	4b77      	ldr	r3, [pc, #476]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80019f6:	7d9b      	ldrb	r3, [r3, #22]
 80019f8:	2b55      	cmp	r3, #85	@ 0x55
 80019fa:	d16e      	bne.n	8001ada <HAL_UARTEx_RxEventCallback+0x1ca>
			if(RxBuffer[23]==0x53){
 80019fc:	4b75      	ldr	r3, [pc, #468]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 80019fe:	7ddb      	ldrb	r3, [r3, #23]
 8001a00:	2b53      	cmp	r3, #83	@ 0x53
 8001a02:	d16a      	bne.n	8001ada <HAL_UARTEx_RxEventCallback+0x1ca>
				RollX = (float)(((short)(RxBuffer[25]<<8)|RxBuffer[24])/32768.0*180);//
 8001a04:	4b73      	ldr	r3, [pc, #460]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001a06:	7e5b      	ldrb	r3, [r3, #25]
 8001a08:	b21b      	sxth	r3, r3
 8001a0a:	021b      	lsls	r3, r3, #8
 8001a0c:	b21b      	sxth	r3, r3
 8001a0e:	461a      	mov	r2, r3
 8001a10:	4b70      	ldr	r3, [pc, #448]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001a12:	7e1b      	ldrb	r3, [r3, #24]
 8001a14:	4313      	orrs	r3, r2
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fd84 	bl	8000524 <__aeabi_i2d>
 8001a1c:	f04f 0200 	mov.w	r2, #0
 8001a20:	4b6d      	ldr	r3, [pc, #436]	@ (8001bd8 <HAL_UARTEx_RxEventCallback+0x2c8>)
 8001a22:	f7fe ff13 	bl	800084c <__aeabi_ddiv>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	4610      	mov	r0, r2
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	f04f 0200 	mov.w	r2, #0
 8001a32:	4b6a      	ldr	r3, [pc, #424]	@ (8001bdc <HAL_UARTEx_RxEventCallback+0x2cc>)
 8001a34:	f7fe fde0 	bl	80005f8 <__aeabi_dmul>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4610      	mov	r0, r2
 8001a3e:	4619      	mov	r1, r3
 8001a40:	f7ff f8d2 	bl	8000be8 <__aeabi_d2f>
 8001a44:	4603      	mov	r3, r0
 8001a46:	4a66      	ldr	r2, [pc, #408]	@ (8001be0 <HAL_UARTEx_RxEventCallback+0x2d0>)
 8001a48:	6013      	str	r3, [r2, #0]
				PitchY = (float)((short)((RxBuffer[27]<<8)|RxBuffer[26])/32768.0*180);
 8001a4a:	4b62      	ldr	r3, [pc, #392]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001a4c:	7edb      	ldrb	r3, [r3, #27]
 8001a4e:	b21b      	sxth	r3, r3
 8001a50:	021b      	lsls	r3, r3, #8
 8001a52:	b21a      	sxth	r2, r3
 8001a54:	4b5f      	ldr	r3, [pc, #380]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001a56:	7e9b      	ldrb	r3, [r3, #26]
 8001a58:	b21b      	sxth	r3, r3
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	b21b      	sxth	r3, r3
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7fe fd60 	bl	8000524 <__aeabi_i2d>
 8001a64:	f04f 0200 	mov.w	r2, #0
 8001a68:	4b5b      	ldr	r3, [pc, #364]	@ (8001bd8 <HAL_UARTEx_RxEventCallback+0x2c8>)
 8001a6a:	f7fe feef 	bl	800084c <__aeabi_ddiv>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4610      	mov	r0, r2
 8001a74:	4619      	mov	r1, r3
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	4b58      	ldr	r3, [pc, #352]	@ (8001bdc <HAL_UARTEx_RxEventCallback+0x2cc>)
 8001a7c:	f7fe fdbc 	bl	80005f8 <__aeabi_dmul>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4610      	mov	r0, r2
 8001a86:	4619      	mov	r1, r3
 8001a88:	f7ff f8ae 	bl	8000be8 <__aeabi_d2f>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	4a55      	ldr	r2, [pc, #340]	@ (8001be4 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8001a90:	6013      	str	r3, [r2, #0]
				YawZ = (float)((short)((RxBuffer[29]<<8)|RxBuffer[28])/32768.0*180);
 8001a92:	4b50      	ldr	r3, [pc, #320]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001a94:	7f5b      	ldrb	r3, [r3, #29]
 8001a96:	b21b      	sxth	r3, r3
 8001a98:	021b      	lsls	r3, r3, #8
 8001a9a:	b21a      	sxth	r2, r3
 8001a9c:	4b4d      	ldr	r3, [pc, #308]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001a9e:	7f1b      	ldrb	r3, [r3, #28]
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	b21b      	sxth	r3, r3
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7fe fd3c 	bl	8000524 <__aeabi_i2d>
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	4b49      	ldr	r3, [pc, #292]	@ (8001bd8 <HAL_UARTEx_RxEventCallback+0x2c8>)
 8001ab2:	f7fe fecb 	bl	800084c <__aeabi_ddiv>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4610      	mov	r0, r2
 8001abc:	4619      	mov	r1, r3
 8001abe:	f04f 0200 	mov.w	r2, #0
 8001ac2:	4b46      	ldr	r3, [pc, #280]	@ (8001bdc <HAL_UARTEx_RxEventCallback+0x2cc>)
 8001ac4:	f7fe fd98 	bl	80005f8 <__aeabi_dmul>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	460b      	mov	r3, r1
 8001acc:	4610      	mov	r0, r2
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f7ff f88a 	bl	8000be8 <__aeabi_d2f>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	4a44      	ldr	r2, [pc, #272]	@ (8001be8 <HAL_UARTEx_RxEventCallback+0x2d8>)
 8001ad8:	6013      	str	r3, [r2, #0]
		}

//		sprintf(TxBuffer,"%.2f,%.2f,%.2f,%d,%d,%.2f,%.2f,%.2f,%.2f\n",
//				RollX,PitchY,YawZ,speednow,speednow2,
//				PIDL.target_val,PIDL.output_val,PIDR.target_val,PIDR.output_val);
		sprintf(TxBuffer,"%.2f,%.2f,%.2f,%.2f\n",Servo_PID_Up.target_val,Angle_y,Servo_PID_Up.output_val,Servo_PID_Up.Error);
 8001ada:	4b44      	ldr	r3, [pc, #272]	@ (8001bec <HAL_UARTEx_RxEventCallback+0x2dc>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7fe fd32 	bl	8000548 <__aeabi_f2d>
 8001ae4:	4682      	mov	sl, r0
 8001ae6:	468b      	mov	fp, r1
 8001ae8:	4b36      	ldr	r3, [pc, #216]	@ (8001bc4 <HAL_UARTEx_RxEventCallback+0x2b4>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7fe fd2b 	bl	8000548 <__aeabi_f2d>
 8001af2:	4604      	mov	r4, r0
 8001af4:	460d      	mov	r5, r1
 8001af6:	4b3d      	ldr	r3, [pc, #244]	@ (8001bec <HAL_UARTEx_RxEventCallback+0x2dc>)
 8001af8:	6a1b      	ldr	r3, [r3, #32]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7fe fd24 	bl	8000548 <__aeabi_f2d>
 8001b00:	4680      	mov	r8, r0
 8001b02:	4689      	mov	r9, r1
 8001b04:	4b39      	ldr	r3, [pc, #228]	@ (8001bec <HAL_UARTEx_RxEventCallback+0x2dc>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fd1d 	bl	8000548 <__aeabi_f2d>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	460b      	mov	r3, r1
 8001b12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001b16:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001b1a:	e9cd 4500 	strd	r4, r5, [sp]
 8001b1e:	4652      	mov	r2, sl
 8001b20:	465b      	mov	r3, fp
 8001b22:	4933      	ldr	r1, [pc, #204]	@ (8001bf0 <HAL_UARTEx_RxEventCallback+0x2e0>)
 8001b24:	4833      	ldr	r0, [pc, #204]	@ (8001bf4 <HAL_UARTEx_RxEventCallback+0x2e4>)
 8001b26:	f009 fb1d 	bl	800b164 <siprintf>
     	HAL_UART_Transmit_DMA(&huart1, (uint8_t *)TxBuffer, strlen(TxBuffer));   //
 8001b2a:	4832      	ldr	r0, [pc, #200]	@ (8001bf4 <HAL_UARTEx_RxEventCallback+0x2e4>)
 8001b2c:	f7fe fba0 	bl	8000270 <strlen>
 8001b30:	4603      	mov	r3, r0
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	461a      	mov	r2, r3
 8001b36:	492f      	ldr	r1, [pc, #188]	@ (8001bf4 <HAL_UARTEx_RxEventCallback+0x2e4>)
 8001b38:	4813      	ldr	r0, [pc, #76]	@ (8001b88 <HAL_UARTEx_RxEventCallback+0x278>)
 8001b3a:	f007 fa0f 	bl	8008f5c <HAL_UART_Transmit_DMA>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, (uint8_t *)RxBuffer,sizeof(RxBuffer));   //
 8001b3e:	22ff      	movs	r2, #255	@ 0xff
 8001b40:	4924      	ldr	r1, [pc, #144]	@ (8001bd4 <HAL_UARTEx_RxEventCallback+0x2c4>)
 8001b42:	4823      	ldr	r0, [pc, #140]	@ (8001bd0 <HAL_UARTEx_RxEventCallback+0x2c0>)
 8001b44:	f007 fa86 	bl	8009054 <HAL_UARTEx_ReceiveToIdle_DMA>
	}


	if(huart==&huart3){
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a2b      	ldr	r2, [pc, #172]	@ (8001bf8 <HAL_UARTEx_RxEventCallback+0x2e8>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d115      	bne.n	8001b7c <HAL_UARTEx_RxEventCallback+0x26c>
		memset(message, 0, sizeof(message));  // 
 8001b50:	22ff      	movs	r2, #255	@ 0xff
 8001b52:	2100      	movs	r1, #0
 8001b54:	480d      	ldr	r0, [pc, #52]	@ (8001b8c <HAL_UARTEx_RxEventCallback+0x27c>)
 8001b56:	f009 fba8 	bl	800b2aa <memset>
		 if (Size < sizeof(RxBuffer3)) {
 8001b5a:	887b      	ldrh	r3, [r7, #2]
 8001b5c:	2bfe      	cmp	r3, #254	@ 0xfe
 8001b5e:	d804      	bhi.n	8001b6a <HAL_UARTEx_RxEventCallback+0x25a>
		            RxBuffer3[Size] = '\0';  // 
 8001b60:	887b      	ldrh	r3, [r7, #2]
 8001b62:	4a26      	ldr	r2, [pc, #152]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0x2ec>)
 8001b64:	2100      	movs	r1, #0
 8001b66:	54d1      	strb	r1, [r2, r3]
 8001b68:	e003      	b.n	8001b72 <HAL_UARTEx_RxEventCallback+0x262>
		        } else {
		            RxBuffer3[sizeof(RxBuffer3) - 1] = '\0';  // 
 8001b6a:	4b24      	ldr	r3, [pc, #144]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0x2ec>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
		        }

//
//		HAL_UART_Transmit_DMA(&huart3, (uint8_t *)RxBuffer3, strlen(RxBuffer3));
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, (uint8_t *)RxBuffer3,sizeof(RxBuffer3));   //
 8001b72:	22ff      	movs	r2, #255	@ 0xff
 8001b74:	4921      	ldr	r1, [pc, #132]	@ (8001bfc <HAL_UARTEx_RxEventCallback+0x2ec>)
 8001b76:	4820      	ldr	r0, [pc, #128]	@ (8001bf8 <HAL_UARTEx_RxEventCallback+0x2e8>)
 8001b78:	f007 fa6c 	bl	8009054 <HAL_UARTEx_ReceiveToIdle_DMA>





}
 8001b7c:	bf00      	nop
 8001b7e:	3708      	adds	r7, #8
 8001b80:	46bd      	mov	sp, r7
 8001b82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b86:	bf00      	nop
 8001b88:	20000b20 	.word	0x20000b20
 8001b8c:	200003b0 	.word	0x200003b0
 8001b90:	200005b0 	.word	0x200005b0
 8001b94:	20000008 	.word	0x20000008
 8001b98:	20000004 	.word	0x20000004
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	0800f2a8 	.word	0x0800f2a8
 8001ba4:	200002d8 	.word	0x200002d8
 8001ba8:	0800f2b8 	.word	0x0800f2b8
 8001bac:	20000014 	.word	0x20000014
 8001bb0:	20000010 	.word	0x20000010
 8001bb4:	2000000c 	.word	0x2000000c
 8001bb8:	0800f2c4 	.word	0x0800f2c4
 8001bbc:	20000300 	.word	0x20000300
 8001bc0:	0800f2d4 	.word	0x0800f2d4
 8001bc4:	200008d8 	.word	0x200008d8
 8001bc8:	200008d4 	.word	0x200008d4
 8001bcc:	0800f2e0 	.word	0x0800f2e0
 8001bd0:	20000b68 	.word	0x20000b68
 8001bd4:	200004b0 	.word	0x200004b0
 8001bd8:	40e00000 	.word	0x40e00000
 8001bdc:	40668000 	.word	0x40668000
 8001be0:	200008b0 	.word	0x200008b0
 8001be4:	200008b4 	.word	0x200008b4
 8001be8:	200008b8 	.word	0x200008b8
 8001bec:	2000038c 	.word	0x2000038c
 8001bf0:	0800f2f4 	.word	0x0800f2f4
 8001bf4:	200007b0 	.word	0x200007b0
 8001bf8:	20000bb0 	.word	0x20000bb0
 8001bfc:	200006b0 	.word	0x200006b0

08001c00 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {//
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
	if(huart==&huart1){


	}

	if(huart == &huart2) {
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	4a06      	ldr	r2, [pc, #24]	@ (8001c24 <HAL_UART_TxCpltCallback+0x24>)
 8001c0c:	4293      	cmp	r3, r2
 8001c0e:	d104      	bne.n	8001c1a <HAL_UART_TxCpltCallback+0x1a>

	     memset(TxBuffer, 0, sizeof(TxBuffer));
 8001c10:	22ff      	movs	r2, #255	@ 0xff
 8001c12:	2100      	movs	r1, #0
 8001c14:	4804      	ldr	r0, [pc, #16]	@ (8001c28 <HAL_UART_TxCpltCallback+0x28>)
 8001c16:	f009 fb48 	bl	800b2aa <memset>


  }
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000b68 	.word	0x20000b68
 8001c28:	200007b0 	.word	0x200007b0

08001c2c <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
    if(htim==&htim14){
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a4d      	ldr	r2, [pc, #308]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0x140>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d131      	bne.n	8001ca0 <HAL_TIM_PeriodElapsedCallback+0x74>

    	PID_Servo_realize(&Servo_PID_Down,Angle_x);
 8001c3c:	4b4c      	ldr	r3, [pc, #304]	@ (8001d70 <HAL_TIM_PeriodElapsedCallback+0x144>)
 8001c3e:	edd3 7a00 	vldr	s15, [r3]
 8001c42:	eeb0 0a67 	vmov.f32	s0, s15
 8001c46:	484b      	ldr	r0, [pc, #300]	@ (8001d74 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001c48:	f002 fa48 	bl	80040dc <PID_Servo_realize>
    	PID_Servo_realize(&Servo_PID_Up,Angle_y);
 8001c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8001d78 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001c4e:	edd3 7a00 	vldr	s15, [r3]
 8001c52:	eeb0 0a67 	vmov.f32	s0, s15
 8001c56:	4849      	ldr	r0, [pc, #292]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001c58:	f002 fa40 	bl	80040dc <PID_Servo_realize>
    	Set_Servo_Angle_Down(Get_Servo_Angle_Down()+Servo_PID_Down.output_val);
 8001c5c:	f002 fa0e 	bl	800407c <Get_Servo_Angle_Down>
 8001c60:	eeb0 7a40 	vmov.f32	s14, s0
 8001c64:	4b43      	ldr	r3, [pc, #268]	@ (8001d74 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001c66:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c72:	ee17 3a90 	vmov	r3, s15
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f002 f9c7 	bl	800400c <Set_Servo_Angle_Down>
    	Set_Servo_Angle_Up(Get_Servo_Angle_Up()+Servo_PID_Up.output_val);
 8001c7e:	f002 fa15 	bl	80040ac <Get_Servo_Angle_Up>
 8001c82:	eeb0 7a40 	vmov.f32	s14, s0
 8001c86:	4b3d      	ldr	r3, [pc, #244]	@ (8001d7c <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001c88:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c94:	ee17 3a90 	vmov	r3, s15
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f002 f9d2 	bl	8004044 <Set_Servo_Angle_Up>
    }
	if(htim==&htim7){
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	4a37      	ldr	r2, [pc, #220]	@ (8001d80 <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d15c      	bne.n	8001d62 <HAL_TIM_PeriodElapsedCallback+0x136>
		speednow=10*(short)__HAL_TIM_GetCounter(&htim3);
 8001ca8:	4b36      	ldr	r3, [pc, #216]	@ (8001d84 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cae:	b21b      	sxth	r3, r3
 8001cb0:	461a      	mov	r2, r3
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	009b      	lsls	r3, r3, #2
 8001cb6:	4413      	add	r3, r2
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	461a      	mov	r2, r3
 8001cbc:	4b32      	ldr	r3, [pc, #200]	@ (8001d88 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001cbe:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SetCounter(&htim3,0);
 8001cc0:	4b30      	ldr	r3, [pc, #192]	@ (8001d84 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	625a      	str	r2, [r3, #36]	@ 0x24
        distance+=speednow/10;
 8001cc8:	4b2f      	ldr	r3, [pc, #188]	@ (8001d88 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a2f      	ldr	r2, [pc, #188]	@ (8001d8c <HAL_TIM_PeriodElapsedCallback+0x160>)
 8001cce:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd2:	1092      	asrs	r2, r2, #2
 8001cd4:	17db      	asrs	r3, r3, #31
 8001cd6:	1ad2      	subs	r2, r2, r3
 8001cd8:	4b2d      	ldr	r3, [pc, #180]	@ (8001d90 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4413      	add	r3, r2
 8001cde:	4a2c      	ldr	r2, [pc, #176]	@ (8001d90 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001ce0:	6013      	str	r3, [r2, #0]

        speednow2=10*(short)__HAL_TIM_GetCounter(&htim4);
 8001ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8001d94 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce8:	b21b      	sxth	r3, r3
 8001cea:	461a      	mov	r2, r3
 8001cec:	4613      	mov	r3, r2
 8001cee:	009b      	lsls	r3, r3, #2
 8001cf0:	4413      	add	r3, r2
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	4b28      	ldr	r3, [pc, #160]	@ (8001d98 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001cf8:	601a      	str	r2, [r3, #0]
        __HAL_TIM_SetCounter(&htim4,0);
 8001cfa:	4b26      	ldr	r3, [pc, #152]	@ (8001d94 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	625a      	str	r2, [r3, #36]	@ 0x24
        distance2+=(speednow2)/10;
 8001d02:	4b25      	ldr	r3, [pc, #148]	@ (8001d98 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a21      	ldr	r2, [pc, #132]	@ (8001d8c <HAL_TIM_PeriodElapsedCallback+0x160>)
 8001d08:	fb82 1203 	smull	r1, r2, r2, r3
 8001d0c:	1092      	asrs	r2, r2, #2
 8001d0e:	17db      	asrs	r3, r3, #31
 8001d10:	1ad2      	subs	r2, r2, r3
 8001d12:	4b22      	ldr	r3, [pc, #136]	@ (8001d9c <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4413      	add	r3, r2
 8001d18:	4a20      	ldr	r2, [pc, #128]	@ (8001d9c <HAL_TIM_PeriodElapsedCallback+0x170>)
 8001d1a:	6013      	str	r3, [r2, #0]


        PID_Trace_realize(&Trace_PID, Trace_error());
 8001d1c:	f001 fbd4 	bl	80034c8 <Trace_error>
 8001d20:	ee07 0a90 	vmov	s15, r0
 8001d24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d28:	eeb0 0a67 	vmov.f32	s0, s15
 8001d2c:	481c      	ldr	r0, [pc, #112]	@ (8001da0 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001d2e:	f001 fbf7 	bl	8003520 <PID_Trace_realize>
        PID_Angle_realize(&Angle_PID,YawZ);
 8001d32:	4b1c      	ldr	r3, [pc, #112]	@ (8001da4 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001d34:	edd3 7a00 	vldr	s15, [r3]
 8001d38:	eeb0 0a67 	vmov.f32	s0, s15
 8001d3c:	481a      	ldr	r0, [pc, #104]	@ (8001da8 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001d3e:	f001 faed 	bl	800331c <PID_Angle_realize>

        Set_motor_speedL(&PIDL,PIDL.target_val );
 8001d42:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001d44:	edd3 7a00 	vldr	s15, [r3]
 8001d48:	eeb0 0a67 	vmov.f32	s0, s15
 8001d4c:	4817      	ldr	r0, [pc, #92]	@ (8001dac <HAL_TIM_PeriodElapsedCallback+0x180>)
 8001d4e:	f002 f84d 	bl	8003dec <Set_motor_speedL>
        Set_motor_speedR(&PIDR,PIDR.target_val );
 8001d52:	4b17      	ldr	r3, [pc, #92]	@ (8001db0 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001d54:	edd3 7a00 	vldr	s15, [r3]
 8001d58:	eeb0 0a67 	vmov.f32	s0, s15
 8001d5c:	4814      	ldr	r0, [pc, #80]	@ (8001db0 <HAL_TIM_PeriodElapsedCallback+0x184>)
 8001d5e:	f002 f865 	bl	8003e2c <Set_motor_speedR>





}
 8001d62:	bf00      	nop
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000a48 	.word	0x20000a48
 8001d70:	200008d4 	.word	0x200008d4
 8001d74:	20000368 	.word	0x20000368
 8001d78:	200008d8 	.word	0x200008d8
 8001d7c:	2000038c 	.word	0x2000038c
 8001d80:	200009b8 	.word	0x200009b8
 8001d84:	20000928 	.word	0x20000928
 8001d88:	200008c0 	.word	0x200008c0
 8001d8c:	66666667 	.word	0x66666667
 8001d90:	200008bc 	.word	0x200008bc
 8001d94:	20000970 	.word	0x20000970
 8001d98:	200008c8 	.word	0x200008c8
 8001d9c:	200008c4 	.word	0x200008c4
 8001da0:	20000328 	.word	0x20000328
 8001da4:	200008b8 	.word	0x200008b8
 8001da8:	20000348 	.word	0x20000348
 8001dac:	200002d8 	.word	0x200002d8
 8001db0:	20000300 	.word	0x20000300

08001db4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001db8:	b672      	cpsid	i
}
 8001dba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dbc:	bf00      	nop
 8001dbe:	e7fd      	b.n	8001dbc <Error_Handler+0x8>

08001dc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	607b      	str	r3, [r7, #4]
 8001dca:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <HAL_MspInit+0x4c>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dce:	4a0f      	ldr	r2, [pc, #60]	@ (8001e0c <HAL_MspInit+0x4c>)
 8001dd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <HAL_MspInit+0x4c>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dde:	607b      	str	r3, [r7, #4]
 8001de0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	603b      	str	r3, [r7, #0]
 8001de6:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <HAL_MspInit+0x4c>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dea:	4a08      	ldr	r2, [pc, #32]	@ (8001e0c <HAL_MspInit+0x4c>)
 8001dec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001df2:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <HAL_MspInit+0x4c>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dfa:	603b      	str	r3, [r7, #0]
 8001dfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	40023800 	.word	0x40023800

08001e10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <NMI_Handler+0x4>

08001e18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e1c:	bf00      	nop
 8001e1e:	e7fd      	b.n	8001e1c <HardFault_Handler+0x4>

08001e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e24:	bf00      	nop
 8001e26:	e7fd      	b.n	8001e24 <MemManage_Handler+0x4>

08001e28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e2c:	bf00      	nop
 8001e2e:	e7fd      	b.n	8001e2c <BusFault_Handler+0x4>

08001e30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e34:	bf00      	nop
 8001e36:	e7fd      	b.n	8001e34 <UsageFault_Handler+0x4>

08001e38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e3c:	bf00      	nop
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e46:	b480      	push	{r7}
 8001e48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e58:	bf00      	nop
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e66:	f002 fa1d 	bl	80042a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8001e74:	4802      	ldr	r0, [pc, #8]	@ (8001e80 <DMA1_Stream0_IRQHandler+0x10>)
 8001e76:	f002 fd03 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000d00 	.word	0x20000d00

08001e84 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001e88:	4802      	ldr	r0, [pc, #8]	@ (8001e94 <DMA1_Stream1_IRQHandler+0x10>)
 8001e8a:	f002 fcf9 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000f40 	.word	0x20000f40

08001e98 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001e9c:	4802      	ldr	r0, [pc, #8]	@ (8001ea8 <DMA1_Stream2_IRQHandler+0x10>)
 8001e9e:	f002 fcef 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	20000c40 	.word	0x20000c40

08001eac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001eb0:	4802      	ldr	r0, [pc, #8]	@ (8001ebc <DMA1_Stream3_IRQHandler+0x10>)
 8001eb2:	f002 fce5 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	20000fa0 	.word	0x20000fa0

08001ec0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001ec4:	4802      	ldr	r0, [pc, #8]	@ (8001ed0 <DMA1_Stream4_IRQHandler+0x10>)
 8001ec6:	f002 fcdb 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000ca0 	.word	0x20000ca0

08001ed4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001ed8:	4802      	ldr	r0, [pc, #8]	@ (8001ee4 <DMA1_Stream5_IRQHandler+0x10>)
 8001eda:	f002 fcd1 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001ede:	bf00      	nop
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000e80 	.word	0x20000e80

08001ee8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001eec:	4802      	ldr	r0, [pc, #8]	@ (8001ef8 <DMA1_Stream6_IRQHandler+0x10>)
 8001eee:	f002 fcc7 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000ee0 	.word	0x20000ee0

08001efc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001f00:	4802      	ldr	r0, [pc, #8]	@ (8001f0c <USART1_IRQHandler+0x10>)
 8001f02:	f007 f901 	bl	8009108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	20000b20 	.word	0x20000b20

08001f10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001f14:	4802      	ldr	r0, [pc, #8]	@ (8001f20 <USART2_IRQHandler+0x10>)
 8001f16:	f007 f8f7 	bl	8009108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000b68 	.word	0x20000b68

08001f24 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f28:	4802      	ldr	r0, [pc, #8]	@ (8001f34 <USART3_IRQHandler+0x10>)
 8001f2a:	f007 f8ed 	bl	8009108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f2e:	bf00      	nop
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000bb0 	.word	0x20000bb0

08001f38 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001f3c:	4802      	ldr	r0, [pc, #8]	@ (8001f48 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001f3e:	f006 f975 	bl	800822c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000a48 	.word	0x20000a48

08001f4c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8001f50:	4802      	ldr	r0, [pc, #8]	@ (8001f5c <DMA1_Stream7_IRQHandler+0x10>)
 8001f52:	f002 fc95 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000d60 	.word	0x20000d60

08001f60 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001f64:	4802      	ldr	r0, [pc, #8]	@ (8001f70 <UART4_IRQHandler+0x10>)
 8001f66:	f007 f8cf 	bl	8009108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000a90 	.word	0x20000a90

08001f74 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001f78:	4802      	ldr	r0, [pc, #8]	@ (8001f84 <UART5_IRQHandler+0x10>)
 8001f7a:	f007 f8c5 	bl	8009108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	20000ad8 	.word	0x20000ad8

08001f88 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001f8c:	4802      	ldr	r0, [pc, #8]	@ (8001f98 <TIM7_IRQHandler+0x10>)
 8001f8e:	f006 f94d 	bl	800822c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	200009b8 	.word	0x200009b8

08001f9c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8001fa0:	4802      	ldr	r0, [pc, #8]	@ (8001fac <DMA2_Stream1_IRQHandler+0x10>)
 8001fa2:	f002 fc6d 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20001000 	.word	0x20001000

08001fb0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001fb4:	4802      	ldr	r0, [pc, #8]	@ (8001fc0 <DMA2_Stream2_IRQHandler+0x10>)
 8001fb6:	f002 fc63 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	20000dc0 	.word	0x20000dc0

08001fc4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8001fc8:	4802      	ldr	r0, [pc, #8]	@ (8001fd4 <DMA2_Stream6_IRQHandler+0x10>)
 8001fca:	f002 fc59 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	20001060 	.word	0x20001060

08001fd8 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001fdc:	4802      	ldr	r0, [pc, #8]	@ (8001fe8 <DMA2_Stream7_IRQHandler+0x10>)
 8001fde:	f002 fc4f 	bl	8004880 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000e20 	.word	0x20000e20

08001fec <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001ff0:	4802      	ldr	r0, [pc, #8]	@ (8001ffc <USART6_IRQHandler+0x10>)
 8001ff2:	f007 f889 	bl	8009108 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000bf8 	.word	0x20000bf8

08002000 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8002004:	4802      	ldr	r0, [pc, #8]	@ (8002010 <I2C3_EV_IRQHandler+0x10>)
 8002006:	f003 fb6b 	bl	80056e0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000270 	.word	0x20000270

08002014 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return 1;
 8002018:	2301      	movs	r3, #1
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <_kill>:

int _kill(int pid, int sig)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800202e:	f009 f98f 	bl	800b350 <__errno>
 8002032:	4603      	mov	r3, r0
 8002034:	2216      	movs	r2, #22
 8002036:	601a      	str	r2, [r3, #0]
  return -1;
 8002038:	f04f 33ff 	mov.w	r3, #4294967295
}
 800203c:	4618      	mov	r0, r3
 800203e:	3708      	adds	r7, #8
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}

08002044 <_exit>:

void _exit (int status)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800204c:	f04f 31ff 	mov.w	r1, #4294967295
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f7ff ffe7 	bl	8002024 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002056:	bf00      	nop
 8002058:	e7fd      	b.n	8002056 <_exit+0x12>

0800205a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b086      	sub	sp, #24
 800205e:	af00      	add	r7, sp, #0
 8002060:	60f8      	str	r0, [r7, #12]
 8002062:	60b9      	str	r1, [r7, #8]
 8002064:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002066:	2300      	movs	r3, #0
 8002068:	617b      	str	r3, [r7, #20]
 800206a:	e00a      	b.n	8002082 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800206c:	f3af 8000 	nop.w
 8002070:	4601      	mov	r1, r0
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	1c5a      	adds	r2, r3, #1
 8002076:	60ba      	str	r2, [r7, #8]
 8002078:	b2ca      	uxtb	r2, r1
 800207a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	3301      	adds	r3, #1
 8002080:	617b      	str	r3, [r7, #20]
 8002082:	697a      	ldr	r2, [r7, #20]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	429a      	cmp	r2, r3
 8002088:	dbf0      	blt.n	800206c <_read+0x12>
  }

  return len;
 800208a:	687b      	ldr	r3, [r7, #4]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
 80020a4:	e009      	b.n	80020ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	1c5a      	adds	r2, r3, #1
 80020aa:	60ba      	str	r2, [r7, #8]
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	3301      	adds	r3, #1
 80020b8:	617b      	str	r3, [r7, #20]
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	429a      	cmp	r2, r3
 80020c0:	dbf1      	blt.n	80020a6 <_write+0x12>
  }
  return len;
 80020c2:	687b      	ldr	r3, [r7, #4]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3718      	adds	r7, #24
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <_close>:

int _close(int file)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020d8:	4618      	mov	r0, r3
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020f4:	605a      	str	r2, [r3, #4]
  return 0;
 80020f6:	2300      	movs	r3, #0
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <_isatty>:

int _isatty(int file)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800210c:	2301      	movs	r3, #1
}
 800210e:	4618      	mov	r0, r3
 8002110:	370c      	adds	r7, #12
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800211a:	b480      	push	{r7}
 800211c:	b085      	sub	sp, #20
 800211e:	af00      	add	r7, sp, #0
 8002120:	60f8      	str	r0, [r7, #12]
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b086      	sub	sp, #24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800213c:	4a14      	ldr	r2, [pc, #80]	@ (8002190 <_sbrk+0x5c>)
 800213e:	4b15      	ldr	r3, [pc, #84]	@ (8002194 <_sbrk+0x60>)
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002148:	4b13      	ldr	r3, [pc, #76]	@ (8002198 <_sbrk+0x64>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d102      	bne.n	8002156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002150:	4b11      	ldr	r3, [pc, #68]	@ (8002198 <_sbrk+0x64>)
 8002152:	4a12      	ldr	r2, [pc, #72]	@ (800219c <_sbrk+0x68>)
 8002154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002156:	4b10      	ldr	r3, [pc, #64]	@ (8002198 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	429a      	cmp	r2, r3
 8002162:	d207      	bcs.n	8002174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002164:	f009 f8f4 	bl	800b350 <__errno>
 8002168:	4603      	mov	r3, r0
 800216a:	220c      	movs	r2, #12
 800216c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800216e:	f04f 33ff 	mov.w	r3, #4294967295
 8002172:	e009      	b.n	8002188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002174:	4b08      	ldr	r3, [pc, #32]	@ (8002198 <_sbrk+0x64>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800217a:	4b07      	ldr	r3, [pc, #28]	@ (8002198 <_sbrk+0x64>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4413      	add	r3, r2
 8002182:	4a05      	ldr	r2, [pc, #20]	@ (8002198 <_sbrk+0x64>)
 8002184:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002186:	68fb      	ldr	r3, [r7, #12]
}
 8002188:	4618      	mov	r0, r3
 800218a:	3718      	adds	r7, #24
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	20020000 	.word	0x20020000
 8002194:	00000400 	.word	0x00000400
 8002198:	200008dc 	.word	0x200008dc
 800219c:	200016a8 	.word	0x200016a8

080021a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021a4:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <SystemInit+0x20>)
 80021a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021aa:	4a05      	ldr	r2, [pc, #20]	@ (80021c0 <SystemInit+0x20>)
 80021ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021b4:	bf00      	nop
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	e000ed00 	.word	0xe000ed00

080021c4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim12;
TIM_HandleTypeDef htim14;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08e      	sub	sp, #56	@ 0x38
 80021c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	609a      	str	r2, [r3, #8]
 80021d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021d8:	f107 0320 	add.w	r3, r7, #32
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021e2:	1d3b      	adds	r3, r7, #4
 80021e4:	2200      	movs	r2, #0
 80021e6:	601a      	str	r2, [r3, #0]
 80021e8:	605a      	str	r2, [r3, #4]
 80021ea:	609a      	str	r2, [r3, #8]
 80021ec:	60da      	str	r2, [r3, #12]
 80021ee:	611a      	str	r2, [r3, #16]
 80021f0:	615a      	str	r2, [r3, #20]
 80021f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021f4:	4b40      	ldr	r3, [pc, #256]	@ (80022f8 <MX_TIM2_Init+0x134>)
 80021f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80021fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80021fc:	4b3e      	ldr	r3, [pc, #248]	@ (80022f8 <MX_TIM2_Init+0x134>)
 80021fe:	2253      	movs	r2, #83	@ 0x53
 8002200:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002202:	4b3d      	ldr	r3, [pc, #244]	@ (80022f8 <MX_TIM2_Init+0x134>)
 8002204:	2200      	movs	r2, #0
 8002206:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002208:	4b3b      	ldr	r3, [pc, #236]	@ (80022f8 <MX_TIM2_Init+0x134>)
 800220a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800220e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002210:	4b39      	ldr	r3, [pc, #228]	@ (80022f8 <MX_TIM2_Init+0x134>)
 8002212:	2200      	movs	r2, #0
 8002214:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002216:	4b38      	ldr	r3, [pc, #224]	@ (80022f8 <MX_TIM2_Init+0x134>)
 8002218:	2200      	movs	r2, #0
 800221a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800221c:	4836      	ldr	r0, [pc, #216]	@ (80022f8 <MX_TIM2_Init+0x134>)
 800221e:	f005 fcef 	bl	8007c00 <HAL_TIM_Base_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002228:	f7ff fdc4 	bl	8001db4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800222c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002230:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002232:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002236:	4619      	mov	r1, r3
 8002238:	482f      	ldr	r0, [pc, #188]	@ (80022f8 <MX_TIM2_Init+0x134>)
 800223a:	f006 f9a9 	bl	8008590 <HAL_TIM_ConfigClockSource>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d001      	beq.n	8002248 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002244:	f7ff fdb6 	bl	8001db4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002248:	482b      	ldr	r0, [pc, #172]	@ (80022f8 <MX_TIM2_Init+0x134>)
 800224a:	f005 fd99 	bl	8007d80 <HAL_TIM_PWM_Init>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002254:	f7ff fdae 	bl	8001db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002258:	2300      	movs	r3, #0
 800225a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800225c:	2300      	movs	r3, #0
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002260:	f107 0320 	add.w	r3, r7, #32
 8002264:	4619      	mov	r1, r3
 8002266:	4824      	ldr	r0, [pc, #144]	@ (80022f8 <MX_TIM2_Init+0x134>)
 8002268:	f006 fd98 	bl	8008d9c <HAL_TIMEx_MasterConfigSynchronization>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002272:	f7ff fd9f 	bl	8001db4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002276:	2360      	movs	r3, #96	@ 0x60
 8002278:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800227a:	2300      	movs	r3, #0
 800227c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002286:	1d3b      	adds	r3, r7, #4
 8002288:	2200      	movs	r2, #0
 800228a:	4619      	mov	r1, r3
 800228c:	481a      	ldr	r0, [pc, #104]	@ (80022f8 <MX_TIM2_Init+0x134>)
 800228e:	f006 f8bd 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002298:	f7ff fd8c 	bl	8001db4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800229c:	1d3b      	adds	r3, r7, #4
 800229e:	2204      	movs	r2, #4
 80022a0:	4619      	mov	r1, r3
 80022a2:	4815      	ldr	r0, [pc, #84]	@ (80022f8 <MX_TIM2_Init+0x134>)
 80022a4:	f006 f8b2 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80022ae:	f7ff fd81 	bl	8001db4 <Error_Handler>
  }
  sConfigOC.Pulse = 100;
 80022b2:	2364      	movs	r3, #100	@ 0x64
 80022b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022b6:	1d3b      	adds	r3, r7, #4
 80022b8:	2208      	movs	r2, #8
 80022ba:	4619      	mov	r1, r3
 80022bc:	480e      	ldr	r0, [pc, #56]	@ (80022f8 <MX_TIM2_Init+0x134>)
 80022be:	f006 f8a5 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 80022c8:	f7ff fd74 	bl	8001db4 <Error_Handler>
  }
  sConfigOC.Pulse = 500;
 80022cc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80022d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80022d2:	1d3b      	adds	r3, r7, #4
 80022d4:	220c      	movs	r2, #12
 80022d6:	4619      	mov	r1, r3
 80022d8:	4807      	ldr	r0, [pc, #28]	@ (80022f8 <MX_TIM2_Init+0x134>)
 80022da:	f006 f897 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <MX_TIM2_Init+0x124>
  {
    Error_Handler();
 80022e4:	f7ff fd66 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80022e8:	4803      	ldr	r0, [pc, #12]	@ (80022f8 <MX_TIM2_Init+0x134>)
 80022ea:	f000 fa65 	bl	80027b8 <HAL_TIM_MspPostInit>

}
 80022ee:	bf00      	nop
 80022f0:	3738      	adds	r7, #56	@ 0x38
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	200008e0 	.word	0x200008e0

080022fc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08c      	sub	sp, #48	@ 0x30
 8002300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002302:	f107 030c 	add.w	r3, r7, #12
 8002306:	2224      	movs	r2, #36	@ 0x24
 8002308:	2100      	movs	r1, #0
 800230a:	4618      	mov	r0, r3
 800230c:	f008 ffcd 	bl	800b2aa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002310:	1d3b      	adds	r3, r7, #4
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002318:	4b20      	ldr	r3, [pc, #128]	@ (800239c <MX_TIM3_Init+0xa0>)
 800231a:	4a21      	ldr	r2, [pc, #132]	@ (80023a0 <MX_TIM3_Init+0xa4>)
 800231c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800231e:	4b1f      	ldr	r3, [pc, #124]	@ (800239c <MX_TIM3_Init+0xa0>)
 8002320:	2200      	movs	r2, #0
 8002322:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002324:	4b1d      	ldr	r3, [pc, #116]	@ (800239c <MX_TIM3_Init+0xa0>)
 8002326:	2200      	movs	r2, #0
 8002328:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800232a:	4b1c      	ldr	r3, [pc, #112]	@ (800239c <MX_TIM3_Init+0xa0>)
 800232c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002330:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002332:	4b1a      	ldr	r3, [pc, #104]	@ (800239c <MX_TIM3_Init+0xa0>)
 8002334:	2200      	movs	r2, #0
 8002336:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002338:	4b18      	ldr	r3, [pc, #96]	@ (800239c <MX_TIM3_Init+0xa0>)
 800233a:	2200      	movs	r2, #0
 800233c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800233e:	2301      	movs	r3, #1
 8002340:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002342:	2300      	movs	r3, #0
 8002344:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002346:	2301      	movs	r3, #1
 8002348:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800234a:	2300      	movs	r3, #0
 800234c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800234e:	2300      	movs	r3, #0
 8002350:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002352:	2300      	movs	r3, #0
 8002354:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002356:	2301      	movs	r3, #1
 8002358:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800235a:	2300      	movs	r3, #0
 800235c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800235e:	2300      	movs	r3, #0
 8002360:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002362:	f107 030c 	add.w	r3, r7, #12
 8002366:	4619      	mov	r1, r3
 8002368:	480c      	ldr	r0, [pc, #48]	@ (800239c <MX_TIM3_Init+0xa0>)
 800236a:	f005 fe2b 	bl	8007fc4 <HAL_TIM_Encoder_Init>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002374:	f7ff fd1e 	bl	8001db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002378:	2300      	movs	r3, #0
 800237a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800237c:	2300      	movs	r3, #0
 800237e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002380:	1d3b      	adds	r3, r7, #4
 8002382:	4619      	mov	r1, r3
 8002384:	4805      	ldr	r0, [pc, #20]	@ (800239c <MX_TIM3_Init+0xa0>)
 8002386:	f006 fd09 	bl	8008d9c <HAL_TIMEx_MasterConfigSynchronization>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002390:	f7ff fd10 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002394:	bf00      	nop
 8002396:	3730      	adds	r7, #48	@ 0x30
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000928 	.word	0x20000928
 80023a0:	40000400 	.word	0x40000400

080023a4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08c      	sub	sp, #48	@ 0x30
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80023aa:	f107 030c 	add.w	r3, r7, #12
 80023ae:	2224      	movs	r2, #36	@ 0x24
 80023b0:	2100      	movs	r1, #0
 80023b2:	4618      	mov	r0, r3
 80023b4:	f008 ff79 	bl	800b2aa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b8:	1d3b      	adds	r3, r7, #4
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023c0:	4b20      	ldr	r3, [pc, #128]	@ (8002444 <MX_TIM4_Init+0xa0>)
 80023c2:	4a21      	ldr	r2, [pc, #132]	@ (8002448 <MX_TIM4_Init+0xa4>)
 80023c4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80023c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002444 <MX_TIM4_Init+0xa0>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002444 <MX_TIM4_Init+0xa0>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80023d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002444 <MX_TIM4_Init+0xa0>)
 80023d4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023d8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023da:	4b1a      	ldr	r3, [pc, #104]	@ (8002444 <MX_TIM4_Init+0xa0>)
 80023dc:	2200      	movs	r2, #0
 80023de:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e0:	4b18      	ldr	r3, [pc, #96]	@ (8002444 <MX_TIM4_Init+0xa0>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80023e6:	2301      	movs	r3, #1
 80023e8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80023ee:	2301      	movs	r3, #1
 80023f0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80023f2:	2300      	movs	r3, #0
 80023f4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80023f6:	2300      	movs	r3, #0
 80023f8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80023fa:	2300      	movs	r3, #0
 80023fc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80023fe:	2301      	movs	r3, #1
 8002400:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002402:	2300      	movs	r3, #0
 8002404:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002406:	2300      	movs	r3, #0
 8002408:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800240a:	f107 030c 	add.w	r3, r7, #12
 800240e:	4619      	mov	r1, r3
 8002410:	480c      	ldr	r0, [pc, #48]	@ (8002444 <MX_TIM4_Init+0xa0>)
 8002412:	f005 fdd7 	bl	8007fc4 <HAL_TIM_Encoder_Init>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800241c:	f7ff fcca 	bl	8001db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002420:	2300      	movs	r3, #0
 8002422:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002424:	2300      	movs	r3, #0
 8002426:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002428:	1d3b      	adds	r3, r7, #4
 800242a:	4619      	mov	r1, r3
 800242c:	4805      	ldr	r0, [pc, #20]	@ (8002444 <MX_TIM4_Init+0xa0>)
 800242e:	f006 fcb5 	bl	8008d9c <HAL_TIMEx_MasterConfigSynchronization>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002438:	f7ff fcbc 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800243c:	bf00      	nop
 800243e:	3730      	adds	r7, #48	@ 0x30
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	20000970 	.word	0x20000970
 8002448:	40000800 	.word	0x40000800

0800244c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002452:	463b      	mov	r3, r7
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800245a:	4b15      	ldr	r3, [pc, #84]	@ (80024b0 <MX_TIM7_Init+0x64>)
 800245c:	4a15      	ldr	r2, [pc, #84]	@ (80024b4 <MX_TIM7_Init+0x68>)
 800245e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8400-1;
 8002460:	4b13      	ldr	r3, [pc, #76]	@ (80024b0 <MX_TIM7_Init+0x64>)
 8002462:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8002466:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002468:	4b11      	ldr	r3, [pc, #68]	@ (80024b0 <MX_TIM7_Init+0x64>)
 800246a:	2200      	movs	r2, #0
 800246c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100-1;
 800246e:	4b10      	ldr	r3, [pc, #64]	@ (80024b0 <MX_TIM7_Init+0x64>)
 8002470:	2263      	movs	r2, #99	@ 0x63
 8002472:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002474:	4b0e      	ldr	r3, [pc, #56]	@ (80024b0 <MX_TIM7_Init+0x64>)
 8002476:	2200      	movs	r2, #0
 8002478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800247a:	480d      	ldr	r0, [pc, #52]	@ (80024b0 <MX_TIM7_Init+0x64>)
 800247c:	f005 fbc0 	bl	8007c00 <HAL_TIM_Base_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8002486:	f7ff fc95 	bl	8001db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800248a:	2300      	movs	r3, #0
 800248c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800248e:	2300      	movs	r3, #0
 8002490:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002492:	463b      	mov	r3, r7
 8002494:	4619      	mov	r1, r3
 8002496:	4806      	ldr	r0, [pc, #24]	@ (80024b0 <MX_TIM7_Init+0x64>)
 8002498:	f006 fc80 	bl	8008d9c <HAL_TIMEx_MasterConfigSynchronization>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80024a2:	f7ff fc87 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80024a6:	bf00      	nop
 80024a8:	3708      	adds	r7, #8
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200009b8 	.word	0x200009b8
 80024b4:	40001400 	.word	0x40001400

080024b8 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08c      	sub	sp, #48	@ 0x30
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024be:	f107 0320 	add.w	r3, r7, #32
 80024c2:	2200      	movs	r2, #0
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	605a      	str	r2, [r3, #4]
 80024c8:	609a      	str	r2, [r3, #8]
 80024ca:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024cc:	1d3b      	adds	r3, r7, #4
 80024ce:	2200      	movs	r2, #0
 80024d0:	601a      	str	r2, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
 80024d4:	609a      	str	r2, [r3, #8]
 80024d6:	60da      	str	r2, [r3, #12]
 80024d8:	611a      	str	r2, [r3, #16]
 80024da:	615a      	str	r2, [r3, #20]
 80024dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80024de:	4b2b      	ldr	r3, [pc, #172]	@ (800258c <MX_TIM12_Init+0xd4>)
 80024e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002590 <MX_TIM12_Init+0xd8>)
 80024e2:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 840-1;
 80024e4:	4b29      	ldr	r3, [pc, #164]	@ (800258c <MX_TIM12_Init+0xd4>)
 80024e6:	f240 3247 	movw	r2, #839	@ 0x347
 80024ea:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ec:	4b27      	ldr	r3, [pc, #156]	@ (800258c <MX_TIM12_Init+0xd4>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 80024f2:	4b26      	ldr	r3, [pc, #152]	@ (800258c <MX_TIM12_Init+0xd4>)
 80024f4:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80024f8:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024fa:	4b24      	ldr	r3, [pc, #144]	@ (800258c <MX_TIM12_Init+0xd4>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002500:	4b22      	ldr	r3, [pc, #136]	@ (800258c <MX_TIM12_Init+0xd4>)
 8002502:	2200      	movs	r2, #0
 8002504:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002506:	4821      	ldr	r0, [pc, #132]	@ (800258c <MX_TIM12_Init+0xd4>)
 8002508:	f005 fb7a 	bl	8007c00 <HAL_TIM_Base_Init>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_TIM12_Init+0x5e>
  {
    Error_Handler();
 8002512:	f7ff fc4f 	bl	8001db4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002516:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800251a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 800251c:	f107 0320 	add.w	r3, r7, #32
 8002520:	4619      	mov	r1, r3
 8002522:	481a      	ldr	r0, [pc, #104]	@ (800258c <MX_TIM12_Init+0xd4>)
 8002524:	f006 f834 	bl	8008590 <HAL_TIM_ConfigClockSource>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_TIM12_Init+0x7a>
  {
    Error_Handler();
 800252e:	f7ff fc41 	bl	8001db4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002532:	4816      	ldr	r0, [pc, #88]	@ (800258c <MX_TIM12_Init+0xd4>)
 8002534:	f005 fc24 	bl	8007d80 <HAL_TIM_PWM_Init>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 800253e:	f7ff fc39 	bl	8001db4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002542:	2360      	movs	r3, #96	@ 0x60
 8002544:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002546:	2300      	movs	r3, #0
 8002548:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800254a:	2300      	movs	r3, #0
 800254c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	2200      	movs	r2, #0
 8002556:	4619      	mov	r1, r3
 8002558:	480c      	ldr	r0, [pc, #48]	@ (800258c <MX_TIM12_Init+0xd4>)
 800255a:	f005 ff57 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <MX_TIM12_Init+0xb0>
  {
    Error_Handler();
 8002564:	f7ff fc26 	bl	8001db4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002568:	1d3b      	adds	r3, r7, #4
 800256a:	2204      	movs	r2, #4
 800256c:	4619      	mov	r1, r3
 800256e:	4807      	ldr	r0, [pc, #28]	@ (800258c <MX_TIM12_Init+0xd4>)
 8002570:	f005 ff4c 	bl	800840c <HAL_TIM_PWM_ConfigChannel>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <MX_TIM12_Init+0xc6>
  {
    Error_Handler();
 800257a:	f7ff fc1b 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 800257e:	4803      	ldr	r0, [pc, #12]	@ (800258c <MX_TIM12_Init+0xd4>)
 8002580:	f000 f91a 	bl	80027b8 <HAL_TIM_MspPostInit>

}
 8002584:	bf00      	nop
 8002586:	3730      	adds	r7, #48	@ 0x30
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	20000a00 	.word	0x20000a00
 8002590:	40001800 	.word	0x40001800

08002594 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002598:	4b0e      	ldr	r3, [pc, #56]	@ (80025d4 <MX_TIM14_Init+0x40>)
 800259a:	4a0f      	ldr	r2, [pc, #60]	@ (80025d8 <MX_TIM14_Init+0x44>)
 800259c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 1000-1;
 800259e:	4b0d      	ldr	r3, [pc, #52]	@ (80025d4 <MX_TIM14_Init+0x40>)
 80025a0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80025a4:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025a6:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <MX_TIM14_Init+0x40>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 8400-1;
 80025ac:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <MX_TIM14_Init+0x40>)
 80025ae:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 80025b2:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b4:	4b07      	ldr	r3, [pc, #28]	@ (80025d4 <MX_TIM14_Init+0x40>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ba:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <MX_TIM14_Init+0x40>)
 80025bc:	2200      	movs	r2, #0
 80025be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80025c0:	4804      	ldr	r0, [pc, #16]	@ (80025d4 <MX_TIM14_Init+0x40>)
 80025c2:	f005 fb1d 	bl	8007c00 <HAL_TIM_Base_Init>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 80025cc:	f7ff fbf2 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80025d0:	bf00      	nop
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	20000a48 	.word	0x20000a48
 80025d8:	40002000 	.word	0x40002000

080025dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025ec:	d10e      	bne.n	800260c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	4b2e      	ldr	r3, [pc, #184]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 80025f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f6:	4a2d      	ldr	r2, [pc, #180]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 80025f8:	f043 0301 	orr.w	r3, r3, #1
 80025fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80025fe:	4b2b      	ldr	r3, [pc, #172]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 8002600:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002602:	f003 0301 	and.w	r3, r3, #1
 8002606:	617b      	str	r3, [r7, #20]
 8002608:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 800260a:	e04a      	b.n	80026a2 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM7)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a27      	ldr	r2, [pc, #156]	@ (80026b0 <HAL_TIM_Base_MspInit+0xd4>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d116      	bne.n	8002644 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
 800261a:	4b24      	ldr	r3, [pc, #144]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261e:	4a23      	ldr	r2, [pc, #140]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 8002620:	f043 0320 	orr.w	r3, r3, #32
 8002624:	6413      	str	r3, [r2, #64]	@ 0x40
 8002626:	4b21      	ldr	r3, [pc, #132]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262a:	f003 0320 	and.w	r3, r3, #32
 800262e:	613b      	str	r3, [r7, #16]
 8002630:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8002632:	2200      	movs	r2, #0
 8002634:	2101      	movs	r1, #1
 8002636:	2037      	movs	r0, #55	@ 0x37
 8002638:	f001 ff53 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800263c:	2037      	movs	r0, #55	@ 0x37
 800263e:	f001 ff6c 	bl	800451a <HAL_NVIC_EnableIRQ>
}
 8002642:	e02e      	b.n	80026a2 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM12)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a1a      	ldr	r2, [pc, #104]	@ (80026b4 <HAL_TIM_Base_MspInit+0xd8>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d10e      	bne.n	800266c <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	4b16      	ldr	r3, [pc, #88]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 8002654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002656:	4a15      	ldr	r2, [pc, #84]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 8002658:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800265c:	6413      	str	r3, [r2, #64]	@ 0x40
 800265e:	4b13      	ldr	r3, [pc, #76]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 8002660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
}
 800266a:	e01a      	b.n	80026a2 <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM14)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a11      	ldr	r2, [pc, #68]	@ (80026b8 <HAL_TIM_Base_MspInit+0xdc>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d115      	bne.n	80026a2 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 800267c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267e:	4a0b      	ldr	r2, [pc, #44]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 8002680:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002684:	6413      	str	r3, [r2, #64]	@ 0x40
 8002686:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <HAL_TIM_Base_MspInit+0xd0>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800268e:	60bb      	str	r3, [r7, #8]
 8002690:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002692:	2200      	movs	r2, #0
 8002694:	2100      	movs	r1, #0
 8002696:	202d      	movs	r0, #45	@ 0x2d
 8002698:	f001 ff23 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800269c:	202d      	movs	r0, #45	@ 0x2d
 800269e:	f001 ff3c 	bl	800451a <HAL_NVIC_EnableIRQ>
}
 80026a2:	bf00      	nop
 80026a4:	3718      	adds	r7, #24
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40023800 	.word	0x40023800
 80026b0:	40001400 	.word	0x40001400
 80026b4:	40001800 	.word	0x40001800
 80026b8:	40002000 	.word	0x40002000

080026bc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b08c      	sub	sp, #48	@ 0x30
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026c4:	f107 031c 	add.w	r3, r7, #28
 80026c8:	2200      	movs	r2, #0
 80026ca:	601a      	str	r2, [r3, #0]
 80026cc:	605a      	str	r2, [r3, #4]
 80026ce:	609a      	str	r2, [r3, #8]
 80026d0:	60da      	str	r2, [r3, #12]
 80026d2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a32      	ldr	r2, [pc, #200]	@ (80027a4 <HAL_TIM_Encoder_MspInit+0xe8>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d12c      	bne.n	8002738 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80026de:	2300      	movs	r3, #0
 80026e0:	61bb      	str	r3, [r7, #24]
 80026e2:	4b31      	ldr	r3, [pc, #196]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	4a30      	ldr	r2, [pc, #192]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 80026e8:	f043 0302 	orr.w	r3, r3, #2
 80026ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80026ee:	4b2e      	ldr	r3, [pc, #184]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 80026f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	61bb      	str	r3, [r7, #24]
 80026f8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	4b2a      	ldr	r3, [pc, #168]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002702:	4a29      	ldr	r2, [pc, #164]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8002704:	f043 0301 	orr.w	r3, r3, #1
 8002708:	6313      	str	r3, [r2, #48]	@ 0x30
 800270a:	4b27      	ldr	r3, [pc, #156]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 800270c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	617b      	str	r3, [r7, #20]
 8002714:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENCODERB_1_Pin|ENCODERB_2_Pin;
 8002716:	23c0      	movs	r3, #192	@ 0xc0
 8002718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271a:	2302      	movs	r3, #2
 800271c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271e:	2300      	movs	r3, #0
 8002720:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002722:	2300      	movs	r3, #0
 8002724:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002726:	2302      	movs	r3, #2
 8002728:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800272a:	f107 031c 	add.w	r3, r7, #28
 800272e:	4619      	mov	r1, r3
 8002730:	481e      	ldr	r0, [pc, #120]	@ (80027ac <HAL_TIM_Encoder_MspInit+0xf0>)
 8002732:	f002 fb1d 	bl	8004d70 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002736:	e031      	b.n	800279c <HAL_TIM_Encoder_MspInit+0xe0>
  else if(tim_encoderHandle->Instance==TIM4)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a1c      	ldr	r2, [pc, #112]	@ (80027b0 <HAL_TIM_Encoder_MspInit+0xf4>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d12c      	bne.n	800279c <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	4b18      	ldr	r3, [pc, #96]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274a:	4a17      	ldr	r2, [pc, #92]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 800274c:	f043 0304 	orr.w	r3, r3, #4
 8002750:	6413      	str	r3, [r2, #64]	@ 0x40
 8002752:	4b15      	ldr	r3, [pc, #84]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002756:	f003 0304 	and.w	r3, r3, #4
 800275a:	613b      	str	r3, [r7, #16]
 800275c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	60fb      	str	r3, [r7, #12]
 8002762:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8002764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002766:	4a10      	ldr	r2, [pc, #64]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8002768:	f043 0308 	orr.w	r3, r3, #8
 800276c:	6313      	str	r3, [r2, #48]	@ 0x30
 800276e:	4b0e      	ldr	r3, [pc, #56]	@ (80027a8 <HAL_TIM_Encoder_MspInit+0xec>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	f003 0308 	and.w	r3, r3, #8
 8002776:	60fb      	str	r3, [r7, #12]
 8002778:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODERA_1_Pin|ENCODERA_2_Pin;
 800277a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800277e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002780:	2302      	movs	r3, #2
 8002782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002784:	2300      	movs	r3, #0
 8002786:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002788:	2300      	movs	r3, #0
 800278a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800278c:	2302      	movs	r3, #2
 800278e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002790:	f107 031c 	add.w	r3, r7, #28
 8002794:	4619      	mov	r1, r3
 8002796:	4807      	ldr	r0, [pc, #28]	@ (80027b4 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002798:	f002 faea 	bl	8004d70 <HAL_GPIO_Init>
}
 800279c:	bf00      	nop
 800279e:	3730      	adds	r7, #48	@ 0x30
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	40000400 	.word	0x40000400
 80027a8:	40023800 	.word	0x40023800
 80027ac:	40020000 	.word	0x40020000
 80027b0:	40000800 	.word	0x40000800
 80027b4:	40020c00 	.word	0x40020c00

080027b8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b08a      	sub	sp, #40	@ 0x28
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027c0:	f107 0314 	add.w	r3, r7, #20
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	609a      	str	r2, [r3, #8]
 80027cc:	60da      	str	r2, [r3, #12]
 80027ce:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d8:	d11e      	bne.n	8002818 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	613b      	str	r3, [r7, #16]
 80027de:	4b22      	ldr	r3, [pc, #136]	@ (8002868 <HAL_TIM_MspPostInit+0xb0>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	4a21      	ldr	r2, [pc, #132]	@ (8002868 <HAL_TIM_MspPostInit+0xb0>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ea:	4b1f      	ldr	r3, [pc, #124]	@ (8002868 <HAL_TIM_MspPostInit+0xb0>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	613b      	str	r3, [r7, #16]
 80027f4:	693b      	ldr	r3, [r7, #16]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = MOTOR4_PWM_Pin|MOTOR3_PWM_Pin|MOTOR2_PWM_Pin|MOTOR1_PWM_Pin;
 80027f6:	230f      	movs	r3, #15
 80027f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fa:	2302      	movs	r3, #2
 80027fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002802:	2300      	movs	r3, #0
 8002804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002806:	2301      	movs	r3, #1
 8002808:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280a:	f107 0314 	add.w	r3, r7, #20
 800280e:	4619      	mov	r1, r3
 8002810:	4816      	ldr	r0, [pc, #88]	@ (800286c <HAL_TIM_MspPostInit+0xb4>)
 8002812:	f002 faad 	bl	8004d70 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002816:	e023      	b.n	8002860 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM12)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a14      	ldr	r2, [pc, #80]	@ (8002870 <HAL_TIM_MspPostInit+0xb8>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d11e      	bne.n	8002860 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	4b10      	ldr	r3, [pc, #64]	@ (8002868 <HAL_TIM_MspPostInit+0xb0>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	4a0f      	ldr	r2, [pc, #60]	@ (8002868 <HAL_TIM_MspPostInit+0xb0>)
 800282c:	f043 0302 	orr.w	r3, r3, #2
 8002830:	6313      	str	r3, [r2, #48]	@ 0x30
 8002832:	4b0d      	ldr	r3, [pc, #52]	@ (8002868 <HAL_TIM_MspPostInit+0xb0>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SERVO_PWM2_Pin|SERVO_PWM1_Pin;
 800283e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002842:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002844:	2302      	movs	r3, #2
 8002846:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002848:	2300      	movs	r3, #0
 800284a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284c:	2300      	movs	r3, #0
 800284e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002850:	2309      	movs	r3, #9
 8002852:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002854:	f107 0314 	add.w	r3, r7, #20
 8002858:	4619      	mov	r1, r3
 800285a:	4806      	ldr	r0, [pc, #24]	@ (8002874 <HAL_TIM_MspPostInit+0xbc>)
 800285c:	f002 fa88 	bl	8004d70 <HAL_GPIO_Init>
}
 8002860:	bf00      	nop
 8002862:	3728      	adds	r7, #40	@ 0x28
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40023800 	.word	0x40023800
 800286c:	40020000 	.word	0x40020000
 8002870:	40001800 	.word	0x40001800
 8002874:	40020400 	.word	0x40020400

08002878 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800287c:	4b11      	ldr	r3, [pc, #68]	@ (80028c4 <MX_UART4_Init+0x4c>)
 800287e:	4a12      	ldr	r2, [pc, #72]	@ (80028c8 <MX_UART4_Init+0x50>)
 8002880:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002882:	4b10      	ldr	r3, [pc, #64]	@ (80028c4 <MX_UART4_Init+0x4c>)
 8002884:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002888:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800288a:	4b0e      	ldr	r3, [pc, #56]	@ (80028c4 <MX_UART4_Init+0x4c>)
 800288c:	2200      	movs	r2, #0
 800288e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002890:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <MX_UART4_Init+0x4c>)
 8002892:	2200      	movs	r2, #0
 8002894:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002896:	4b0b      	ldr	r3, [pc, #44]	@ (80028c4 <MX_UART4_Init+0x4c>)
 8002898:	2200      	movs	r2, #0
 800289a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800289c:	4b09      	ldr	r3, [pc, #36]	@ (80028c4 <MX_UART4_Init+0x4c>)
 800289e:	220c      	movs	r2, #12
 80028a0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028a2:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <MX_UART4_Init+0x4c>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80028a8:	4b06      	ldr	r3, [pc, #24]	@ (80028c4 <MX_UART4_Init+0x4c>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80028ae:	4805      	ldr	r0, [pc, #20]	@ (80028c4 <MX_UART4_Init+0x4c>)
 80028b0:	f006 fb04 	bl	8008ebc <HAL_UART_Init>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80028ba:	f7ff fa7b 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	20000a90 	.word	0x20000a90
 80028c8:	40004c00 	.word	0x40004c00

080028cc <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80028d0:	4b11      	ldr	r3, [pc, #68]	@ (8002918 <MX_UART5_Init+0x4c>)
 80028d2:	4a12      	ldr	r2, [pc, #72]	@ (800291c <MX_UART5_Init+0x50>)
 80028d4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80028d6:	4b10      	ldr	r3, [pc, #64]	@ (8002918 <MX_UART5_Init+0x4c>)
 80028d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028dc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80028de:	4b0e      	ldr	r3, [pc, #56]	@ (8002918 <MX_UART5_Init+0x4c>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <MX_UART5_Init+0x4c>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80028ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002918 <MX_UART5_Init+0x4c>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80028f0:	4b09      	ldr	r3, [pc, #36]	@ (8002918 <MX_UART5_Init+0x4c>)
 80028f2:	220c      	movs	r2, #12
 80028f4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028f6:	4b08      	ldr	r3, [pc, #32]	@ (8002918 <MX_UART5_Init+0x4c>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80028fc:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <MX_UART5_Init+0x4c>)
 80028fe:	2200      	movs	r2, #0
 8002900:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002902:	4805      	ldr	r0, [pc, #20]	@ (8002918 <MX_UART5_Init+0x4c>)
 8002904:	f006 fada 	bl	8008ebc <HAL_UART_Init>
 8002908:	4603      	mov	r3, r0
 800290a:	2b00      	cmp	r3, #0
 800290c:	d001      	beq.n	8002912 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800290e:	f7ff fa51 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	20000ad8 	.word	0x20000ad8
 800291c:	40005000 	.word	0x40005000

08002920 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002924:	4b11      	ldr	r3, [pc, #68]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002926:	4a12      	ldr	r2, [pc, #72]	@ (8002970 <MX_USART1_UART_Init+0x50>)
 8002928:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800292a:	4b10      	ldr	r3, [pc, #64]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 800292c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002930:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002932:	4b0e      	ldr	r3, [pc, #56]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002934:	2200      	movs	r2, #0
 8002936:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002938:	4b0c      	ldr	r3, [pc, #48]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 800293a:	2200      	movs	r2, #0
 800293c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800293e:	4b0b      	ldr	r3, [pc, #44]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002940:	2200      	movs	r2, #0
 8002942:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002944:	4b09      	ldr	r3, [pc, #36]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002946:	220c      	movs	r2, #12
 8002948:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800294a:	4b08      	ldr	r3, [pc, #32]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 800294c:	2200      	movs	r2, #0
 800294e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002950:	4b06      	ldr	r3, [pc, #24]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002952:	2200      	movs	r2, #0
 8002954:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002956:	4805      	ldr	r0, [pc, #20]	@ (800296c <MX_USART1_UART_Init+0x4c>)
 8002958:	f006 fab0 	bl	8008ebc <HAL_UART_Init>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002962:	f7ff fa27 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002966:	bf00      	nop
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	20000b20 	.word	0x20000b20
 8002970:	40011000 	.word	0x40011000

08002974 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800297a:	4a12      	ldr	r2, [pc, #72]	@ (80029c4 <MX_USART2_UART_Init+0x50>)
 800297c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800297e:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002980:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002984:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002986:	4b0e      	ldr	r3, [pc, #56]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800298c:	4b0c      	ldr	r3, [pc, #48]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800298e:	2200      	movs	r2, #0
 8002990:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002992:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 8002994:	2200      	movs	r2, #0
 8002996:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002998:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 800299a:	220c      	movs	r2, #12
 800299c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800299e:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029a4:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029aa:	4805      	ldr	r0, [pc, #20]	@ (80029c0 <MX_USART2_UART_Init+0x4c>)
 80029ac:	f006 fa86 	bl	8008ebc <HAL_UART_Init>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80029b6:	f7ff f9fd 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	20000b68 	.word	0x20000b68
 80029c4:	40004400 	.word	0x40004400

080029c8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80029cc:	4b11      	ldr	r3, [pc, #68]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 80029ce:	4a12      	ldr	r2, [pc, #72]	@ (8002a18 <MX_USART3_UART_Init+0x50>)
 80029d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80029d2:	4b10      	ldr	r3, [pc, #64]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 80029d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80029d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80029da:	4b0e      	ldr	r3, [pc, #56]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 80029dc:	2200      	movs	r2, #0
 80029de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80029e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80029e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80029ec:	4b09      	ldr	r3, [pc, #36]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 80029ee:	220c      	movs	r2, #12
 80029f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029f2:	4b08      	ldr	r3, [pc, #32]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80029f8:	4b06      	ldr	r3, [pc, #24]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80029fe:	4805      	ldr	r0, [pc, #20]	@ (8002a14 <MX_USART3_UART_Init+0x4c>)
 8002a00:	f006 fa5c 	bl	8008ebc <HAL_UART_Init>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002a0a:	f7ff f9d3 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002a0e:	bf00      	nop
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	20000bb0 	.word	0x20000bb0
 8002a18:	40004800 	.word	0x40004800

08002a1c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002a20:	4b11      	ldr	r3, [pc, #68]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a22:	4a12      	ldr	r2, [pc, #72]	@ (8002a6c <MX_USART6_UART_Init+0x50>)
 8002a24:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002a26:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a2c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002a34:	4b0c      	ldr	r3, [pc, #48]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a36:	2200      	movs	r2, #0
 8002a38:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002a40:	4b09      	ldr	r3, [pc, #36]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a42:	220c      	movs	r2, #12
 8002a44:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a46:	4b08      	ldr	r3, [pc, #32]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a4c:	4b06      	ldr	r3, [pc, #24]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002a52:	4805      	ldr	r0, [pc, #20]	@ (8002a68 <MX_USART6_UART_Init+0x4c>)
 8002a54:	f006 fa32 	bl	8008ebc <HAL_UART_Init>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d001      	beq.n	8002a62 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002a5e:	f7ff f9a9 	bl	8001db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002a62:	bf00      	nop
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000bf8 	.word	0x20000bf8
 8002a6c:	40011400 	.word	0x40011400

08002a70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b094      	sub	sp, #80	@ 0x50
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a78:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	605a      	str	r2, [r3, #4]
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	60da      	str	r2, [r3, #12]
 8002a86:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a4a      	ldr	r2, [pc, #296]	@ (8002bb8 <HAL_UART_MspInit+0x148>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	f040 80a0 	bne.w	8002bd4 <HAL_UART_MspInit+0x164>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002a94:	2300      	movs	r3, #0
 8002a96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a98:	4b48      	ldr	r3, [pc, #288]	@ (8002bbc <HAL_UART_MspInit+0x14c>)
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	4a47      	ldr	r2, [pc, #284]	@ (8002bbc <HAL_UART_MspInit+0x14c>)
 8002a9e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002aa4:	4b45      	ldr	r3, [pc, #276]	@ (8002bbc <HAL_UART_MspInit+0x14c>)
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002aac:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ab4:	4b41      	ldr	r3, [pc, #260]	@ (8002bbc <HAL_UART_MspInit+0x14c>)
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab8:	4a40      	ldr	r2, [pc, #256]	@ (8002bbc <HAL_UART_MspInit+0x14c>)
 8002aba:	f043 0304 	orr.w	r3, r3, #4
 8002abe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ac0:	4b3e      	ldr	r3, [pc, #248]	@ (8002bbc <HAL_UART_MspInit+0x14c>)
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = HS100_TX_Pin|Hs100_RX_Pin;
 8002acc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ada:	2303      	movs	r3, #3
 8002adc:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002ade:	2308      	movs	r3, #8
 8002ae0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4835      	ldr	r0, [pc, #212]	@ (8002bc0 <HAL_UART_MspInit+0x150>)
 8002aea:	f002 f941 	bl	8004d70 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002aee:	4b35      	ldr	r3, [pc, #212]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002af0:	4a35      	ldr	r2, [pc, #212]	@ (8002bc8 <HAL_UART_MspInit+0x158>)
 8002af2:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002af4:	4b33      	ldr	r3, [pc, #204]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002af6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002afa:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002afc:	4b31      	ldr	r3, [pc, #196]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b02:	4b30      	ldr	r3, [pc, #192]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b08:	4b2e      	ldr	r3, [pc, #184]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b0a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b0e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b10:	4b2c      	ldr	r3, [pc, #176]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b16:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002b1c:	4b29      	ldr	r3, [pc, #164]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b22:	4b28      	ldr	r3, [pc, #160]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b28:	4b26      	ldr	r3, [pc, #152]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002b2e:	4825      	ldr	r0, [pc, #148]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b30:	f001 fd0e 	bl	8004550 <HAL_DMA_Init>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d001      	beq.n	8002b3e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8002b3a:	f7ff f93b 	bl	8001db4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a20      	ldr	r2, [pc, #128]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b42:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002b44:	4a1f      	ldr	r2, [pc, #124]	@ (8002bc4 <HAL_UART_MspInit+0x154>)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8002b4a:	4b20      	ldr	r3, [pc, #128]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b4c:	4a20      	ldr	r2, [pc, #128]	@ (8002bd0 <HAL_UART_MspInit+0x160>)
 8002b4e:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8002b50:	4b1e      	ldr	r3, [pc, #120]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b52:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b56:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b58:	4b1c      	ldr	r3, [pc, #112]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b5a:	2240      	movs	r2, #64	@ 0x40
 8002b5c:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b5e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b64:	4b19      	ldr	r3, [pc, #100]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b6a:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b6c:	4b17      	ldr	r3, [pc, #92]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b72:	4b16      	ldr	r3, [pc, #88]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8002b78:	4b14      	ldr	r3, [pc, #80]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b7e:	4b13      	ldr	r3, [pc, #76]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b84:	4b11      	ldr	r3, [pc, #68]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8002b8a:	4810      	ldr	r0, [pc, #64]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b8c:	f001 fce0 	bl	8004550 <HAL_DMA_Init>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8002b96:	f7ff f90d 	bl	8001db4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a0b      	ldr	r2, [pc, #44]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002b9e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8002bcc <HAL_UART_MspInit+0x15c>)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	2100      	movs	r1, #0
 8002baa:	2034      	movs	r0, #52	@ 0x34
 8002bac:	f001 fc99 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002bb0:	2034      	movs	r0, #52	@ 0x34
 8002bb2:	f001 fcb2 	bl	800451a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002bb6:	e34b      	b.n	8003250 <HAL_UART_MspInit+0x7e0>
 8002bb8:	40004c00 	.word	0x40004c00
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40020800 	.word	0x40020800
 8002bc4:	20000c40 	.word	0x20000c40
 8002bc8:	40026040 	.word	0x40026040
 8002bcc:	20000ca0 	.word	0x20000ca0
 8002bd0:	40026070 	.word	0x40026070
  else if(uartHandle->Instance==UART5)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a59      	ldr	r2, [pc, #356]	@ (8002d40 <HAL_UART_MspInit+0x2d0>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	f040 80c0 	bne.w	8002d60 <HAL_UART_MspInit+0x2f0>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002be0:	2300      	movs	r3, #0
 8002be2:	633b      	str	r3, [r7, #48]	@ 0x30
 8002be4:	4b57      	ldr	r3, [pc, #348]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	4a56      	ldr	r2, [pc, #344]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002bea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bee:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bf0:	4b54      	ldr	r3, [pc, #336]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c00:	4b50      	ldr	r3, [pc, #320]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002c02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c04:	4a4f      	ldr	r2, [pc, #316]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002c06:	f043 0304 	orr.w	r3, r3, #4
 8002c0a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c0c:	4b4d      	ldr	r3, [pc, #308]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c18:	2300      	movs	r3, #0
 8002c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c1c:	4b49      	ldr	r3, [pc, #292]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002c1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c20:	4a48      	ldr	r2, [pc, #288]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002c22:	f043 0308 	orr.w	r3, r3, #8
 8002c26:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c28:	4b46      	ldr	r3, [pc, #280]	@ (8002d44 <HAL_UART_MspInit+0x2d4>)
 8002c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2c:	f003 0308 	and.w	r3, r3, #8
 8002c30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = HC06_RX_Pin;
 8002c34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c42:	2303      	movs	r3, #3
 8002c44:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002c46:	2308      	movs	r3, #8
 8002c48:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(HC06_RX_GPIO_Port, &GPIO_InitStruct);
 8002c4a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002c4e:	4619      	mov	r1, r3
 8002c50:	483d      	ldr	r0, [pc, #244]	@ (8002d48 <HAL_UART_MspInit+0x2d8>)
 8002c52:	f002 f88d 	bl	8004d70 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HC06_TX_Pin;
 8002c56:	2304      	movs	r3, #4
 8002c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c5a:	2302      	movs	r3, #2
 8002c5c:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c62:	2303      	movs	r3, #3
 8002c64:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002c66:	2308      	movs	r3, #8
 8002c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(HC06_TX_GPIO_Port, &GPIO_InitStruct);
 8002c6a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002c6e:	4619      	mov	r1, r3
 8002c70:	4836      	ldr	r0, [pc, #216]	@ (8002d4c <HAL_UART_MspInit+0x2dc>)
 8002c72:	f002 f87d 	bl	8004d70 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 8002c76:	4b36      	ldr	r3, [pc, #216]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002c78:	4a36      	ldr	r2, [pc, #216]	@ (8002d54 <HAL_UART_MspInit+0x2e4>)
 8002c7a:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8002c7c:	4b34      	ldr	r3, [pc, #208]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002c7e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c82:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c84:	4b32      	ldr	r3, [pc, #200]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c8a:	4b31      	ldr	r3, [pc, #196]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c90:	4b2f      	ldr	r3, [pc, #188]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002c92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c96:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c98:	4b2d      	ldr	r3, [pc, #180]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c9e:	4b2c      	ldr	r3, [pc, #176]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8002ca4:	4b2a      	ldr	r3, [pc, #168]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002caa:	4b29      	ldr	r3, [pc, #164]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cb0:	4b27      	ldr	r3, [pc, #156]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 8002cb6:	4826      	ldr	r0, [pc, #152]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002cb8:	f001 fc4a 	bl	8004550 <HAL_DMA_Init>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <HAL_UART_MspInit+0x256>
      Error_Handler();
 8002cc2:	f7ff f877 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a21      	ldr	r2, [pc, #132]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002cca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002ccc:	4a20      	ldr	r2, [pc, #128]	@ (8002d50 <HAL_UART_MspInit+0x2e0>)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart5_tx.Instance = DMA1_Stream7;
 8002cd2:	4b21      	ldr	r3, [pc, #132]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002cd4:	4a21      	ldr	r2, [pc, #132]	@ (8002d5c <HAL_UART_MspInit+0x2ec>)
 8002cd6:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 8002cd8:	4b1f      	ldr	r3, [pc, #124]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002cda:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002cde:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ce0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002ce2:	2240      	movs	r2, #64	@ 0x40
 8002ce4:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ce6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002cec:	4b1a      	ldr	r3, [pc, #104]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002cee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cf2:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cf4:	4b18      	ldr	r3, [pc, #96]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cfa:	4b17      	ldr	r3, [pc, #92]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 8002d00:	4b15      	ldr	r3, [pc, #84]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d06:	4b14      	ldr	r3, [pc, #80]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d0c:	4b12      	ldr	r3, [pc, #72]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 8002d12:	4811      	ldr	r0, [pc, #68]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002d14:	f001 fc1c 	bl	8004550 <HAL_DMA_Init>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <HAL_UART_MspInit+0x2b2>
      Error_Handler();
 8002d1e:	f7ff f849 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart5_tx);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a0c      	ldr	r2, [pc, #48]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002d26:	639a      	str	r2, [r3, #56]	@ 0x38
 8002d28:	4a0b      	ldr	r2, [pc, #44]	@ (8002d58 <HAL_UART_MspInit+0x2e8>)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8002d2e:	2200      	movs	r2, #0
 8002d30:	2100      	movs	r1, #0
 8002d32:	2035      	movs	r0, #53	@ 0x35
 8002d34:	f001 fbd5 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8002d38:	2035      	movs	r0, #53	@ 0x35
 8002d3a:	f001 fbee 	bl	800451a <HAL_NVIC_EnableIRQ>
}
 8002d3e:	e287      	b.n	8003250 <HAL_UART_MspInit+0x7e0>
 8002d40:	40005000 	.word	0x40005000
 8002d44:	40023800 	.word	0x40023800
 8002d48:	40020800 	.word	0x40020800
 8002d4c:	40020c00 	.word	0x40020c00
 8002d50:	20000d00 	.word	0x20000d00
 8002d54:	40026010 	.word	0x40026010
 8002d58:	20000d60 	.word	0x20000d60
 8002d5c:	400260b8 	.word	0x400260b8
  else if(uartHandle->Instance==USART1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a96      	ldr	r2, [pc, #600]	@ (8002fc0 <HAL_UART_MspInit+0x550>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	f040 8092 	bne.w	8002e90 <HAL_UART_MspInit+0x420>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d70:	4b94      	ldr	r3, [pc, #592]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002d72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d74:	4a93      	ldr	r2, [pc, #588]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002d76:	f043 0310 	orr.w	r3, r3, #16
 8002d7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d7c:	4b91      	ldr	r3, [pc, #580]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d80:	f003 0310 	and.w	r3, r3, #16
 8002d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d88:	2300      	movs	r3, #0
 8002d8a:	623b      	str	r3, [r7, #32]
 8002d8c:	4b8d      	ldr	r3, [pc, #564]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d90:	4a8c      	ldr	r2, [pc, #560]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002d92:	f043 0301 	orr.w	r3, r3, #1
 8002d96:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d98:	4b8a      	ldr	r3, [pc, #552]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002d9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	623b      	str	r3, [r7, #32]
 8002da2:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002da4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002daa:	2302      	movs	r3, #2
 8002dac:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dae:	2300      	movs	r3, #0
 8002db0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db2:	2303      	movs	r3, #3
 8002db4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002db6:	2307      	movs	r3, #7
 8002db8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dba:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4881      	ldr	r0, [pc, #516]	@ (8002fc8 <HAL_UART_MspInit+0x558>)
 8002dc2:	f001 ffd5 	bl	8004d70 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002dc6:	4b81      	ldr	r3, [pc, #516]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002dc8:	4a81      	ldr	r2, [pc, #516]	@ (8002fd0 <HAL_UART_MspInit+0x560>)
 8002dca:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002dcc:	4b7f      	ldr	r3, [pc, #508]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002dce:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002dd2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dd4:	4b7d      	ldr	r3, [pc, #500]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dda:	4b7c      	ldr	r3, [pc, #496]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002de0:	4b7a      	ldr	r3, [pc, #488]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002de2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002de6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002de8:	4b78      	ldr	r3, [pc, #480]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dee:	4b77      	ldr	r3, [pc, #476]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002df4:	4b75      	ldr	r3, [pc, #468]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002dfa:	4b74      	ldr	r3, [pc, #464]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e00:	4b72      	ldr	r3, [pc, #456]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002e06:	4871      	ldr	r0, [pc, #452]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002e08:	f001 fba2 	bl	8004550 <HAL_DMA_Init>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <HAL_UART_MspInit+0x3a6>
      Error_Handler();
 8002e12:	f7fe ffcf 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a6c      	ldr	r2, [pc, #432]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002e1a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002e1c:	4a6b      	ldr	r2, [pc, #428]	@ (8002fcc <HAL_UART_MspInit+0x55c>)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002e22:	4b6c      	ldr	r3, [pc, #432]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e24:	4a6c      	ldr	r2, [pc, #432]	@ (8002fd8 <HAL_UART_MspInit+0x568>)
 8002e26:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002e28:	4b6a      	ldr	r3, [pc, #424]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e2a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002e2e:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e30:	4b68      	ldr	r3, [pc, #416]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e32:	2240      	movs	r2, #64	@ 0x40
 8002e34:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e36:	4b67      	ldr	r3, [pc, #412]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e3c:	4b65      	ldr	r3, [pc, #404]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e3e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e42:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e44:	4b63      	ldr	r3, [pc, #396]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e4a:	4b62      	ldr	r3, [pc, #392]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002e50:	4b60      	ldr	r3, [pc, #384]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e56:	4b5f      	ldr	r3, [pc, #380]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e5c:	4b5d      	ldr	r3, [pc, #372]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002e62:	485c      	ldr	r0, [pc, #368]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e64:	f001 fb74 	bl	8004550 <HAL_DMA_Init>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <HAL_UART_MspInit+0x402>
      Error_Handler();
 8002e6e:	f7fe ffa1 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4a57      	ldr	r2, [pc, #348]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e76:	639a      	str	r2, [r3, #56]	@ 0x38
 8002e78:	4a56      	ldr	r2, [pc, #344]	@ (8002fd4 <HAL_UART_MspInit+0x564>)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e7e:	2200      	movs	r2, #0
 8002e80:	2100      	movs	r1, #0
 8002e82:	2025      	movs	r0, #37	@ 0x25
 8002e84:	f001 fb2d 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e88:	2025      	movs	r0, #37	@ 0x25
 8002e8a:	f001 fb46 	bl	800451a <HAL_NVIC_EnableIRQ>
}
 8002e8e:	e1df      	b.n	8003250 <HAL_UART_MspInit+0x7e0>
  else if(uartHandle->Instance==USART2)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a51      	ldr	r2, [pc, #324]	@ (8002fdc <HAL_UART_MspInit+0x56c>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	f040 80ac 	bne.w	8002ff4 <HAL_UART_MspInit+0x584>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	61fb      	str	r3, [r7, #28]
 8002ea0:	4b48      	ldr	r3, [pc, #288]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	4a47      	ldr	r2, [pc, #284]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002ea6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eaa:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eac:	4b45      	ldr	r3, [pc, #276]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eb4:	61fb      	str	r3, [r7, #28]
 8002eb6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002eb8:	2300      	movs	r3, #0
 8002eba:	61bb      	str	r3, [r7, #24]
 8002ebc:	4b41      	ldr	r3, [pc, #260]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ec0:	4a40      	ldr	r2, [pc, #256]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002ec2:	f043 0308 	orr.w	r3, r3, #8
 8002ec6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ec8:	4b3e      	ldr	r3, [pc, #248]	@ (8002fc4 <HAL_UART_MspInit+0x554>)
 8002eca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ecc:	f003 0308 	and.w	r3, r3, #8
 8002ed0:	61bb      	str	r3, [r7, #24]
 8002ed2:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = JY62_TX_Pin|JY62_RX_Pin;
 8002ed4:	2360      	movs	r3, #96	@ 0x60
 8002ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002edc:	2300      	movs	r3, #0
 8002ede:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ee4:	2307      	movs	r3, #7
 8002ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ee8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8002eec:	4619      	mov	r1, r3
 8002eee:	483c      	ldr	r0, [pc, #240]	@ (8002fe0 <HAL_UART_MspInit+0x570>)
 8002ef0:	f001 ff3e 	bl	8004d70 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002ef4:	4b3b      	ldr	r3, [pc, #236]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002ef6:	4a3c      	ldr	r2, [pc, #240]	@ (8002fe8 <HAL_UART_MspInit+0x578>)
 8002ef8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002efa:	4b3a      	ldr	r3, [pc, #232]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002efc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f00:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f02:	4b38      	ldr	r3, [pc, #224]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f08:	4b36      	ldr	r3, [pc, #216]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f0e:	4b35      	ldr	r3, [pc, #212]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f14:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f16:	4b33      	ldr	r3, [pc, #204]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f1c:	4b31      	ldr	r3, [pc, #196]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002f22:	4b30      	ldr	r3, [pc, #192]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f28:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002f34:	482b      	ldr	r0, [pc, #172]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f36:	f001 fb0b 	bl	8004550 <HAL_DMA_Init>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <HAL_UART_MspInit+0x4d4>
      Error_Handler();
 8002f40:	f7fe ff38 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a27      	ldr	r2, [pc, #156]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f48:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002f4a:	4a26      	ldr	r2, [pc, #152]	@ (8002fe4 <HAL_UART_MspInit+0x574>)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002f50:	4b26      	ldr	r3, [pc, #152]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f52:	4a27      	ldr	r2, [pc, #156]	@ (8002ff0 <HAL_UART_MspInit+0x580>)
 8002f54:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002f56:	4b25      	ldr	r3, [pc, #148]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f58:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f5c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f5e:	4b23      	ldr	r3, [pc, #140]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f60:	2240      	movs	r2, #64	@ 0x40
 8002f62:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f64:	4b21      	ldr	r3, [pc, #132]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f6a:	4b20      	ldr	r3, [pc, #128]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f70:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f72:	4b1e      	ldr	r3, [pc, #120]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f74:	2200      	movs	r2, #0
 8002f76:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f78:	4b1c      	ldr	r3, [pc, #112]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f84:	4b19      	ldr	r3, [pc, #100]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f8a:	4b18      	ldr	r3, [pc, #96]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002f90:	4816      	ldr	r0, [pc, #88]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002f92:	f001 fadd 	bl	8004550 <HAL_DMA_Init>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <HAL_UART_MspInit+0x530>
      Error_Handler();
 8002f9c:	f7fe ff0a 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a12      	ldr	r2, [pc, #72]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002fa4:	639a      	str	r2, [r3, #56]	@ 0x38
 8002fa6:	4a11      	ldr	r2, [pc, #68]	@ (8002fec <HAL_UART_MspInit+0x57c>)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002fac:	2200      	movs	r2, #0
 8002fae:	2100      	movs	r1, #0
 8002fb0:	2026      	movs	r0, #38	@ 0x26
 8002fb2:	f001 fa96 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002fb6:	2026      	movs	r0, #38	@ 0x26
 8002fb8:	f001 faaf 	bl	800451a <HAL_NVIC_EnableIRQ>
}
 8002fbc:	e148      	b.n	8003250 <HAL_UART_MspInit+0x7e0>
 8002fbe:	bf00      	nop
 8002fc0:	40011000 	.word	0x40011000
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	40020000 	.word	0x40020000
 8002fcc:	20000dc0 	.word	0x20000dc0
 8002fd0:	40026440 	.word	0x40026440
 8002fd4:	20000e20 	.word	0x20000e20
 8002fd8:	400264b8 	.word	0x400264b8
 8002fdc:	40004400 	.word	0x40004400
 8002fe0:	40020c00 	.word	0x40020c00
 8002fe4:	20000e80 	.word	0x20000e80
 8002fe8:	40026088 	.word	0x40026088
 8002fec:	20000ee0 	.word	0x20000ee0
 8002ff0:	400260a0 	.word	0x400260a0
  else if(uartHandle->Instance==USART3)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a97      	ldr	r2, [pc, #604]	@ (8003258 <HAL_UART_MspInit+0x7e8>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	f040 8092 	bne.w	8003124 <HAL_UART_MspInit+0x6b4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
 8003004:	4b95      	ldr	r3, [pc, #596]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 8003006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003008:	4a94      	ldr	r2, [pc, #592]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 800300a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800300e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003010:	4b92      	ldr	r3, [pc, #584]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003018:	617b      	str	r3, [r7, #20]
 800301a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800301c:	2300      	movs	r3, #0
 800301e:	613b      	str	r3, [r7, #16]
 8003020:	4b8e      	ldr	r3, [pc, #568]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 8003022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003024:	4a8d      	ldr	r2, [pc, #564]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 8003026:	f043 0302 	orr.w	r3, r3, #2
 800302a:	6313      	str	r3, [r2, #48]	@ 0x30
 800302c:	4b8b      	ldr	r3, [pc, #556]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 800302e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003030:	f003 0302 	and.w	r3, r3, #2
 8003034:	613b      	str	r3, [r7, #16]
 8003036:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003038:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800303c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800303e:	2302      	movs	r3, #2
 8003040:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003042:	2300      	movs	r3, #0
 8003044:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003046:	2303      	movs	r3, #3
 8003048:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800304a:	2307      	movs	r3, #7
 800304c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800304e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003052:	4619      	mov	r1, r3
 8003054:	4882      	ldr	r0, [pc, #520]	@ (8003260 <HAL_UART_MspInit+0x7f0>)
 8003056:	f001 fe8b 	bl	8004d70 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800305a:	4b82      	ldr	r3, [pc, #520]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 800305c:	4a82      	ldr	r2, [pc, #520]	@ (8003268 <HAL_UART_MspInit+0x7f8>)
 800305e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003060:	4b80      	ldr	r3, [pc, #512]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 8003062:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003066:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003068:	4b7e      	ldr	r3, [pc, #504]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 800306a:	2200      	movs	r2, #0
 800306c:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800306e:	4b7d      	ldr	r3, [pc, #500]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 8003070:	2200      	movs	r2, #0
 8003072:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003074:	4b7b      	ldr	r3, [pc, #492]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 8003076:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800307a:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800307c:	4b79      	ldr	r3, [pc, #484]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 800307e:	2200      	movs	r2, #0
 8003080:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003082:	4b78      	ldr	r3, [pc, #480]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 8003084:	2200      	movs	r2, #0
 8003086:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003088:	4b76      	ldr	r3, [pc, #472]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 800308a:	2200      	movs	r2, #0
 800308c:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800308e:	4b75      	ldr	r3, [pc, #468]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 8003090:	2200      	movs	r2, #0
 8003092:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003094:	4b73      	ldr	r3, [pc, #460]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 8003096:	2200      	movs	r2, #0
 8003098:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800309a:	4872      	ldr	r0, [pc, #456]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 800309c:	f001 fa58 	bl	8004550 <HAL_DMA_Init>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <HAL_UART_MspInit+0x63a>
      Error_Handler();
 80030a6:	f7fe fe85 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4a6d      	ldr	r2, [pc, #436]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 80030ae:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030b0:	4a6c      	ldr	r2, [pc, #432]	@ (8003264 <HAL_UART_MspInit+0x7f4>)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 80030b6:	4b6d      	ldr	r3, [pc, #436]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030b8:	4a6d      	ldr	r2, [pc, #436]	@ (8003270 <HAL_UART_MspInit+0x800>)
 80030ba:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 80030bc:	4b6b      	ldr	r3, [pc, #428]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80030c2:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030c4:	4b69      	ldr	r3, [pc, #420]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030c6:	2240      	movs	r2, #64	@ 0x40
 80030c8:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030ca:	4b68      	ldr	r3, [pc, #416]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80030d0:	4b66      	ldr	r3, [pc, #408]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80030d6:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030d8:	4b64      	ldr	r3, [pc, #400]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030da:	2200      	movs	r2, #0
 80030dc:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030de:	4b63      	ldr	r3, [pc, #396]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80030e4:	4b61      	ldr	r3, [pc, #388]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80030ea:	4b60      	ldr	r3, [pc, #384]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030f0:	4b5e      	ldr	r3, [pc, #376]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030f2:	2200      	movs	r2, #0
 80030f4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80030f6:	485d      	ldr	r0, [pc, #372]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 80030f8:	f001 fa2a 	bl	8004550 <HAL_DMA_Init>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <HAL_UART_MspInit+0x696>
      Error_Handler();
 8003102:	f7fe fe57 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a58      	ldr	r2, [pc, #352]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 800310a:	639a      	str	r2, [r3, #56]	@ 0x38
 800310c:	4a57      	ldr	r2, [pc, #348]	@ (800326c <HAL_UART_MspInit+0x7fc>)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003112:	2200      	movs	r2, #0
 8003114:	2100      	movs	r1, #0
 8003116:	2027      	movs	r0, #39	@ 0x27
 8003118:	f001 f9e3 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800311c:	2027      	movs	r0, #39	@ 0x27
 800311e:	f001 f9fc 	bl	800451a <HAL_NVIC_EnableIRQ>
}
 8003122:	e095      	b.n	8003250 <HAL_UART_MspInit+0x7e0>
  else if(uartHandle->Instance==USART6)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a52      	ldr	r2, [pc, #328]	@ (8003274 <HAL_UART_MspInit+0x804>)
 800312a:	4293      	cmp	r3, r2
 800312c:	f040 8090 	bne.w	8003250 <HAL_UART_MspInit+0x7e0>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003130:	2300      	movs	r3, #0
 8003132:	60fb      	str	r3, [r7, #12]
 8003134:	4b49      	ldr	r3, [pc, #292]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 8003136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003138:	4a48      	ldr	r2, [pc, #288]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 800313a:	f043 0320 	orr.w	r3, r3, #32
 800313e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003140:	4b46      	ldr	r3, [pc, #280]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 8003142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003144:	f003 0320 	and.w	r3, r3, #32
 8003148:	60fb      	str	r3, [r7, #12]
 800314a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800314c:	2300      	movs	r3, #0
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	4b42      	ldr	r3, [pc, #264]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 8003152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003154:	4a41      	ldr	r2, [pc, #260]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 8003156:	f043 0304 	orr.w	r3, r3, #4
 800315a:	6313      	str	r3, [r2, #48]	@ 0x30
 800315c:	4b3f      	ldr	r3, [pc, #252]	@ (800325c <HAL_UART_MspInit+0x7ec>)
 800315e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003168:	23c0      	movs	r3, #192	@ 0xc0
 800316a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800316c:	2302      	movs	r3, #2
 800316e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003170:	2300      	movs	r3, #0
 8003172:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003174:	2303      	movs	r3, #3
 8003176:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003178:	2308      	movs	r3, #8
 800317a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800317c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003180:	4619      	mov	r1, r3
 8003182:	483d      	ldr	r0, [pc, #244]	@ (8003278 <HAL_UART_MspInit+0x808>)
 8003184:	f001 fdf4 	bl	8004d70 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8003188:	4b3c      	ldr	r3, [pc, #240]	@ (800327c <HAL_UART_MspInit+0x80c>)
 800318a:	4a3d      	ldr	r2, [pc, #244]	@ (8003280 <HAL_UART_MspInit+0x810>)
 800318c:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800318e:	4b3b      	ldr	r3, [pc, #236]	@ (800327c <HAL_UART_MspInit+0x80c>)
 8003190:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8003194:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003196:	4b39      	ldr	r3, [pc, #228]	@ (800327c <HAL_UART_MspInit+0x80c>)
 8003198:	2200      	movs	r2, #0
 800319a:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800319c:	4b37      	ldr	r3, [pc, #220]	@ (800327c <HAL_UART_MspInit+0x80c>)
 800319e:	2200      	movs	r2, #0
 80031a0:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031a2:	4b36      	ldr	r3, [pc, #216]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031a8:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031aa:	4b34      	ldr	r3, [pc, #208]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031b0:	4b32      	ldr	r3, [pc, #200]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80031b6:	4b31      	ldr	r3, [pc, #196]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031bc:	4b2f      	ldr	r3, [pc, #188]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031be:	2200      	movs	r2, #0
 80031c0:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031c2:	4b2e      	ldr	r3, [pc, #184]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80031c8:	482c      	ldr	r0, [pc, #176]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031ca:	f001 f9c1 	bl	8004550 <HAL_DMA_Init>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <HAL_UART_MspInit+0x768>
      Error_Handler();
 80031d4:	f7fe fdee 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a28      	ldr	r2, [pc, #160]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031dc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031de:	4a27      	ldr	r2, [pc, #156]	@ (800327c <HAL_UART_MspInit+0x80c>)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80031e4:	4b27      	ldr	r3, [pc, #156]	@ (8003284 <HAL_UART_MspInit+0x814>)
 80031e6:	4a28      	ldr	r2, [pc, #160]	@ (8003288 <HAL_UART_MspInit+0x818>)
 80031e8:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80031ea:	4b26      	ldr	r3, [pc, #152]	@ (8003284 <HAL_UART_MspInit+0x814>)
 80031ec:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80031f0:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031f2:	4b24      	ldr	r3, [pc, #144]	@ (8003284 <HAL_UART_MspInit+0x814>)
 80031f4:	2240      	movs	r2, #64	@ 0x40
 80031f6:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031f8:	4b22      	ldr	r3, [pc, #136]	@ (8003284 <HAL_UART_MspInit+0x814>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031fe:	4b21      	ldr	r3, [pc, #132]	@ (8003284 <HAL_UART_MspInit+0x814>)
 8003200:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003204:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003206:	4b1f      	ldr	r3, [pc, #124]	@ (8003284 <HAL_UART_MspInit+0x814>)
 8003208:	2200      	movs	r2, #0
 800320a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800320c:	4b1d      	ldr	r3, [pc, #116]	@ (8003284 <HAL_UART_MspInit+0x814>)
 800320e:	2200      	movs	r2, #0
 8003210:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8003212:	4b1c      	ldr	r3, [pc, #112]	@ (8003284 <HAL_UART_MspInit+0x814>)
 8003214:	2200      	movs	r2, #0
 8003216:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003218:	4b1a      	ldr	r3, [pc, #104]	@ (8003284 <HAL_UART_MspInit+0x814>)
 800321a:	2200      	movs	r2, #0
 800321c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800321e:	4b19      	ldr	r3, [pc, #100]	@ (8003284 <HAL_UART_MspInit+0x814>)
 8003220:	2200      	movs	r2, #0
 8003222:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8003224:	4817      	ldr	r0, [pc, #92]	@ (8003284 <HAL_UART_MspInit+0x814>)
 8003226:	f001 f993 	bl	8004550 <HAL_DMA_Init>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <HAL_UART_MspInit+0x7c4>
      Error_Handler();
 8003230:	f7fe fdc0 	bl	8001db4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	4a13      	ldr	r2, [pc, #76]	@ (8003284 <HAL_UART_MspInit+0x814>)
 8003238:	639a      	str	r2, [r3, #56]	@ 0x38
 800323a:	4a12      	ldr	r2, [pc, #72]	@ (8003284 <HAL_UART_MspInit+0x814>)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003240:	2200      	movs	r2, #0
 8003242:	2100      	movs	r1, #0
 8003244:	2047      	movs	r0, #71	@ 0x47
 8003246:	f001 f94c 	bl	80044e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800324a:	2047      	movs	r0, #71	@ 0x47
 800324c:	f001 f965 	bl	800451a <HAL_NVIC_EnableIRQ>
}
 8003250:	bf00      	nop
 8003252:	3750      	adds	r7, #80	@ 0x50
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	40004800 	.word	0x40004800
 800325c:	40023800 	.word	0x40023800
 8003260:	40020400 	.word	0x40020400
 8003264:	20000f40 	.word	0x20000f40
 8003268:	40026028 	.word	0x40026028
 800326c:	20000fa0 	.word	0x20000fa0
 8003270:	40026058 	.word	0x40026058
 8003274:	40011400 	.word	0x40011400
 8003278:	40020800 	.word	0x40020800
 800327c:	20001000 	.word	0x20001000
 8003280:	40026428 	.word	0x40026428
 8003284:	20001060 	.word	0x20001060
 8003288:	400264a0 	.word	0x400264a0

0800328c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800328c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032c4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003290:	f7fe ff86 	bl	80021a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003294:	480c      	ldr	r0, [pc, #48]	@ (80032c8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003296:	490d      	ldr	r1, [pc, #52]	@ (80032cc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003298:	4a0d      	ldr	r2, [pc, #52]	@ (80032d0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800329a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800329c:	e002      	b.n	80032a4 <LoopCopyDataInit>

0800329e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800329e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032a2:	3304      	adds	r3, #4

080032a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032a8:	d3f9      	bcc.n	800329e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032aa:	4a0a      	ldr	r2, [pc, #40]	@ (80032d4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80032ac:	4c0a      	ldr	r4, [pc, #40]	@ (80032d8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80032ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032b0:	e001      	b.n	80032b6 <LoopFillZerobss>

080032b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032b4:	3204      	adds	r2, #4

080032b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032b8:	d3fb      	bcc.n	80032b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032ba:	f008 f84f 	bl	800b35c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032be:	f7fe f8f9 	bl	80014b4 <main>
  bx  lr    
 80032c2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032cc:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80032d0:	0800fe24 	.word	0x0800fe24
  ldr r2, =_sbss
 80032d4:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 80032d8:	200016a4 	.word	0x200016a4

080032dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032dc:	e7fe      	b.n	80032dc <ADC_IRQHandler>

080032de <PID_Angle_init>:
#include "Angle_PID.h"

void PID_Angle_init(PID_Angle *pid,float target_val,float Kp,float Ki,float Kd)
{
 80032de:	b480      	push	{r7}
 80032e0:	b087      	sub	sp, #28
 80032e2:	af00      	add	r7, sp, #0
 80032e4:	6178      	str	r0, [r7, #20]
 80032e6:	ed87 0a04 	vstr	s0, [r7, #16]
 80032ea:	edc7 0a03 	vstr	s1, [r7, #12]
 80032ee:	ed87 1a02 	vstr	s2, [r7, #8]
 80032f2:	edc7 1a01 	vstr	s3, [r7, #4]
	pid->target_val=target_val;
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	619a      	str	r2, [r3, #24]
	pid->Kp = Kp;
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	601a      	str	r2, [r3, #0]
	pid->Ki = Ki;
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	68ba      	ldr	r2, [r7, #8]
 8003306:	605a      	str	r2, [r3, #4]
	pid->Kd = Kd;
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	609a      	str	r2, [r3, #8]


}
 800330e:	bf00      	nop
 8003310:	371c      	adds	r7, #28
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
	...

0800331c <PID_Angle_realize>:


void PID_Angle_realize(PID_Angle *pid, float CurrentAngle) {
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	ed87 0a00 	vstr	s0, [r7]
    // 1. 
    pid->Error = pid->target_val - CurrentAngle;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	ed93 7a06 	vldr	s14, [r3, #24]
 800332e:	edd7 7a00 	vldr	s15, [r7]
 8003332:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	edc3 7a03 	vstr	s15, [r3, #12]

    // 2.  ()
    pid->Integral += pid->Error;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	ed93 7a05 	vldr	s14, [r3, #20]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	edd3 7a03 	vldr	s15, [r3, #12]
 8003348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	edc3 7a05 	vstr	s15, [r3, #20]
    if (pid->Integral > 300) pid->Integral = 300;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	edd3 7a05 	vldr	s15, [r3, #20]
 8003358:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8003420 <PID_Angle_realize+0x104>
 800335c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003360:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003364:	dd02      	ble.n	800336c <PID_Angle_realize+0x50>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	4a2e      	ldr	r2, [pc, #184]	@ (8003424 <PID_Angle_realize+0x108>)
 800336a:	615a      	str	r2, [r3, #20]
    if (pid->Integral < -300) pid->Integral = -300;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	edd3 7a05 	vldr	s15, [r3, #20]
 8003372:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8003428 <PID_Angle_realize+0x10c>
 8003376:	eef4 7ac7 	vcmpe.f32	s15, s14
 800337a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800337e:	d502      	bpl.n	8003386 <PID_Angle_realize+0x6a>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a2a      	ldr	r2, [pc, #168]	@ (800342c <PID_Angle_realize+0x110>)
 8003384:	615a      	str	r2, [r3, #20]

    // 3. 
    float derivative = pid->Error - pid->LastError;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	ed93 7a03 	vldr	s14, [r3, #12]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003392:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003396:	edc7 7a03 	vstr	s15, [r7, #12]

    // 4. 
    pid->output_val = (pid->Kp * pid->Error) +
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	ed93 7a00 	vldr	s14, [r3]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80033a6:	ee27 7a27 	vmul.f32	s14, s14, s15
                  (pid->Ki * pid->Integral) +
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	edd3 6a01 	vldr	s13, [r3, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	edd3 7a05 	vldr	s15, [r3, #20]
 80033b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
    pid->output_val = (pid->Kp * pid->Error) +
 80033ba:	ee37 7a27 	vadd.f32	s14, s14, s15
                  (pid->Kd * derivative);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	edd3 6a02 	vldr	s13, [r3, #8]
 80033c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80033c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
                  (pid->Ki * pid->Integral) +
 80033cc:	ee77 7a27 	vadd.f32	s15, s14, s15
    pid->output_val = (pid->Kp * pid->Error) +
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	edc3 7a07 	vstr	s15, [r3, #28]
    if (pid->output_val > 300) pid->output_val = 300;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	edd3 7a07 	vldr	s15, [r3, #28]
 80033dc:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003420 <PID_Angle_realize+0x104>
 80033e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e8:	dd02      	ble.n	80033f0 <PID_Angle_realize+0xd4>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003424 <PID_Angle_realize+0x108>)
 80033ee:	61da      	str	r2, [r3, #28]
    if (pid->output_val < -500) pid->output_val = -300;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	edd3 7a07 	vldr	s15, [r3, #28]
 80033f6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003430 <PID_Angle_realize+0x114>
 80033fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003402:	d502      	bpl.n	800340a <PID_Angle_realize+0xee>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	4a09      	ldr	r2, [pc, #36]	@ (800342c <PID_Angle_realize+0x110>)
 8003408:	61da      	str	r2, [r3, #28]
    // 5. 
    pid->LastError = pid->Error;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	68da      	ldr	r2, [r3, #12]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	611a      	str	r2, [r3, #16]
}
 8003412:	bf00      	nop
 8003414:	3714      	adds	r7, #20
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	43960000 	.word	0x43960000
 8003424:	43960000 	.word	0x43960000
 8003428:	c3960000 	.word	0xc3960000
 800342c:	c3960000 	.word	0xc3960000
 8003430:	c3fa0000 	.word	0xc3fa0000

08003434 <Get_Sensor_Trace>:
}




void Get_Sensor_Trace(){
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
	uint8_t i=0;
 800343a:	2300      	movs	r3, #0
 800343c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Receive_IT(&hi2c3, SLAVE_ADDRESS << 1, &data_read, 1);
 800343e:	2301      	movs	r3, #1
 8003440:	4a0f      	ldr	r2, [pc, #60]	@ (8003480 <Get_Sensor_Trace+0x4c>)
 8003442:	2124      	movs	r1, #36	@ 0x24
 8003444:	480f      	ldr	r0, [pc, #60]	@ (8003484 <Get_Sensor_Trace+0x50>)
 8003446:	f002 f8a1 	bl	800558c <HAL_I2C_Master_Receive_IT>
    for(i = 0; i < 8; i++)
 800344a:	2300      	movs	r3, #0
 800344c:	71fb      	strb	r3, [r7, #7]
 800344e:	e00f      	b.n	8003470 <Get_Sensor_Trace+0x3c>
    {
        // i (1 << i) data_read
        // 0i10
        Data_Trace[i] = (data_read & (1 << i)) ? 1 : 0;
 8003450:	4b0b      	ldr	r3, [pc, #44]	@ (8003480 <Get_Sensor_Trace+0x4c>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	461a      	mov	r2, r3
 8003456:	79fb      	ldrb	r3, [r7, #7]
 8003458:	fa42 f303 	asr.w	r3, r2, r3
 800345c:	b2da      	uxtb	r2, r3
 800345e:	79fb      	ldrb	r3, [r7, #7]
 8003460:	f002 0201 	and.w	r2, r2, #1
 8003464:	b2d1      	uxtb	r1, r2
 8003466:	4a08      	ldr	r2, [pc, #32]	@ (8003488 <Get_Sensor_Trace+0x54>)
 8003468:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < 8; i++)
 800346a:	79fb      	ldrb	r3, [r7, #7]
 800346c:	3301      	adds	r3, #1
 800346e:	71fb      	strb	r3, [r7, #7]
 8003470:	79fb      	ldrb	r3, [r7, #7]
 8003472:	2b07      	cmp	r3, #7
 8003474:	d9ec      	bls.n	8003450 <Get_Sensor_Trace+0x1c>
    }

//        HAL_UART_Transmit_DMA(&huart1, &Data_Trace[7], 1);


}
 8003476:	bf00      	nop
 8003478:	bf00      	nop
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	200010c0 	.word	0x200010c0
 8003484:	20000270 	.word	0x20000270
 8003488:	200010c4 	.word	0x200010c4

0800348c <PID_Trace_init>:

void PID_Trace_init(PID_Trace *pid,float target_val,float Kp,float Ki,float Kd)
{
 800348c:	b480      	push	{r7}
 800348e:	b087      	sub	sp, #28
 8003490:	af00      	add	r7, sp, #0
 8003492:	6178      	str	r0, [r7, #20]
 8003494:	ed87 0a04 	vstr	s0, [r7, #16]
 8003498:	edc7 0a03 	vstr	s1, [r7, #12]
 800349c:	ed87 1a02 	vstr	s2, [r7, #8]
 80034a0:	edc7 1a01 	vstr	s3, [r7, #4]
	pid->target_val=target_val;
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	619a      	str	r2, [r3, #24]
	pid->Kp = Kp;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	601a      	str	r2, [r3, #0]
	pid->Ki = Ki;
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	68ba      	ldr	r2, [r7, #8]
 80034b4:	605a      	str	r2, [r3, #4]
	pid->Kd = Kd;
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	609a      	str	r2, [r3, #8]


}
 80034bc:	bf00      	nop
 80034be:	371c      	adds	r7, #28
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr

080034c8 <Trace_error>:

int Trace_error(void) {
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
//	float Error = 222;
    int Error = (-3 * Data_Trace[7])+(-2 * Data_Trace[6]) + (-1 * Data_Trace[5]) + (0 * Data_Trace[4]) + (0* Data_Trace[3]) + (1 * Data_Trace[2])+ (2 * Data_Trace[1])+ (3 * Data_Trace[0]);
 80034ce:	4b13      	ldr	r3, [pc, #76]	@ (800351c <Trace_error+0x54>)
 80034d0:	79db      	ldrb	r3, [r3, #7]
 80034d2:	461a      	mov	r2, r3
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	1ad2      	subs	r2, r2, r3
 80034d8:	4b10      	ldr	r3, [pc, #64]	@ (800351c <Trace_error+0x54>)
 80034da:	799b      	ldrb	r3, [r3, #6]
 80034dc:	4619      	mov	r1, r3
 80034de:	460b      	mov	r3, r1
 80034e0:	07db      	lsls	r3, r3, #31
 80034e2:	1a5b      	subs	r3, r3, r1
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	4413      	add	r3, r2
 80034e8:	4a0c      	ldr	r2, [pc, #48]	@ (800351c <Trace_error+0x54>)
 80034ea:	7952      	ldrb	r2, [r2, #5]
 80034ec:	1a9b      	subs	r3, r3, r2
 80034ee:	4a0b      	ldr	r2, [pc, #44]	@ (800351c <Trace_error+0x54>)
 80034f0:	7892      	ldrb	r2, [r2, #2]
 80034f2:	441a      	add	r2, r3
 80034f4:	4b09      	ldr	r3, [pc, #36]	@ (800351c <Trace_error+0x54>)
 80034f6:	785b      	ldrb	r3, [r3, #1]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	441a      	add	r2, r3
 80034fc:	4b07      	ldr	r3, [pc, #28]	@ (800351c <Trace_error+0x54>)
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	4619      	mov	r1, r3
 8003502:	460b      	mov	r3, r1
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	440b      	add	r3, r1
 8003508:	4413      	add	r3, r2
 800350a:	607b      	str	r3, [r7, #4]
    return Error;
 800350c:	687b      	ldr	r3, [r7, #4]

}
 800350e:	4618      	mov	r0, r3
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	200010c4 	.word	0x200010c4

08003520 <PID_Trace_realize>:
//    return Error;
//
//}


void PID_Trace_realize(PID_Trace *pid, float CurrentValue) {
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	ed87 0a00 	vstr	s0, [r7]
    // 1. 
    pid->Error = pid->target_val - CurrentValue;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	ed93 7a06 	vldr	s14, [r3, #24]
 8003532:	edd7 7a00 	vldr	s15, [r7]
 8003536:	ee77 7a67 	vsub.f32	s15, s14, s15
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	edc3 7a03 	vstr	s15, [r3, #12]

    // 2.  ()
    pid->Integral += pid->Error;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	ed93 7a05 	vldr	s14, [r3, #20]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	edd3 7a03 	vldr	s15, [r3, #12]
 800354c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	edc3 7a05 	vstr	s15, [r3, #20]
    if (pid->Integral > 500) pid->Integral = 500;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	edd3 7a05 	vldr	s15, [r3, #20]
 800355c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8003624 <PID_Trace_realize+0x104>
 8003560:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003568:	dd02      	ble.n	8003570 <PID_Trace_realize+0x50>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a2e      	ldr	r2, [pc, #184]	@ (8003628 <PID_Trace_realize+0x108>)
 800356e:	615a      	str	r2, [r3, #20]
    if (pid->Integral < -500) pid->Integral = -500;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	edd3 7a05 	vldr	s15, [r3, #20]
 8003576:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800362c <PID_Trace_realize+0x10c>
 800357a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800357e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003582:	d502      	bpl.n	800358a <PID_Trace_realize+0x6a>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a2a      	ldr	r2, [pc, #168]	@ (8003630 <PID_Trace_realize+0x110>)
 8003588:	615a      	str	r2, [r3, #20]

    // 3. 
    float derivative = pid->Error - pid->LastError;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	ed93 7a03 	vldr	s14, [r3, #12]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	edd3 7a04 	vldr	s15, [r3, #16]
 8003596:	ee77 7a67 	vsub.f32	s15, s14, s15
 800359a:	edc7 7a03 	vstr	s15, [r7, #12]

    // 4. 
    pid->output_val = (pid->Kp * pid->Error) +
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	ed93 7a00 	vldr	s14, [r3]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80035aa:	ee27 7a27 	vmul.f32	s14, s14, s15
                  (pid->Ki * pid->Integral) +
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	edd3 6a01 	vldr	s13, [r3, #4]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80035ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
    pid->output_val = (pid->Kp * pid->Error) +
 80035be:	ee37 7a27 	vadd.f32	s14, s14, s15
                  (pid->Kd * derivative);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	edd3 6a02 	vldr	s13, [r3, #8]
 80035c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80035cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
                  (pid->Ki * pid->Integral) +
 80035d0:	ee77 7a27 	vadd.f32	s15, s14, s15
    pid->output_val = (pid->Kp * pid->Error) +
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	edc3 7a07 	vstr	s15, [r3, #28]
    if (pid->output_val > 500) pid->output_val = 500;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	edd3 7a07 	vldr	s15, [r3, #28]
 80035e0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8003624 <PID_Trace_realize+0x104>
 80035e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ec:	dd02      	ble.n	80035f4 <PID_Trace_realize+0xd4>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003628 <PID_Trace_realize+0x108>)
 80035f2:	61da      	str	r2, [r3, #28]
    if (pid->output_val < -500) pid->output_val = -500;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	edd3 7a07 	vldr	s15, [r3, #28]
 80035fa:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800362c <PID_Trace_realize+0x10c>
 80035fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003606:	d502      	bpl.n	800360e <PID_Trace_realize+0xee>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	4a09      	ldr	r2, [pc, #36]	@ (8003630 <PID_Trace_realize+0x110>)
 800360c:	61da      	str	r2, [r3, #28]
    // 5. 
    pid->LastError = pid->Error;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	68da      	ldr	r2, [r3, #12]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	611a      	str	r2, [r3, #16]
}
 8003616:	bf00      	nop
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	43fa0000 	.word	0x43fa0000
 8003628:	43fa0000 	.word	0x43fa0000
 800362c:	c3fa0000 	.word	0xc3fa0000
 8003630:	c3fa0000 	.word	0xc3fa0000

08003634 <OLED_Send>:
 * @param len 
 * @return None
 * @note  
 */
void OLED_Send(uint8_t *data, uint8_t len)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af02      	add	r7, sp, #8
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	70fb      	strb	r3, [r7, #3]
  HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDRESS, data, len, HAL_MAX_DELAY);
 8003640:	78fb      	ldrb	r3, [r7, #3]
 8003642:	b29b      	uxth	r3, r3
 8003644:	f04f 32ff 	mov.w	r2, #4294967295
 8003648:	9200      	str	r2, [sp, #0]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	2178      	movs	r1, #120	@ 0x78
 800364e:	4803      	ldr	r0, [pc, #12]	@ (800365c <OLED_Send+0x28>)
 8003650:	f001 fe9e 	bl	8005390 <HAL_I2C_Master_Transmit>
}
 8003654:	bf00      	nop
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	2000021c 	.word	0x2000021c

08003660 <OLED_SendCmd>:

/**
 * @brief OLED
 */
void OLED_SendCmd(uint8_t cmd)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	4603      	mov	r3, r0
 8003668:	71fb      	strb	r3, [r7, #7]
  static uint8_t sendBuffer[2] = {0};
  sendBuffer[1] = cmd;
 800366a:	4a05      	ldr	r2, [pc, #20]	@ (8003680 <OLED_SendCmd+0x20>)
 800366c:	79fb      	ldrb	r3, [r7, #7]
 800366e:	7053      	strb	r3, [r2, #1]
  OLED_Send(sendBuffer, 2);
 8003670:	2102      	movs	r1, #2
 8003672:	4803      	ldr	r0, [pc, #12]	@ (8003680 <OLED_SendCmd+0x20>)
 8003674:	f7ff ffde 	bl	8003634 <OLED_Send>
}
 8003678:	bf00      	nop
 800367a:	3708      	adds	r7, #8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	200014cc 	.word	0x200014cc

08003684 <OLED_Init>:
/**
 * @brief OLED (SSD1306)
 * @note  
 */
void OLED_Init()
{
 8003684:	b580      	push	{r7, lr}
 8003686:	af00      	add	r7, sp, #0
  OLED_SendCmd(0xAE); /* display off*/
 8003688:	20ae      	movs	r0, #174	@ 0xae
 800368a:	f7ff ffe9 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0x20);
 800368e:	2020      	movs	r0, #32
 8003690:	f7ff ffe6 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0x10);
 8003694:	2010      	movs	r0, #16
 8003696:	f7ff ffe3 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xB0);
 800369a:	20b0      	movs	r0, #176	@ 0xb0
 800369c:	f7ff ffe0 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xC8);
 80036a0:	20c8      	movs	r0, #200	@ 0xc8
 80036a2:	f7ff ffdd 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0x00);
 80036a6:	2000      	movs	r0, #0
 80036a8:	f7ff ffda 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0x10);
 80036ac:	2010      	movs	r0, #16
 80036ae:	f7ff ffd7 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0x40);
 80036b2:	2040      	movs	r0, #64	@ 0x40
 80036b4:	f7ff ffd4 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0x81);
 80036b8:	2081      	movs	r0, #129	@ 0x81
 80036ba:	f7ff ffd1 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xDF);
 80036be:	20df      	movs	r0, #223	@ 0xdf
 80036c0:	f7ff ffce 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0xA1);
 80036c4:	20a1      	movs	r0, #161	@ 0xa1
 80036c6:	f7ff ffcb 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xA6);
 80036ca:	20a6      	movs	r0, #166	@ 0xa6
 80036cc:	f7ff ffc8 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0xA8);
 80036d0:	20a8      	movs	r0, #168	@ 0xa8
 80036d2:	f7ff ffc5 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0x3F);
 80036d6:	203f      	movs	r0, #63	@ 0x3f
 80036d8:	f7ff ffc2 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xA4);
 80036dc:	20a4      	movs	r0, #164	@ 0xa4
 80036de:	f7ff ffbf 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xD3);
 80036e2:	20d3      	movs	r0, #211	@ 0xd3
 80036e4:	f7ff ffbc 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0x00);
 80036e8:	2000      	movs	r0, #0
 80036ea:	f7ff ffb9 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xD5);
 80036ee:	20d5      	movs	r0, #213	@ 0xd5
 80036f0:	f7ff ffb6 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0xF0);
 80036f4:	20f0      	movs	r0, #240	@ 0xf0
 80036f6:	f7ff ffb3 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xD9);
 80036fa:	20d9      	movs	r0, #217	@ 0xd9
 80036fc:	f7ff ffb0 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0x22);
 8003700:	2022      	movs	r0, #34	@ 0x22
 8003702:	f7ff ffad 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xDA);
 8003706:	20da      	movs	r0, #218	@ 0xda
 8003708:	f7ff ffaa 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0x12);
 800370c:	2012      	movs	r0, #18
 800370e:	f7ff ffa7 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0xDB);
 8003712:	20db      	movs	r0, #219	@ 0xdb
 8003714:	f7ff ffa4 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0x20);
 8003718:	2020      	movs	r0, #32
 800371a:	f7ff ffa1 	bl	8003660 <OLED_SendCmd>

  OLED_SendCmd(0x8D);
 800371e:	208d      	movs	r0, #141	@ 0x8d
 8003720:	f7ff ff9e 	bl	8003660 <OLED_SendCmd>
  OLED_SendCmd(0x14);
 8003724:	2014      	movs	r0, #20
 8003726:	f7ff ff9b 	bl	8003660 <OLED_SendCmd>

  OLED_NewFrame();
 800372a:	f000 f807 	bl	800373c <OLED_NewFrame>
  OLED_ShowFrame();
 800372e:	f000 f811 	bl	8003754 <OLED_ShowFrame>

  OLED_SendCmd(0xAF); /* display ON*/
 8003732:	20af      	movs	r0, #175	@ 0xaf
 8003734:	f7ff ff94 	bl	8003660 <OLED_SendCmd>
}
 8003738:	bf00      	nop
 800373a:	bd80      	pop	{r7, pc}

0800373c <OLED_NewFrame>:

/**
 * @brief  
 */
void OLED_NewFrame()
{
 800373c:	b580      	push	{r7, lr}
 800373e:	af00      	add	r7, sp, #0
  memset(OLED_GRAM, 0, sizeof(OLED_GRAM));
 8003740:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003744:	2100      	movs	r1, #0
 8003746:	4802      	ldr	r0, [pc, #8]	@ (8003750 <OLED_NewFrame+0x14>)
 8003748:	f007 fdaf 	bl	800b2aa <memset>
}
 800374c:	bf00      	nop
 800374e:	bd80      	pop	{r7, pc}
 8003750:	200010cc 	.word	0x200010cc

08003754 <OLED_ShowFrame>:
/**
 * @brief 
 * @note  
 */
void OLED_ShowFrame()
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
  static uint8_t sendBuffer[OLED_COLUMN + 1];
  sendBuffer[0] = 0x40;
 800375a:	4b15      	ldr	r3, [pc, #84]	@ (80037b0 <OLED_ShowFrame+0x5c>)
 800375c:	2240      	movs	r2, #64	@ 0x40
 800375e:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 8003760:	2300      	movs	r3, #0
 8003762:	71fb      	strb	r3, [r7, #7]
 8003764:	e01b      	b.n	800379e <OLED_ShowFrame+0x4a>
  {
    OLED_SendCmd(0xB0 + i); // 
 8003766:	79fb      	ldrb	r3, [r7, #7]
 8003768:	3b50      	subs	r3, #80	@ 0x50
 800376a:	b2db      	uxtb	r3, r3
 800376c:	4618      	mov	r0, r3
 800376e:	f7ff ff77 	bl	8003660 <OLED_SendCmd>
    OLED_SendCmd(0x00);     // 4
 8003772:	2000      	movs	r0, #0
 8003774:	f7ff ff74 	bl	8003660 <OLED_SendCmd>
    OLED_SendCmd(0x10);     // 4
 8003778:	2010      	movs	r0, #16
 800377a:	f7ff ff71 	bl	8003660 <OLED_SendCmd>
    memcpy(sendBuffer + 1, OLED_GRAM[i], OLED_COLUMN);
 800377e:	480d      	ldr	r0, [pc, #52]	@ (80037b4 <OLED_ShowFrame+0x60>)
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	01db      	lsls	r3, r3, #7
 8003784:	4a0c      	ldr	r2, [pc, #48]	@ (80037b8 <OLED_ShowFrame+0x64>)
 8003786:	4413      	add	r3, r2
 8003788:	2280      	movs	r2, #128	@ 0x80
 800378a:	4619      	mov	r1, r3
 800378c:	f007 fe0d 	bl	800b3aa <memcpy>
    OLED_Send(sendBuffer, OLED_COLUMN + 1);
 8003790:	2181      	movs	r1, #129	@ 0x81
 8003792:	4807      	ldr	r0, [pc, #28]	@ (80037b0 <OLED_ShowFrame+0x5c>)
 8003794:	f7ff ff4e 	bl	8003634 <OLED_Send>
  for (uint8_t i = 0; i < OLED_PAGE; i++)
 8003798:	79fb      	ldrb	r3, [r7, #7]
 800379a:	3301      	adds	r3, #1
 800379c:	71fb      	strb	r3, [r7, #7]
 800379e:	79fb      	ldrb	r3, [r7, #7]
 80037a0:	2b07      	cmp	r3, #7
 80037a2:	d9e0      	bls.n	8003766 <OLED_ShowFrame+0x12>
  }
}
 80037a4:	bf00      	nop
 80037a6:	bf00      	nop
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	200014d0 	.word	0x200014d0
 80037b4:	200014d1 	.word	0x200014d1
 80037b8:	200010cc 	.word	0x200010cc

080037bc <OLED_SetByte_Fine>:
 * @note startenddata
 * @note startend0-7, startend
 * @note OLED_SetByte_Fine
 */
void OLED_SetByte_Fine(uint8_t page, uint8_t column, uint8_t data, uint8_t start, uint8_t end, OLED_ColorMode color)
{
 80037bc:	b490      	push	{r4, r7}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4604      	mov	r4, r0
 80037c4:	4608      	mov	r0, r1
 80037c6:	4611      	mov	r1, r2
 80037c8:	461a      	mov	r2, r3
 80037ca:	4623      	mov	r3, r4
 80037cc:	71fb      	strb	r3, [r7, #7]
 80037ce:	4603      	mov	r3, r0
 80037d0:	71bb      	strb	r3, [r7, #6]
 80037d2:	460b      	mov	r3, r1
 80037d4:	717b      	strb	r3, [r7, #5]
 80037d6:	4613      	mov	r3, r2
 80037d8:	713b      	strb	r3, [r7, #4]
  static uint8_t temp;
  if (page >= OLED_PAGE || column >= OLED_COLUMN)
 80037da:	79fb      	ldrb	r3, [r7, #7]
 80037dc:	2b07      	cmp	r3, #7
 80037de:	d85f      	bhi.n	80038a0 <OLED_SetByte_Fine+0xe4>
 80037e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	db5b      	blt.n	80038a0 <OLED_SetByte_Fine+0xe4>
    return;
  if (color)
 80037e8:	7d3b      	ldrb	r3, [r7, #20]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d002      	beq.n	80037f4 <OLED_SetByte_Fine+0x38>
    data = ~data;
 80037ee:	797b      	ldrb	r3, [r7, #5]
 80037f0:	43db      	mvns	r3, r3
 80037f2:	717b      	strb	r3, [r7, #5]

  temp = data | (0xff << (end + 1)) | (0xff >> (8 - start));
 80037f4:	7c3b      	ldrb	r3, [r7, #16]
 80037f6:	3301      	adds	r3, #1
 80037f8:	22ff      	movs	r2, #255	@ 0xff
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	b25a      	sxtb	r2, r3
 8003800:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003804:	4313      	orrs	r3, r2
 8003806:	b25a      	sxtb	r2, r3
 8003808:	793b      	ldrb	r3, [r7, #4]
 800380a:	f1c3 0308 	rsb	r3, r3, #8
 800380e:	21ff      	movs	r1, #255	@ 0xff
 8003810:	fa41 f303 	asr.w	r3, r1, r3
 8003814:	b25b      	sxtb	r3, r3
 8003816:	4313      	orrs	r3, r2
 8003818:	b25b      	sxtb	r3, r3
 800381a:	b2da      	uxtb	r2, r3
 800381c:	4b23      	ldr	r3, [pc, #140]	@ (80038ac <OLED_SetByte_Fine+0xf0>)
 800381e:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] &= temp;
 8003820:	79fa      	ldrb	r2, [r7, #7]
 8003822:	79bb      	ldrb	r3, [r7, #6]
 8003824:	4922      	ldr	r1, [pc, #136]	@ (80038b0 <OLED_SetByte_Fine+0xf4>)
 8003826:	01d2      	lsls	r2, r2, #7
 8003828:	440a      	add	r2, r1
 800382a:	4413      	add	r3, r2
 800382c:	7818      	ldrb	r0, [r3, #0]
 800382e:	4b1f      	ldr	r3, [pc, #124]	@ (80038ac <OLED_SetByte_Fine+0xf0>)
 8003830:	7819      	ldrb	r1, [r3, #0]
 8003832:	79fa      	ldrb	r2, [r7, #7]
 8003834:	79bb      	ldrb	r3, [r7, #6]
 8003836:	4001      	ands	r1, r0
 8003838:	b2c8      	uxtb	r0, r1
 800383a:	491d      	ldr	r1, [pc, #116]	@ (80038b0 <OLED_SetByte_Fine+0xf4>)
 800383c:	01d2      	lsls	r2, r2, #7
 800383e:	440a      	add	r2, r1
 8003840:	4413      	add	r3, r2
 8003842:	4602      	mov	r2, r0
 8003844:	701a      	strb	r2, [r3, #0]
  temp = data & ~(0xff << (end + 1)) & ~(0xff >> (8 - start));
 8003846:	7c3b      	ldrb	r3, [r7, #16]
 8003848:	3301      	adds	r3, #1
 800384a:	22ff      	movs	r2, #255	@ 0xff
 800384c:	fa02 f303 	lsl.w	r3, r2, r3
 8003850:	b25b      	sxtb	r3, r3
 8003852:	43db      	mvns	r3, r3
 8003854:	b25a      	sxtb	r2, r3
 8003856:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800385a:	4013      	ands	r3, r2
 800385c:	b25a      	sxtb	r2, r3
 800385e:	793b      	ldrb	r3, [r7, #4]
 8003860:	f1c3 0308 	rsb	r3, r3, #8
 8003864:	f06f 01ff 	mvn.w	r1, #255	@ 0xff
 8003868:	fa41 f303 	asr.w	r3, r1, r3
 800386c:	b25b      	sxtb	r3, r3
 800386e:	4013      	ands	r3, r2
 8003870:	b25b      	sxtb	r3, r3
 8003872:	b2da      	uxtb	r2, r3
 8003874:	4b0d      	ldr	r3, [pc, #52]	@ (80038ac <OLED_SetByte_Fine+0xf0>)
 8003876:	701a      	strb	r2, [r3, #0]
  OLED_GRAM[page][column] |= temp;
 8003878:	79fa      	ldrb	r2, [r7, #7]
 800387a:	79bb      	ldrb	r3, [r7, #6]
 800387c:	490c      	ldr	r1, [pc, #48]	@ (80038b0 <OLED_SetByte_Fine+0xf4>)
 800387e:	01d2      	lsls	r2, r2, #7
 8003880:	440a      	add	r2, r1
 8003882:	4413      	add	r3, r2
 8003884:	7818      	ldrb	r0, [r3, #0]
 8003886:	4b09      	ldr	r3, [pc, #36]	@ (80038ac <OLED_SetByte_Fine+0xf0>)
 8003888:	7819      	ldrb	r1, [r3, #0]
 800388a:	79fa      	ldrb	r2, [r7, #7]
 800388c:	79bb      	ldrb	r3, [r7, #6]
 800388e:	4301      	orrs	r1, r0
 8003890:	b2c8      	uxtb	r0, r1
 8003892:	4907      	ldr	r1, [pc, #28]	@ (80038b0 <OLED_SetByte_Fine+0xf4>)
 8003894:	01d2      	lsls	r2, r2, #7
 8003896:	440a      	add	r2, r1
 8003898:	4413      	add	r3, r2
 800389a:	4602      	mov	r2, r0
 800389c:	701a      	strb	r2, [r3, #0]
 800389e:	e000      	b.n	80038a2 <OLED_SetByte_Fine+0xe6>
    return;
 80038a0:	bf00      	nop
  // OLED_SetPixel
  // for (uint8_t i = start; i <= end; i++) {
  //   OLED_SetPixel(column, page * 8 + i, !((data >> i) & 0x01));
  // }
}
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bc90      	pop	{r4, r7}
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	20001551 	.word	0x20001551
 80038b0:	200010cc 	.word	0x200010cc

080038b4 <OLED_SetBits_Fine>:
 * @note (x,y)lendata
 * @note len1-8
 * @note OLED_SetByte_Fine, ()
 */
void OLED_SetBits_Fine(uint8_t x, uint8_t y, uint8_t data, uint8_t len, OLED_ColorMode color)
{
 80038b4:	b5b0      	push	{r4, r5, r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af02      	add	r7, sp, #8
 80038ba:	4604      	mov	r4, r0
 80038bc:	4608      	mov	r0, r1
 80038be:	4611      	mov	r1, r2
 80038c0:	461a      	mov	r2, r3
 80038c2:	4623      	mov	r3, r4
 80038c4:	71fb      	strb	r3, [r7, #7]
 80038c6:	4603      	mov	r3, r0
 80038c8:	71bb      	strb	r3, [r7, #6]
 80038ca:	460b      	mov	r3, r1
 80038cc:	717b      	strb	r3, [r7, #5]
 80038ce:	4613      	mov	r3, r2
 80038d0:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 80038d2:	79bb      	ldrb	r3, [r7, #6]
 80038d4:	08db      	lsrs	r3, r3, #3
 80038d6:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 80038d8:	79bb      	ldrb	r3, [r7, #6]
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	73bb      	strb	r3, [r7, #14]
  if (bit + len > 8)
 80038e0:	7bba      	ldrb	r2, [r7, #14]
 80038e2:	793b      	ldrb	r3, [r7, #4]
 80038e4:	4413      	add	r3, r2
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	dd29      	ble.n	800393e <OLED_SetBits_Fine+0x8a>
  {
    OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 80038ea:	797a      	ldrb	r2, [r7, #5]
 80038ec:	7bbb      	ldrb	r3, [r7, #14]
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	7bbc      	ldrb	r4, [r7, #14]
 80038f6:	79f9      	ldrb	r1, [r7, #7]
 80038f8:	7bf8      	ldrb	r0, [r7, #15]
 80038fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80038fe:	9301      	str	r3, [sp, #4]
 8003900:	2307      	movs	r3, #7
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	4623      	mov	r3, r4
 8003906:	f7ff ff59 	bl	80037bc <OLED_SetByte_Fine>
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, len + bit - 1 - 8, color);
 800390a:	7bfb      	ldrb	r3, [r7, #15]
 800390c:	3301      	adds	r3, #1
 800390e:	b2d8      	uxtb	r0, r3
 8003910:	797a      	ldrb	r2, [r7, #5]
 8003912:	7bbb      	ldrb	r3, [r7, #14]
 8003914:	f1c3 0308 	rsb	r3, r3, #8
 8003918:	fa42 f303 	asr.w	r3, r2, r3
 800391c:	b2dc      	uxtb	r4, r3
 800391e:	793a      	ldrb	r2, [r7, #4]
 8003920:	7bbb      	ldrb	r3, [r7, #14]
 8003922:	4413      	add	r3, r2
 8003924:	b2db      	uxtb	r3, r3
 8003926:	3b09      	subs	r3, #9
 8003928:	b2db      	uxtb	r3, r3
 800392a:	79f9      	ldrb	r1, [r7, #7]
 800392c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003930:	9201      	str	r2, [sp, #4]
 8003932:	9300      	str	r3, [sp, #0]
 8003934:	2300      	movs	r3, #0
 8003936:	4622      	mov	r2, r4
 8003938:	f7ff ff40 	bl	80037bc <OLED_SetByte_Fine>
  }
  // OLED_SetPixel
  // for (uint8_t i = 0; i < len; i++) {
  //   OLED_SetPixel(x, y + i, !((data >> i) & 0x01));
  // }
}
 800393c:	e015      	b.n	800396a <OLED_SetBits_Fine+0xb6>
    OLED_SetByte_Fine(page, x, data << bit, bit, bit + len - 1, color);
 800393e:	797a      	ldrb	r2, [r7, #5]
 8003940:	7bbb      	ldrb	r3, [r7, #14]
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	b2dc      	uxtb	r4, r3
 8003948:	7bba      	ldrb	r2, [r7, #14]
 800394a:	793b      	ldrb	r3, [r7, #4]
 800394c:	4413      	add	r3, r2
 800394e:	b2db      	uxtb	r3, r3
 8003950:	3b01      	subs	r3, #1
 8003952:	b2db      	uxtb	r3, r3
 8003954:	7bbd      	ldrb	r5, [r7, #14]
 8003956:	79f9      	ldrb	r1, [r7, #7]
 8003958:	7bf8      	ldrb	r0, [r7, #15]
 800395a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800395e:	9201      	str	r2, [sp, #4]
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	462b      	mov	r3, r5
 8003964:	4622      	mov	r2, r4
 8003966:	f7ff ff29 	bl	80037bc <OLED_SetByte_Fine>
}
 800396a:	bf00      	nop
 800396c:	3710      	adds	r7, #16
 800396e:	46bd      	mov	sp, r7
 8003970:	bdb0      	pop	{r4, r5, r7, pc}

08003972 <OLED_SetBits>:
 * @param color 
 * @note (x,y)8data
 * @note OLED_SetByte, ()
 */
void OLED_SetBits(uint8_t x, uint8_t y, uint8_t data, OLED_ColorMode color)
{
 8003972:	b590      	push	{r4, r7, lr}
 8003974:	b087      	sub	sp, #28
 8003976:	af02      	add	r7, sp, #8
 8003978:	4604      	mov	r4, r0
 800397a:	4608      	mov	r0, r1
 800397c:	4611      	mov	r1, r2
 800397e:	461a      	mov	r2, r3
 8003980:	4623      	mov	r3, r4
 8003982:	71fb      	strb	r3, [r7, #7]
 8003984:	4603      	mov	r3, r0
 8003986:	71bb      	strb	r3, [r7, #6]
 8003988:	460b      	mov	r3, r1
 800398a:	717b      	strb	r3, [r7, #5]
 800398c:	4613      	mov	r3, r2
 800398e:	713b      	strb	r3, [r7, #4]
  uint8_t page = y / 8;
 8003990:	79bb      	ldrb	r3, [r7, #6]
 8003992:	08db      	lsrs	r3, r3, #3
 8003994:	73fb      	strb	r3, [r7, #15]
  uint8_t bit = y % 8;
 8003996:	79bb      	ldrb	r3, [r7, #6]
 8003998:	f003 0307 	and.w	r3, r3, #7
 800399c:	73bb      	strb	r3, [r7, #14]
  OLED_SetByte_Fine(page, x, data << bit, bit, 7, color);
 800399e:	797a      	ldrb	r2, [r7, #5]
 80039a0:	7bbb      	ldrb	r3, [r7, #14]
 80039a2:	fa02 f303 	lsl.w	r3, r2, r3
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	7bbc      	ldrb	r4, [r7, #14]
 80039aa:	79f9      	ldrb	r1, [r7, #7]
 80039ac:	7bf8      	ldrb	r0, [r7, #15]
 80039ae:	793b      	ldrb	r3, [r7, #4]
 80039b0:	9301      	str	r3, [sp, #4]
 80039b2:	2307      	movs	r3, #7
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	4623      	mov	r3, r4
 80039b8:	f7ff ff00 	bl	80037bc <OLED_SetByte_Fine>
  if (bit)
 80039bc:	7bbb      	ldrb	r3, [r7, #14]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d014      	beq.n	80039ec <OLED_SetBits+0x7a>
  {
    OLED_SetByte_Fine(page + 1, x, data >> (8 - bit), 0, bit - 1, color);
 80039c2:	7bfb      	ldrb	r3, [r7, #15]
 80039c4:	3301      	adds	r3, #1
 80039c6:	b2d8      	uxtb	r0, r3
 80039c8:	797a      	ldrb	r2, [r7, #5]
 80039ca:	7bbb      	ldrb	r3, [r7, #14]
 80039cc:	f1c3 0308 	rsb	r3, r3, #8
 80039d0:	fa42 f303 	asr.w	r3, r2, r3
 80039d4:	b2dc      	uxtb	r4, r3
 80039d6:	7bbb      	ldrb	r3, [r7, #14]
 80039d8:	3b01      	subs	r3, #1
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	79f9      	ldrb	r1, [r7, #7]
 80039de:	793a      	ldrb	r2, [r7, #4]
 80039e0:	9201      	str	r2, [sp, #4]
 80039e2:	9300      	str	r3, [sp, #0]
 80039e4:	2300      	movs	r3, #0
 80039e6:	4622      	mov	r2, r4
 80039e8:	f7ff fee8 	bl	80037bc <OLED_SetByte_Fine>
  }
}
 80039ec:	bf00      	nop
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd90      	pop	{r4, r7, pc}

080039f4 <OLED_SetBlock>:
 * @param color 
 * @note (x,y)w*hdata
 * @note data
 */
void OLED_SetBlock(uint8_t x, uint8_t y, const uint8_t *data, uint8_t w, uint8_t h, OLED_ColorMode color)
{
 80039f4:	b590      	push	{r4, r7, lr}
 80039f6:	b087      	sub	sp, #28
 80039f8:	af02      	add	r7, sp, #8
 80039fa:	603a      	str	r2, [r7, #0]
 80039fc:	461a      	mov	r2, r3
 80039fe:	4603      	mov	r3, r0
 8003a00:	71fb      	strb	r3, [r7, #7]
 8003a02:	460b      	mov	r3, r1
 8003a04:	71bb      	strb	r3, [r7, #6]
 8003a06:	4613      	mov	r3, r2
 8003a08:	717b      	strb	r3, [r7, #5]
  uint8_t fullRow = h / 8; // 
 8003a0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a0e:	08db      	lsrs	r3, r3, #3
 8003a10:	733b      	strb	r3, [r7, #12]
  uint8_t partBit = h % 8; // 
 8003a12:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003a16:	f003 0307 	and.w	r3, r3, #7
 8003a1a:	72fb      	strb	r3, [r7, #11]
  for (uint8_t i = 0; i < w; i++)
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	73fb      	strb	r3, [r7, #15]
 8003a20:	e025      	b.n	8003a6e <OLED_SetBlock+0x7a>
  {
    for (uint8_t j = 0; j < fullRow; j++)
 8003a22:	2300      	movs	r3, #0
 8003a24:	73bb      	strb	r3, [r7, #14]
 8003a26:	e01b      	b.n	8003a60 <OLED_SetBlock+0x6c>
    {
      OLED_SetBits(x + i, y + j * 8, data[i + j * w], color);
 8003a28:	79fa      	ldrb	r2, [r7, #7]
 8003a2a:	7bfb      	ldrb	r3, [r7, #15]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	b2d8      	uxtb	r0, r3
 8003a30:	7bbb      	ldrb	r3, [r7, #14]
 8003a32:	00db      	lsls	r3, r3, #3
 8003a34:	b2da      	uxtb	r2, r3
 8003a36:	79bb      	ldrb	r3, [r7, #6]
 8003a38:	4413      	add	r3, r2
 8003a3a:	b2dc      	uxtb	r4, r3
 8003a3c:	7bfa      	ldrb	r2, [r7, #15]
 8003a3e:	7bbb      	ldrb	r3, [r7, #14]
 8003a40:	7979      	ldrb	r1, [r7, #5]
 8003a42:	fb01 f303 	mul.w	r3, r1, r3
 8003a46:	4413      	add	r3, r2
 8003a48:	461a      	mov	r2, r3
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	781a      	ldrb	r2, [r3, #0]
 8003a50:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003a54:	4621      	mov	r1, r4
 8003a56:	f7ff ff8c 	bl	8003972 <OLED_SetBits>
    for (uint8_t j = 0; j < fullRow; j++)
 8003a5a:	7bbb      	ldrb	r3, [r7, #14]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	73bb      	strb	r3, [r7, #14]
 8003a60:	7bba      	ldrb	r2, [r7, #14]
 8003a62:	7b3b      	ldrb	r3, [r7, #12]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d3df      	bcc.n	8003a28 <OLED_SetBlock+0x34>
  for (uint8_t i = 0; i < w; i++)
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	73fb      	strb	r3, [r7, #15]
 8003a6e:	7bfa      	ldrb	r2, [r7, #15]
 8003a70:	797b      	ldrb	r3, [r7, #5]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d3d5      	bcc.n	8003a22 <OLED_SetBlock+0x2e>
    }
  }
  if (partBit)
 8003a76:	7afb      	ldrb	r3, [r7, #11]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d028      	beq.n	8003ace <OLED_SetBlock+0xda>
  {
    uint16_t fullNum = w * fullRow; // 
 8003a7c:	797b      	ldrb	r3, [r7, #5]
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	7b3b      	ldrb	r3, [r7, #12]
 8003a82:	b29b      	uxth	r3, r3
 8003a84:	fb12 f303 	smulbb	r3, r2, r3
 8003a88:	813b      	strh	r3, [r7, #8]
    for (uint8_t i = 0; i < w; i++)
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	737b      	strb	r3, [r7, #13]
 8003a8e:	e01a      	b.n	8003ac6 <OLED_SetBlock+0xd2>
    {
      OLED_SetBits_Fine(x + i, y + (fullRow * 8), data[fullNum + i], partBit, color);
 8003a90:	79fa      	ldrb	r2, [r7, #7]
 8003a92:	7b7b      	ldrb	r3, [r7, #13]
 8003a94:	4413      	add	r3, r2
 8003a96:	b2d8      	uxtb	r0, r3
 8003a98:	7b3b      	ldrb	r3, [r7, #12]
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	b2da      	uxtb	r2, r3
 8003a9e:	79bb      	ldrb	r3, [r7, #6]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	b2d9      	uxtb	r1, r3
 8003aa4:	893a      	ldrh	r2, [r7, #8]
 8003aa6:	7b7b      	ldrb	r3, [r7, #13]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	461a      	mov	r2, r3
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	4413      	add	r3, r2
 8003ab0:	781a      	ldrb	r2, [r3, #0]
 8003ab2:	7afc      	ldrb	r4, [r7, #11]
 8003ab4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	4623      	mov	r3, r4
 8003abc:	f7ff fefa 	bl	80038b4 <OLED_SetBits_Fine>
    for (uint8_t i = 0; i < w; i++)
 8003ac0:	7b7b      	ldrb	r3, [r7, #13]
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	737b      	strb	r3, [r7, #13]
 8003ac6:	7b7a      	ldrb	r2, [r7, #13]
 8003ac8:	797b      	ldrb	r3, [r7, #5]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d3e0      	bcc.n	8003a90 <OLED_SetBlock+0x9c>
  //       if (j * 8 + k >= h) break; // (
  //       OLED_SetPixel(x + i, y + j * 8 + k, !((data[i + j * w] >> k) & 0x01));
  //     }
  //   }
  // }
}
 8003ace:	bf00      	nop
 8003ad0:	3714      	adds	r7, #20
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd90      	pop	{r4, r7, pc}

08003ad6 <OLED_PrintASCIIChar>:
 * @param ch 
 * @param font 
 * @param color 
 */
void OLED_PrintASCIIChar(uint8_t x, uint8_t y, char ch, const ASCIIFont *font, OLED_ColorMode color)
{
 8003ad6:	b5b0      	push	{r4, r5, r7, lr}
 8003ad8:	b084      	sub	sp, #16
 8003ada:	af02      	add	r7, sp, #8
 8003adc:	603b      	str	r3, [r7, #0]
 8003ade:	4603      	mov	r3, r0
 8003ae0:	71fb      	strb	r3, [r7, #7]
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	71bb      	strb	r3, [r7, #6]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	717b      	strb	r3, [r7, #5]
  OLED_SetBlock(x, y, font->chars + (ch - ' ') * (((font->h + 7) / 8) * font->w), font->w, font->h, color);
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685a      	ldr	r2, [r3, #4]
 8003aee:	797b      	ldrb	r3, [r7, #5]
 8003af0:	f1a3 0120 	sub.w	r1, r3, #32
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	781b      	ldrb	r3, [r3, #0]
 8003af8:	3307      	adds	r3, #7
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	da00      	bge.n	8003b00 <OLED_PrintASCIIChar+0x2a>
 8003afe:	3307      	adds	r3, #7
 8003b00:	10db      	asrs	r3, r3, #3
 8003b02:	4618      	mov	r0, r3
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	785b      	ldrb	r3, [r3, #1]
 8003b08:	fb00 f303 	mul.w	r3, r0, r3
 8003b0c:	fb01 f303 	mul.w	r3, r1, r3
 8003b10:	18d4      	adds	r4, r2, r3
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	785d      	ldrb	r5, [r3, #1]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	79b9      	ldrb	r1, [r7, #6]
 8003b1c:	79f8      	ldrb	r0, [r7, #7]
 8003b1e:	7e3a      	ldrb	r2, [r7, #24]
 8003b20:	9201      	str	r2, [sp, #4]
 8003b22:	9300      	str	r3, [sp, #0]
 8003b24:	462b      	mov	r3, r5
 8003b26:	4622      	mov	r2, r4
 8003b28:	f7ff ff64 	bl	80039f4 <OLED_SetBlock>
}
 8003b2c:	bf00      	nop
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bdb0      	pop	{r4, r5, r7, pc}

08003b34 <_OLED_GetUTF8Len>:

/**
 * @brief UTF-8
 */
uint8_t _OLED_GetUTF8Len(char *string)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  if ((string[0] & 0x80) == 0x00)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	b25b      	sxtb	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	db01      	blt.n	8003b4a <_OLED_GetUTF8Len+0x16>
  {
    return 1;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e018      	b.n	8003b7c <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xE0) == 0xC0)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8003b52:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b54:	d101      	bne.n	8003b5a <_OLED_GetUTF8Len+0x26>
  {
    return 2;
 8003b56:	2302      	movs	r3, #2
 8003b58:	e010      	b.n	8003b7c <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xF0) == 0xE0)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	781b      	ldrb	r3, [r3, #0]
 8003b5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b62:	2be0      	cmp	r3, #224	@ 0xe0
 8003b64:	d101      	bne.n	8003b6a <_OLED_GetUTF8Len+0x36>
  {
    return 3;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e008      	b.n	8003b7c <_OLED_GetUTF8Len+0x48>
  }
  else if ((string[0] & 0xF8) == 0xF0)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8003b72:	2bf0      	cmp	r3, #240	@ 0xf0
 8003b74:	d101      	bne.n	8003b7a <_OLED_GetUTF8Len+0x46>
  {
    return 4;
 8003b76:	2304      	movs	r3, #4
 8003b78:	e000      	b.n	8003b7c <_OLED_GetUTF8Len+0x48>
  }
  return 0;
 8003b7a:	2300      	movs	r3, #0
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <OLED_PrintString>:
 * @note , :
 * 1. UTF-8
 * 2. LED(https://led.baud-dance.com)
 */
void OLED_PrintString(uint8_t x, uint8_t y, char *str, const Font *font, OLED_ColorMode color)
{
 8003b88:	b5b0      	push	{r4, r5, r7, lr}
 8003b8a:	b08a      	sub	sp, #40	@ 0x28
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	60ba      	str	r2, [r7, #8]
 8003b90:	607b      	str	r3, [r7, #4]
 8003b92:	4603      	mov	r3, r0
 8003b94:	73fb      	strb	r3, [r7, #15]
 8003b96:	460b      	mov	r3, r1
 8003b98:	73bb      	strb	r3, [r7, #14]
  uint16_t i = 0;                                       // 
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	83fb      	strh	r3, [r7, #30]
  uint8_t oneLen = (((font->h + 7) / 8) * font->w) + 4; // 
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	3307      	adds	r3, #7
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	da00      	bge.n	8003baa <OLED_PrintString+0x22>
 8003ba8:	3307      	adds	r3, #7
 8003baa:	10db      	asrs	r3, r3, #3
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	785b      	ldrb	r3, [r3, #1]
 8003bb2:	fb12 f303 	smulbb	r3, r2, r3
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	3304      	adds	r3, #4
 8003bba:	76fb      	strb	r3, [r7, #27]
  uint8_t found;                                        // 
  uint8_t utf8Len;                                      // UTF-8
  uint8_t *head;                                        // 
  while (str[i])
 8003bbc:	e07d      	b.n	8003cba <OLED_PrintString+0x132>
  {
    found = 0;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	777b      	strb	r3, [r7, #29]
    utf8Len = _OLED_GetUTF8Len(str + i);
 8003bc2:	8bfb      	ldrh	r3, [r7, #30]
 8003bc4:	68ba      	ldr	r2, [r7, #8]
 8003bc6:	4413      	add	r3, r2
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff ffb3 	bl	8003b34 <_OLED_GetUTF8Len>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	76bb      	strb	r3, [r7, #26]
    if (utf8Len == 0)
 8003bd2:	7ebb      	ldrb	r3, [r7, #26]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d078      	beq.n	8003cca <OLED_PrintString+0x142>
      break; // UTF-8

    //   TODO , hash
    for (uint8_t j = 0; j < font->len; j++)
 8003bd8:	2300      	movs	r3, #0
 8003bda:	773b      	strb	r3, [r7, #28]
 8003bdc:	e032      	b.n	8003c44 <OLED_PrintString+0xbc>
    {
      head = (uint8_t *)(font->chars) + (j * oneLen);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	7f3a      	ldrb	r2, [r7, #28]
 8003be4:	7ef9      	ldrb	r1, [r7, #27]
 8003be6:	fb01 f202 	mul.w	r2, r1, r2
 8003bea:	4413      	add	r3, r2
 8003bec:	617b      	str	r3, [r7, #20]
      if (memcmp(str + i, head, utf8Len) == 0)
 8003bee:	8bfb      	ldrh	r3, [r7, #30]
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	7eba      	ldrb	r2, [r7, #26]
 8003bf6:	6979      	ldr	r1, [r7, #20]
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f007 fb46 	bl	800b28a <memcmp>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d11c      	bne.n	8003c3e <OLED_PrintString+0xb6>
      {
        OLED_SetBlock(x, y, head + 4, font->w, font->h, color);
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	1d1c      	adds	r4, r3, #4
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	785d      	ldrb	r5, [r3, #1]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	7bb9      	ldrb	r1, [r7, #14]
 8003c12:	7bf8      	ldrb	r0, [r7, #15]
 8003c14:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003c18:	9201      	str	r2, [sp, #4]
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	462b      	mov	r3, r5
 8003c1e:	4622      	mov	r2, r4
 8003c20:	f7ff fee8 	bl	80039f4 <OLED_SetBlock>
        // 
        x += font->w;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	785a      	ldrb	r2, [r3, #1]
 8003c28:	7bfb      	ldrb	r3, [r7, #15]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8003c2e:	7ebb      	ldrb	r3, [r7, #26]
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	8bfb      	ldrh	r3, [r7, #30]
 8003c34:	4413      	add	r3, r2
 8003c36:	83fb      	strh	r3, [r7, #30]
        found = 1;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	777b      	strb	r3, [r7, #29]
        break;
 8003c3c:	e007      	b.n	8003c4e <OLED_PrintString+0xc6>
    for (uint8_t j = 0; j < font->len; j++)
 8003c3e:	7f3b      	ldrb	r3, [r7, #28]
 8003c40:	3301      	adds	r3, #1
 8003c42:	773b      	strb	r3, [r7, #28]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	7a1b      	ldrb	r3, [r3, #8]
 8003c48:	7f3a      	ldrb	r2, [r7, #28]
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d3c7      	bcc.n	8003bde <OLED_PrintString+0x56>
      }
    }

    // ,ASCII, ASCII
    if (found == 0)
 8003c4e:	7f7b      	ldrb	r3, [r7, #29]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d132      	bne.n	8003cba <OLED_PrintString+0x132>
    {
      if (utf8Len == 1)
 8003c54:	7ebb      	ldrb	r3, [r7, #26]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d119      	bne.n	8003c8e <OLED_PrintString+0x106>
      {
        OLED_PrintASCIIChar(x, y, str[i], font->ascii, color);
 8003c5a:	8bfb      	ldrh	r3, [r7, #30]
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	4413      	add	r3, r2
 8003c60:	781a      	ldrb	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	68dc      	ldr	r4, [r3, #12]
 8003c66:	7bb9      	ldrb	r1, [r7, #14]
 8003c68:	7bf8      	ldrb	r0, [r7, #15]
 8003c6a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	4623      	mov	r3, r4
 8003c72:	f7ff ff30 	bl	8003ad6 <OLED_PrintASCIIChar>
        // 
        x += font->ascii->w;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	785a      	ldrb	r2, [r3, #1]
 8003c7c:	7bfb      	ldrb	r3, [r7, #15]
 8003c7e:	4413      	add	r3, r2
 8003c80:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8003c82:	7ebb      	ldrb	r3, [r7, #26]
 8003c84:	b29a      	uxth	r2, r3
 8003c86:	8bfb      	ldrh	r3, [r7, #30]
 8003c88:	4413      	add	r3, r2
 8003c8a:	83fb      	strh	r3, [r7, #30]
 8003c8c:	e015      	b.n	8003cba <OLED_PrintString+0x132>
      }
      else
      {
        OLED_PrintASCIIChar(x, y, ' ', font->ascii, color);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68da      	ldr	r2, [r3, #12]
 8003c92:	7bb9      	ldrb	r1, [r7, #14]
 8003c94:	7bf8      	ldrb	r0, [r7, #15]
 8003c96:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	f7ff ff19 	bl	8003ad6 <OLED_PrintASCIIChar>
        x += font->ascii->w;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	785a      	ldrb	r2, [r3, #1]
 8003caa:	7bfb      	ldrb	r3, [r7, #15]
 8003cac:	4413      	add	r3, r2
 8003cae:	73fb      	strb	r3, [r7, #15]
        i += utf8Len;
 8003cb0:	7ebb      	ldrb	r3, [r7, #26]
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	8bfb      	ldrh	r3, [r7, #30]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	83fb      	strh	r3, [r7, #30]
  while (str[i])
 8003cba:	8bfb      	ldrh	r3, [r7, #30]
 8003cbc:	68ba      	ldr	r2, [r7, #8]
 8003cbe:	4413      	add	r3, r2
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f47f af7b 	bne.w	8003bbe <OLED_PrintString+0x36>
      }
    }
  }
}
 8003cc8:	e000      	b.n	8003ccc <OLED_PrintString+0x144>
      break; // UTF-8
 8003cca:	bf00      	nop
}
 8003ccc:	bf00      	nop
 8003cce:	3720      	adds	r7, #32
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bdb0      	pop	{r4, r5, r7, pc}

08003cd4 <Set_motor_pwmL>:
#include "pidspeed.h"

void Set_motor_pwmL(float pwm){
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	ed87 0a01 	vstr	s0, [r7, #4]
	if(pwm<0)
 8003cde:	edd7 7a01 	vldr	s15, [r7, #4]
 8003ce2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cea:	d515      	bpl.n	8003d18 <Set_motor_pwmL+0x44>
	{HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, ENABLE);
 8003cec:	2201      	movs	r2, #1
 8003cee:	2110      	movs	r1, #16
 8003cf0:	4819      	ldr	r0, [pc, #100]	@ (8003d58 <Set_motor_pwmL+0x84>)
 8003cf2:	f001 f9d9 	bl	80050a8 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, DISABLE);
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	2120      	movs	r1, #32
 8003cfa:	4817      	ldr	r0, [pc, #92]	@ (8003d58 <Set_motor_pwmL+0x84>)
 8003cfc:	f001 f9d4 	bl	80050a8 <HAL_GPIO_WritePin>
	 __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,-pwm);
 8003d00:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d04:	eef1 7a67 	vneg.f32	s15, s15
 8003d08:	4b14      	ldr	r3, [pc, #80]	@ (8003d5c <Set_motor_pwmL+0x88>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d10:	ee17 2a90 	vmov	r2, s15
 8003d14:	635a      	str	r2, [r3, #52]	@ 0x34
	else if(pwm>=0){
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, DISABLE);
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, ENABLE);
	 __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,pwm);
	}
}
 8003d16:	e01a      	b.n	8003d4e <Set_motor_pwmL+0x7a>
	else if(pwm>=0){
 8003d18:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d24:	da00      	bge.n	8003d28 <Set_motor_pwmL+0x54>
}
 8003d26:	e012      	b.n	8003d4e <Set_motor_pwmL+0x7a>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, DISABLE);
 8003d28:	2200      	movs	r2, #0
 8003d2a:	2110      	movs	r1, #16
 8003d2c:	480a      	ldr	r0, [pc, #40]	@ (8003d58 <Set_motor_pwmL+0x84>)
 8003d2e:	f001 f9bb 	bl	80050a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, ENABLE);
 8003d32:	2201      	movs	r2, #1
 8003d34:	2120      	movs	r1, #32
 8003d36:	4808      	ldr	r0, [pc, #32]	@ (8003d58 <Set_motor_pwmL+0x84>)
 8003d38:	f001 f9b6 	bl	80050a8 <HAL_GPIO_WritePin>
	 __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,pwm);
 8003d3c:	4b07      	ldr	r3, [pc, #28]	@ (8003d5c <Set_motor_pwmL+0x88>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d48:	ee17 2a90 	vmov	r2, s15
 8003d4c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8003d4e:	bf00      	nop
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	200008e0 	.word	0x200008e0

08003d60 <Set_motor_pwmR>:

void Set_motor_pwmR(float pwm){
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	ed87 0a01 	vstr	s0, [r7, #4]
	if(pwm<0)
 8003d6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d76:	d515      	bpl.n	8003da4 <Set_motor_pwmR+0x44>
	{HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, DISABLE);
 8003d78:	2200      	movs	r2, #0
 8003d7a:	2104      	movs	r1, #4
 8003d7c:	4819      	ldr	r0, [pc, #100]	@ (8003de4 <Set_motor_pwmR+0x84>)
 8003d7e:	f001 f993 	bl	80050a8 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, ENABLE);
 8003d82:	2201      	movs	r2, #1
 8003d84:	2108      	movs	r1, #8
 8003d86:	4817      	ldr	r0, [pc, #92]	@ (8003de4 <Set_motor_pwmR+0x84>)
 8003d88:	f001 f98e 	bl	80050a8 <HAL_GPIO_WritePin>
	 __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,-pwm);
 8003d8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003d90:	eef1 7a67 	vneg.f32	s15, s15
 8003d94:	4b14      	ldr	r3, [pc, #80]	@ (8003de8 <Set_motor_pwmR+0x88>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d9c:	ee17 2a90 	vmov	r2, s15
 8003da0:	639a      	str	r2, [r3, #56]	@ 0x38
	else if(pwm>=0){
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, ENABLE);
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, DISABLE);
	 __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,pwm);
	}
}
 8003da2:	e01a      	b.n	8003dda <Set_motor_pwmR+0x7a>
	else if(pwm>=0){
 8003da4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003da8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003db0:	da00      	bge.n	8003db4 <Set_motor_pwmR+0x54>
}
 8003db2:	e012      	b.n	8003dda <Set_motor_pwmR+0x7a>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, ENABLE);
 8003db4:	2201      	movs	r2, #1
 8003db6:	2104      	movs	r1, #4
 8003db8:	480a      	ldr	r0, [pc, #40]	@ (8003de4 <Set_motor_pwmR+0x84>)
 8003dba:	f001 f975 	bl	80050a8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, DISABLE);
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	2108      	movs	r1, #8
 8003dc2:	4808      	ldr	r0, [pc, #32]	@ (8003de4 <Set_motor_pwmR+0x84>)
 8003dc4:	f001 f970 	bl	80050a8 <HAL_GPIO_WritePin>
	 __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,pwm);
 8003dc8:	4b07      	ldr	r3, [pc, #28]	@ (8003de8 <Set_motor_pwmR+0x88>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dd4:	ee17 2a90 	vmov	r2, s15
 8003dd8:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8003dda:	bf00      	nop
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40021000 	.word	0x40021000
 8003de8:	200008e0 	.word	0x200008e0

08003dec <Set_motor_speedL>:
	pid->target_val=speed;
}
/* pidPID
 * speed
 */
void Set_motor_speedL(PID *pid,float speed){
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	ed87 0a00 	vstr	s0, [r7]
	pid->target_finally=speed;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	683a      	ldr	r2, [r7, #0]
 8003dfc:	625a      	str	r2, [r3, #36]	@ 0x24
	Set_motor_pwmL(PosionPID_realize(pid,speednow));
 8003dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003e28 <Set_motor_speedL+0x3c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	ee07 3a90 	vmov	s15, r3
 8003e06:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e0a:	eeb0 0a67 	vmov.f32	s0, s15
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f000 f84a 	bl	8003ea8 <PosionPID_realize>
 8003e14:	eef0 7a40 	vmov.f32	s15, s0
 8003e18:	eeb0 0a67 	vmov.f32	s0, s15
 8003e1c:	f7ff ff5a 	bl	8003cd4 <Set_motor_pwmL>


}
 8003e20:	bf00      	nop
 8003e22:	3708      	adds	r7, #8
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	200008c0 	.word	0x200008c0

08003e2c <Set_motor_speedR>:
/* pidPID
 * speed
 */
void Set_motor_speedR(PID *pid,float speed){
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	ed87 0a00 	vstr	s0, [r7]
	pid->target_finally=speed;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	625a      	str	r2, [r3, #36]	@ 0x24
	Set_motor_pwmR(PosionPID_realize(pid,speednow2));
 8003e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e68 <Set_motor_speedR+0x3c>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	ee07 3a90 	vmov	s15, r3
 8003e46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e4a:	eeb0 0a67 	vmov.f32	s0, s15
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 f82a 	bl	8003ea8 <PosionPID_realize>
 8003e54:	eef0 7a40 	vmov.f32	s15, s0
 8003e58:	eeb0 0a67 	vmov.f32	s0, s15
 8003e5c:	f7ff ff80 	bl	8003d60 <Set_motor_pwmR>

}
 8003e60:	bf00      	nop
 8003e62:	3708      	adds	r7, #8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	200008c8 	.word	0x200008c8

08003e6c <PID_param_init>:
  * @brief  PID
  *	@note 	
  * @retval 
  */
void PID_param_init(PID *pid,float target_val,float Kp,float Ki,float Kd)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b087      	sub	sp, #28
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6178      	str	r0, [r7, #20]
 8003e74:	ed87 0a04 	vstr	s0, [r7, #16]
 8003e78:	edc7 0a03 	vstr	s1, [r7, #12]
 8003e7c:	ed87 1a02 	vstr	s2, [r7, #8]
 8003e80:	edc7 1a01 	vstr	s3, [r7, #4]
	pid->target_val=target_val;
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	601a      	str	r2, [r3, #0]
	pid->Kp = Kp;
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	611a      	str	r2, [r3, #16]
	pid->Ki = Ki;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	68ba      	ldr	r2, [r7, #8]
 8003e94:	615a      	str	r2, [r3, #20]
	pid->Kd = Kd;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	619a      	str	r2, [r3, #24]


}
 8003e9c:	bf00      	nop
 8003e9e:	371c      	adds	r7, #28
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <PosionPID_realize>:
  * @param  actual_val:
  *	@note 	
  * @retval PID
  */
float PosionPID_realize(PID *pid, float actual_val)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	ed87 0a00 	vstr	s0, [r7]
	/**/
	pid->Error = pid->target_finally - actual_val;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8003eba:	edd7 7a00 	vldr	s15, [r7]
 8003ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	edc3 7a01 	vstr	s15, [r3, #4]
	/**/
	pid->integral += pid->Error;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	ed93 7a07 	vldr	s14, [r3, #28]
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	edd3 7a01 	vldr	s15, [r3, #4]
 8003ed4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	edc3 7a07 	vstr	s15, [r3, #28]
	if (pid->integral > 750) {
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	edd3 7a07 	vldr	s15, [r3, #28]
 8003ee4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003fb0 <PosionPID_realize+0x108>
 8003ee8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ef0:	dd03      	ble.n	8003efa <PosionPID_realize+0x52>
	    pid->integral = 750 ;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a2f      	ldr	r2, [pc, #188]	@ (8003fb4 <PosionPID_realize+0x10c>)
 8003ef6:	61da      	str	r2, [r3, #28]
 8003ef8:	e00c      	b.n	8003f14 <PosionPID_realize+0x6c>
	} else if (pid->integral < -750 ) {
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	edd3 7a07 	vldr	s15, [r3, #28]
 8003f00:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8003fb8 <PosionPID_realize+0x110>
 8003f04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f0c:	d502      	bpl.n	8003f14 <PosionPID_realize+0x6c>
	    pid->integral = -750 ;}
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	4a2a      	ldr	r2, [pc, #168]	@ (8003fbc <PosionPID_realize+0x114>)
 8003f12:	61da      	str	r2, [r3, #28]
	/*PID*/
	pid->output_val = pid->Kp * pid->Error +
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	ed93 7a04 	vldr	s14, [r3, #16]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003f20:	ee27 7a27 	vmul.f32	s14, s14, s15
	                  pid->Ki * pid->integral +
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	edd3 6a05 	vldr	s13, [r3, #20]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003f30:	ee66 7aa7 	vmul.f32	s15, s13, s15
	pid->output_val = pid->Kp * pid->Error +
 8003f34:	ee37 7a27 	vadd.f32	s14, s14, s15
	                  pid->Kd *(pid->Error -pid->LastError);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	edd3 6a06 	vldr	s13, [r3, #24]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	ed93 6a01 	vldr	s12, [r3, #4]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	edd3 7a02 	vldr	s15, [r3, #8]
 8003f4a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003f4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
	                  pid->Ki * pid->integral +
 8003f52:	ee77 7a27 	vadd.f32	s15, s14, s15
	pid->output_val = pid->Kp * pid->Error +
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	edc3 7a08 	vstr	s15, [r3, #32]
    if (pid->output_val > 1000) pid->output_val = 1000;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	edd3 7a08 	vldr	s15, [r3, #32]
 8003f62:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8003fc0 <PosionPID_realize+0x118>
 8003f66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f6e:	dd02      	ble.n	8003f76 <PosionPID_realize+0xce>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a14      	ldr	r2, [pc, #80]	@ (8003fc4 <PosionPID_realize+0x11c>)
 8003f74:	621a      	str	r2, [r3, #32]
    if (pid->output_val < -1000) pid->output_val = -1000;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	edd3 7a08 	vldr	s15, [r3, #32]
 8003f7c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8003fc8 <PosionPID_realize+0x120>
 8003f80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f88:	d502      	bpl.n	8003f90 <PosionPID_realize+0xe8>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a0f      	ldr	r2, [pc, #60]	@ (8003fcc <PosionPID_realize+0x124>)
 8003f8e:	621a      	str	r2, [r3, #32]
	/**/
	pid-> LastError = pid->Error;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	609a      	str	r2, [r3, #8]



	return pid->output_val;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	ee07 3a90 	vmov	s15, r3
}
 8003fa0:	eeb0 0a67 	vmov.f32	s0, s15
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	443b8000 	.word	0x443b8000
 8003fb4:	443b8000 	.word	0x443b8000
 8003fb8:	c43b8000 	.word	0xc43b8000
 8003fbc:	c43b8000 	.word	0xc43b8000
 8003fc0:	447a0000 	.word	0x447a0000
 8003fc4:	447a0000 	.word	0x447a0000
 8003fc8:	c47a0000 	.word	0xc47a0000
 8003fcc:	c47a0000 	.word	0xc47a0000

08003fd0 <PID_Servo_init>:
#include "servo.h"

void PID_Servo_init(PID_Servo *pid,float target_val,float Kp,float Ki,float Kd)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b087      	sub	sp, #28
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6178      	str	r0, [r7, #20]
 8003fd8:	ed87 0a04 	vstr	s0, [r7, #16]
 8003fdc:	edc7 0a03 	vstr	s1, [r7, #12]
 8003fe0:	ed87 1a02 	vstr	s2, [r7, #8]
 8003fe4:	edc7 1a01 	vstr	s3, [r7, #4]
	pid->target_val=target_val;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	601a      	str	r2, [r3, #0]
	pid->Kp = Kp;
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	68fa      	ldr	r2, [r7, #12]
 8003ff2:	611a      	str	r2, [r3, #16]
	pid->Ki = Ki;
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	615a      	str	r2, [r3, #20]
	pid->Kd = Kd;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	619a      	str	r2, [r3, #24]
}
 8004000:	bf00      	nop
 8004002:	371c      	adds	r7, #28
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <Set_Servo_Angle_Down>:

void Set_Servo_Angle_Down(uint16_t pwm){
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	4603      	mov	r3, r0
 8004014:	80fb      	strh	r3, [r7, #6]
	 if(pwm>250) pwm=250;
 8004016:	88fb      	ldrh	r3, [r7, #6]
 8004018:	2bfa      	cmp	r3, #250	@ 0xfa
 800401a:	d901      	bls.n	8004020 <Set_Servo_Angle_Down+0x14>
 800401c:	23fa      	movs	r3, #250	@ 0xfa
 800401e:	80fb      	strh	r3, [r7, #6]
	 if(pwm<50) pwm=50;
 8004020:	88fb      	ldrh	r3, [r7, #6]
 8004022:	2b31      	cmp	r3, #49	@ 0x31
 8004024:	d801      	bhi.n	800402a <Set_Servo_Angle_Down+0x1e>
 8004026:	2332      	movs	r3, #50	@ 0x32
 8004028:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SetCompare(&htim12,TIM_CHANNEL_1,pwm);
 800402a:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <Set_Servo_Angle_Down+0x34>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	88fa      	ldrh	r2, [r7, #6]
 8004030:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8004032:	bf00      	nop
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	20000a00 	.word	0x20000a00

08004044 <Set_Servo_Angle_Up>:

void Set_Servo_Angle_Up(uint16_t pwm){
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	4603      	mov	r3, r0
 800404c:	80fb      	strh	r3, [r7, #6]

	 if(pwm>150) pwm=150;
 800404e:	88fb      	ldrh	r3, [r7, #6]
 8004050:	2b96      	cmp	r3, #150	@ 0x96
 8004052:	d901      	bls.n	8004058 <Set_Servo_Angle_Up+0x14>
 8004054:	2396      	movs	r3, #150	@ 0x96
 8004056:	80fb      	strh	r3, [r7, #6]
	 if(pwm<50) pwm=50;
 8004058:	88fb      	ldrh	r3, [r7, #6]
 800405a:	2b31      	cmp	r3, #49	@ 0x31
 800405c:	d801      	bhi.n	8004062 <Set_Servo_Angle_Up+0x1e>
 800405e:	2332      	movs	r3, #50	@ 0x32
 8004060:	80fb      	strh	r3, [r7, #6]

	__HAL_TIM_SetCompare(&htim12,TIM_CHANNEL_2,pwm);
 8004062:	4b05      	ldr	r3, [pc, #20]	@ (8004078 <Set_Servo_Angle_Up+0x34>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	88fa      	ldrh	r2, [r7, #6]
 8004068:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800406a:	bf00      	nop
 800406c:	370c      	adds	r7, #12
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	20000a00 	.word	0x20000a00

0800407c <Get_Servo_Angle_Down>:



float Get_Servo_Angle_Down(){
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
	float Angle = __HAL_TIM_GET_COMPARE(&htim12,TIM_CHANNEL_1);
 8004082:	4b09      	ldr	r3, [pc, #36]	@ (80040a8 <Get_Servo_Angle_Down+0x2c>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004088:	ee07 3a90 	vmov	s15, r3
 800408c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004090:	edc7 7a01 	vstr	s15, [r7, #4]
	    // 
//	    float Angle = ( (__HAL_TIM_GET_COMPARE(&htim12,TIM_CHANNEL_1) - 50) / 200.0f ) * 270.0f;
	    return Angle;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	ee07 3a90 	vmov	s15, r3

}
 800409a:	eeb0 0a67 	vmov.f32	s0, s15
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr
 80040a8:	20000a00 	.word	0x20000a00

080040ac <Get_Servo_Angle_Up>:
float Get_Servo_Angle_Up(){
 80040ac:	b480      	push	{r7}
 80040ae:	b083      	sub	sp, #12
 80040b0:	af00      	add	r7, sp, #0
    // 
    float Angle =__HAL_TIM_GET_COMPARE(&htim12,TIM_CHANNEL_2);
 80040b2:	4b09      	ldr	r3, [pc, #36]	@ (80040d8 <Get_Servo_Angle_Up+0x2c>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040b8:	ee07 3a90 	vmov	s15, r3
 80040bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040c0:	edc7 7a01 	vstr	s15, [r7, #4]
    return Angle;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	ee07 3a90 	vmov	s15, r3


}
 80040ca:	eeb0 0a67 	vmov.f32	s0, s15
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr
 80040d8:	20000a00 	.word	0x20000a00

080040dc <PID_Servo_realize>:
void PID_Servo_realize(PID_Servo *pid, float CurrentAngle) {
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	ed87 0a00 	vstr	s0, [r7]
    // 1. 
    pid->Error = pid->target_val - CurrentAngle;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	ed93 7a00 	vldr	s14, [r3]
 80040ee:	edd7 7a00 	vldr	s15, [r7]
 80040f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	edc3 7a01 	vstr	s15, [r3, #4]

    // 2.  ()
    pid->integral += pid->Error;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	ed93 7a07 	vldr	s14, [r3, #28]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	edd3 7a01 	vldr	s15, [r3, #4]
 8004108:	ee77 7a27 	vadd.f32	s15, s14, s15
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	edc3 7a07 	vstr	s15, [r3, #28]
    if (pid->integral > 1000) pid->integral = 1000;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	edd3 7a07 	vldr	s15, [r3, #28]
 8004118:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80041e0 <PID_Servo_realize+0x104>
 800411c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004124:	dd02      	ble.n	800412c <PID_Servo_realize+0x50>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a2e      	ldr	r2, [pc, #184]	@ (80041e4 <PID_Servo_realize+0x108>)
 800412a:	61da      	str	r2, [r3, #28]
    if (pid->integral < -1001) pid->integral = -1000;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	edd3 7a07 	vldr	s15, [r3, #28]
 8004132:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80041e8 <PID_Servo_realize+0x10c>
 8004136:	eef4 7ac7 	vcmpe.f32	s15, s14
 800413a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800413e:	d502      	bpl.n	8004146 <PID_Servo_realize+0x6a>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a2a      	ldr	r2, [pc, #168]	@ (80041ec <PID_Servo_realize+0x110>)
 8004144:	61da      	str	r2, [r3, #28]

    // 3. 
    float derivative = pid->Error - pid->LastError;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	ed93 7a01 	vldr	s14, [r3, #4]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004152:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004156:	edc7 7a03 	vstr	s15, [r7, #12]

    // 4. 
    pid->output_val = (pid->Kp * pid->Error) +
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	ed93 7a04 	vldr	s14, [r3, #16]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	edd3 7a01 	vldr	s15, [r3, #4]
 8004166:	ee27 7a27 	vmul.f32	s14, s14, s15
                  (pid->Ki * pid->integral) +
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	edd3 6a05 	vldr	s13, [r3, #20]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	edd3 7a07 	vldr	s15, [r3, #28]
 8004176:	ee66 7aa7 	vmul.f32	s15, s13, s15
    pid->output_val = (pid->Kp * pid->Error) +
 800417a:	ee37 7a27 	vadd.f32	s14, s14, s15
                  (pid->Kd * derivative);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	edd3 6a06 	vldr	s13, [r3, #24]
 8004184:	edd7 7a03 	vldr	s15, [r7, #12]
 8004188:	ee66 7aa7 	vmul.f32	s15, s13, s15
                  (pid->Ki * pid->integral) +
 800418c:	ee77 7a27 	vadd.f32	s15, s14, s15
    pid->output_val = (pid->Kp * pid->Error) +
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	edc3 7a08 	vstr	s15, [r3, #32]
    if (pid->output_val > 250) pid->output_val = 250;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	edd3 7a08 	vldr	s15, [r3, #32]
 800419c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80041f0 <PID_Servo_realize+0x114>
 80041a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a8:	dd02      	ble.n	80041b0 <PID_Servo_realize+0xd4>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a11      	ldr	r2, [pc, #68]	@ (80041f4 <PID_Servo_realize+0x118>)
 80041ae:	621a      	str	r2, [r3, #32]
    if (pid->output_val < -250) pid->output_val = -250;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	edd3 7a08 	vldr	s15, [r3, #32]
 80041b6:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80041f8 <PID_Servo_realize+0x11c>
 80041ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041c2:	d502      	bpl.n	80041ca <PID_Servo_realize+0xee>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a0d      	ldr	r2, [pc, #52]	@ (80041fc <PID_Servo_realize+0x120>)
 80041c8:	621a      	str	r2, [r3, #32]
    // 5. 
    pid->LastError = pid->Error;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	609a      	str	r2, [r3, #8]
}
 80041d2:	bf00      	nop
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	447a0000 	.word	0x447a0000
 80041e4:	447a0000 	.word	0x447a0000
 80041e8:	c47a4000 	.word	0xc47a4000
 80041ec:	c47a0000 	.word	0xc47a0000
 80041f0:	437a0000 	.word	0x437a0000
 80041f4:	437a0000 	.word	0x437a0000
 80041f8:	c37a0000 	.word	0xc37a0000
 80041fc:	c37a0000 	.word	0xc37a0000

08004200 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004204:	4b0e      	ldr	r3, [pc, #56]	@ (8004240 <HAL_Init+0x40>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a0d      	ldr	r2, [pc, #52]	@ (8004240 <HAL_Init+0x40>)
 800420a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800420e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004210:	4b0b      	ldr	r3, [pc, #44]	@ (8004240 <HAL_Init+0x40>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a0a      	ldr	r2, [pc, #40]	@ (8004240 <HAL_Init+0x40>)
 8004216:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800421a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800421c:	4b08      	ldr	r3, [pc, #32]	@ (8004240 <HAL_Init+0x40>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a07      	ldr	r2, [pc, #28]	@ (8004240 <HAL_Init+0x40>)
 8004222:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004226:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004228:	2003      	movs	r0, #3
 800422a:	f000 f94f 	bl	80044cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800422e:	2000      	movs	r0, #0
 8004230:	f000 f808 	bl	8004244 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004234:	f7fd fdc4 	bl	8001dc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	40023c00 	.word	0x40023c00

08004244 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800424c:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <HAL_InitTick+0x54>)
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	4b12      	ldr	r3, [pc, #72]	@ (800429c <HAL_InitTick+0x58>)
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	4619      	mov	r1, r3
 8004256:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800425a:	fbb3 f3f1 	udiv	r3, r3, r1
 800425e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004262:	4618      	mov	r0, r3
 8004264:	f000 f967 	bl	8004536 <HAL_SYSTICK_Config>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d001      	beq.n	8004272 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e00e      	b.n	8004290 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b0f      	cmp	r3, #15
 8004276:	d80a      	bhi.n	800428e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004278:	2200      	movs	r2, #0
 800427a:	6879      	ldr	r1, [r7, #4]
 800427c:	f04f 30ff 	mov.w	r0, #4294967295
 8004280:	f000 f92f 	bl	80044e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004284:	4a06      	ldr	r2, [pc, #24]	@ (80042a0 <HAL_InitTick+0x5c>)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800428a:	2300      	movs	r3, #0
 800428c:	e000      	b.n	8004290 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
}
 8004290:	4618      	mov	r0, r3
 8004292:	3708      	adds	r7, #8
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	2000002c 	.word	0x2000002c
 800429c:	20000034 	.word	0x20000034
 80042a0:	20000030 	.word	0x20000030

080042a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042a8:	4b06      	ldr	r3, [pc, #24]	@ (80042c4 <HAL_IncTick+0x20>)
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	461a      	mov	r2, r3
 80042ae:	4b06      	ldr	r3, [pc, #24]	@ (80042c8 <HAL_IncTick+0x24>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4413      	add	r3, r2
 80042b4:	4a04      	ldr	r2, [pc, #16]	@ (80042c8 <HAL_IncTick+0x24>)
 80042b6:	6013      	str	r3, [r2, #0]
}
 80042b8:	bf00      	nop
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	20000034 	.word	0x20000034
 80042c8:	20001554 	.word	0x20001554

080042cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	af00      	add	r7, sp, #0
  return uwTick;
 80042d0:	4b03      	ldr	r3, [pc, #12]	@ (80042e0 <HAL_GetTick+0x14>)
 80042d2:	681b      	ldr	r3, [r3, #0]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	20001554 	.word	0x20001554

080042e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042ec:	f7ff ffee 	bl	80042cc <HAL_GetTick>
 80042f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042fc:	d005      	beq.n	800430a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004328 <HAL_Delay+0x44>)
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	461a      	mov	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	4413      	add	r3, r2
 8004308:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800430a:	bf00      	nop
 800430c:	f7ff ffde 	bl	80042cc <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	429a      	cmp	r2, r3
 800431a:	d8f7      	bhi.n	800430c <HAL_Delay+0x28>
  {
  }
}
 800431c:	bf00      	nop
 800431e:	bf00      	nop
 8004320:	3710      	adds	r7, #16
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	20000034 	.word	0x20000034

0800432c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800433c:	4b0c      	ldr	r3, [pc, #48]	@ (8004370 <__NVIC_SetPriorityGrouping+0x44>)
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004348:	4013      	ands	r3, r2
 800434a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004354:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800435c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800435e:	4a04      	ldr	r2, [pc, #16]	@ (8004370 <__NVIC_SetPriorityGrouping+0x44>)
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	60d3      	str	r3, [r2, #12]
}
 8004364:	bf00      	nop
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	e000ed00 	.word	0xe000ed00

08004374 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004374:	b480      	push	{r7}
 8004376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004378:	4b04      	ldr	r3, [pc, #16]	@ (800438c <__NVIC_GetPriorityGrouping+0x18>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	0a1b      	lsrs	r3, r3, #8
 800437e:	f003 0307 	and.w	r3, r3, #7
}
 8004382:	4618      	mov	r0, r3
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	e000ed00 	.word	0xe000ed00

08004390 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	4603      	mov	r3, r0
 8004398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800439a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	db0b      	blt.n	80043ba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043a2:	79fb      	ldrb	r3, [r7, #7]
 80043a4:	f003 021f 	and.w	r2, r3, #31
 80043a8:	4907      	ldr	r1, [pc, #28]	@ (80043c8 <__NVIC_EnableIRQ+0x38>)
 80043aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ae:	095b      	lsrs	r3, r3, #5
 80043b0:	2001      	movs	r0, #1
 80043b2:	fa00 f202 	lsl.w	r2, r0, r2
 80043b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80043ba:	bf00      	nop
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	e000e100 	.word	0xe000e100

080043cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b083      	sub	sp, #12
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	4603      	mov	r3, r0
 80043d4:	6039      	str	r1, [r7, #0]
 80043d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	db0a      	blt.n	80043f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	490c      	ldr	r1, [pc, #48]	@ (8004418 <__NVIC_SetPriority+0x4c>)
 80043e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ea:	0112      	lsls	r2, r2, #4
 80043ec:	b2d2      	uxtb	r2, r2
 80043ee:	440b      	add	r3, r1
 80043f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043f4:	e00a      	b.n	800440c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	b2da      	uxtb	r2, r3
 80043fa:	4908      	ldr	r1, [pc, #32]	@ (800441c <__NVIC_SetPriority+0x50>)
 80043fc:	79fb      	ldrb	r3, [r7, #7]
 80043fe:	f003 030f 	and.w	r3, r3, #15
 8004402:	3b04      	subs	r3, #4
 8004404:	0112      	lsls	r2, r2, #4
 8004406:	b2d2      	uxtb	r2, r2
 8004408:	440b      	add	r3, r1
 800440a:	761a      	strb	r2, [r3, #24]
}
 800440c:	bf00      	nop
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr
 8004418:	e000e100 	.word	0xe000e100
 800441c:	e000ed00 	.word	0xe000ed00

08004420 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004420:	b480      	push	{r7}
 8004422:	b089      	sub	sp, #36	@ 0x24
 8004424:	af00      	add	r7, sp, #0
 8004426:	60f8      	str	r0, [r7, #12]
 8004428:	60b9      	str	r1, [r7, #8]
 800442a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f003 0307 	and.w	r3, r3, #7
 8004432:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	f1c3 0307 	rsb	r3, r3, #7
 800443a:	2b04      	cmp	r3, #4
 800443c:	bf28      	it	cs
 800443e:	2304      	movcs	r3, #4
 8004440:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	3304      	adds	r3, #4
 8004446:	2b06      	cmp	r3, #6
 8004448:	d902      	bls.n	8004450 <NVIC_EncodePriority+0x30>
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	3b03      	subs	r3, #3
 800444e:	e000      	b.n	8004452 <NVIC_EncodePriority+0x32>
 8004450:	2300      	movs	r3, #0
 8004452:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004454:	f04f 32ff 	mov.w	r2, #4294967295
 8004458:	69bb      	ldr	r3, [r7, #24]
 800445a:	fa02 f303 	lsl.w	r3, r2, r3
 800445e:	43da      	mvns	r2, r3
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	401a      	ands	r2, r3
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004468:	f04f 31ff 	mov.w	r1, #4294967295
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	fa01 f303 	lsl.w	r3, r1, r3
 8004472:	43d9      	mvns	r1, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004478:	4313      	orrs	r3, r2
         );
}
 800447a:	4618      	mov	r0, r3
 800447c:	3724      	adds	r7, #36	@ 0x24
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
	...

08004488 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	3b01      	subs	r3, #1
 8004494:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004498:	d301      	bcc.n	800449e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800449a:	2301      	movs	r3, #1
 800449c:	e00f      	b.n	80044be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800449e:	4a0a      	ldr	r2, [pc, #40]	@ (80044c8 <SysTick_Config+0x40>)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3b01      	subs	r3, #1
 80044a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044a6:	210f      	movs	r1, #15
 80044a8:	f04f 30ff 	mov.w	r0, #4294967295
 80044ac:	f7ff ff8e 	bl	80043cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044b0:	4b05      	ldr	r3, [pc, #20]	@ (80044c8 <SysTick_Config+0x40>)
 80044b2:	2200      	movs	r2, #0
 80044b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044b6:	4b04      	ldr	r3, [pc, #16]	@ (80044c8 <SysTick_Config+0x40>)
 80044b8:	2207      	movs	r2, #7
 80044ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	3708      	adds	r7, #8
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	bf00      	nop
 80044c8:	e000e010 	.word	0xe000e010

080044cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f7ff ff29 	bl	800432c <__NVIC_SetPriorityGrouping>
}
 80044da:	bf00      	nop
 80044dc:	3708      	adds	r7, #8
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b086      	sub	sp, #24
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	4603      	mov	r3, r0
 80044ea:	60b9      	str	r1, [r7, #8]
 80044ec:	607a      	str	r2, [r7, #4]
 80044ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044f0:	2300      	movs	r3, #0
 80044f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044f4:	f7ff ff3e 	bl	8004374 <__NVIC_GetPriorityGrouping>
 80044f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	68b9      	ldr	r1, [r7, #8]
 80044fe:	6978      	ldr	r0, [r7, #20]
 8004500:	f7ff ff8e 	bl	8004420 <NVIC_EncodePriority>
 8004504:	4602      	mov	r2, r0
 8004506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800450a:	4611      	mov	r1, r2
 800450c:	4618      	mov	r0, r3
 800450e:	f7ff ff5d 	bl	80043cc <__NVIC_SetPriority>
}
 8004512:	bf00      	nop
 8004514:	3718      	adds	r7, #24
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}

0800451a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800451a:	b580      	push	{r7, lr}
 800451c:	b082      	sub	sp, #8
 800451e:	af00      	add	r7, sp, #0
 8004520:	4603      	mov	r3, r0
 8004522:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004528:	4618      	mov	r0, r3
 800452a:	f7ff ff31 	bl	8004390 <__NVIC_EnableIRQ>
}
 800452e:	bf00      	nop
 8004530:	3708      	adds	r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}

08004536 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004536:	b580      	push	{r7, lr}
 8004538:	b082      	sub	sp, #8
 800453a:	af00      	add	r7, sp, #0
 800453c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f7ff ffa2 	bl	8004488 <SysTick_Config>
 8004544:	4603      	mov	r3, r0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
	...

08004550 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800455c:	f7ff feb6 	bl	80042cc <HAL_GetTick>
 8004560:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d101      	bne.n	800456c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e099      	b.n	80046a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2202      	movs	r2, #2
 8004570:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2200      	movs	r2, #0
 8004578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f022 0201 	bic.w	r2, r2, #1
 800458a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800458c:	e00f      	b.n	80045ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800458e:	f7ff fe9d 	bl	80042cc <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	2b05      	cmp	r3, #5
 800459a:	d908      	bls.n	80045ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2220      	movs	r2, #32
 80045a0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2203      	movs	r2, #3
 80045a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e078      	b.n	80046a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1e8      	bne.n	800458e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	4b38      	ldr	r3, [pc, #224]	@ (80046a8 <HAL_DMA_Init+0x158>)
 80045c8:	4013      	ands	r3, r2
 80045ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	691b      	ldr	r3, [r3, #16]
 80045e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	699b      	ldr	r3, [r3, #24]
 80045ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6a1b      	ldr	r3, [r3, #32]
 80045f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	2b04      	cmp	r3, #4
 8004606:	d107      	bne.n	8004618 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004610:	4313      	orrs	r3, r2
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	4313      	orrs	r3, r2
 8004616:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	f023 0307 	bic.w	r3, r3, #7
 800462e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	4313      	orrs	r3, r2
 8004638:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800463e:	2b04      	cmp	r3, #4
 8004640:	d117      	bne.n	8004672 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	4313      	orrs	r3, r2
 800464a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00e      	beq.n	8004672 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f000 fb0f 	bl	8004c78 <DMA_CheckFifoParam>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d008      	beq.n	8004672 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2240      	movs	r2, #64	@ 0x40
 8004664:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2201      	movs	r2, #1
 800466a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800466e:	2301      	movs	r3, #1
 8004670:	e016      	b.n	80046a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	697a      	ldr	r2, [r7, #20]
 8004678:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f000 fac6 	bl	8004c0c <DMA_CalcBaseAndBitshift>
 8004680:	4603      	mov	r3, r0
 8004682:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004688:	223f      	movs	r2, #63	@ 0x3f
 800468a:	409a      	lsls	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	f010803f 	.word	0xf010803f

080046ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b086      	sub	sp, #24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	60f8      	str	r0, [r7, #12]
 80046b4:	60b9      	str	r1, [r7, #8]
 80046b6:	607a      	str	r2, [r7, #4]
 80046b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046ba:	2300      	movs	r3, #0
 80046bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d101      	bne.n	80046d2 <HAL_DMA_Start_IT+0x26>
 80046ce:	2302      	movs	r3, #2
 80046d0:	e040      	b.n	8004754 <HAL_DMA_Start_IT+0xa8>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d12f      	bne.n	8004746 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2202      	movs	r2, #2
 80046ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2200      	movs	r2, #0
 80046f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	68b9      	ldr	r1, [r7, #8]
 80046fa:	68f8      	ldr	r0, [r7, #12]
 80046fc:	f000 fa58 	bl	8004bb0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004704:	223f      	movs	r2, #63	@ 0x3f
 8004706:	409a      	lsls	r2, r3
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0216 	orr.w	r2, r2, #22
 800471a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004720:	2b00      	cmp	r3, #0
 8004722:	d007      	beq.n	8004734 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f042 0208 	orr.w	r2, r2, #8
 8004732:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	e005      	b.n	8004752 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800474e:	2302      	movs	r3, #2
 8004750:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004752:	7dfb      	ldrb	r3, [r7, #23]
}
 8004754:	4618      	mov	r0, r3
 8004756:	3718      	adds	r7, #24
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}

0800475c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004768:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800476a:	f7ff fdaf 	bl	80042cc <HAL_GetTick>
 800476e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004776:	b2db      	uxtb	r3, r3
 8004778:	2b02      	cmp	r3, #2
 800477a:	d008      	beq.n	800478e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2280      	movs	r2, #128	@ 0x80
 8004780:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
 800478c:	e052      	b.n	8004834 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0216 	bic.w	r2, r2, #22
 800479c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	695a      	ldr	r2, [r3, #20]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80047ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d103      	bne.n	80047be <HAL_DMA_Abort+0x62>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d007      	beq.n	80047ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 0208 	bic.w	r2, r2, #8
 80047cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f022 0201 	bic.w	r2, r2, #1
 80047dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047de:	e013      	b.n	8004808 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80047e0:	f7ff fd74 	bl	80042cc <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b05      	cmp	r3, #5
 80047ec:	d90c      	bls.n	8004808 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2220      	movs	r2, #32
 80047f2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2203      	movs	r2, #3
 80047f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004804:	2303      	movs	r3, #3
 8004806:	e015      	b.n	8004834 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0301 	and.w	r3, r3, #1
 8004812:	2b00      	cmp	r3, #0
 8004814:	d1e4      	bne.n	80047e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800481a:	223f      	movs	r2, #63	@ 0x3f
 800481c:	409a      	lsls	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2201      	movs	r2, #1
 8004826:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3710      	adds	r7, #16
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800484a:	b2db      	uxtb	r3, r3
 800484c:	2b02      	cmp	r3, #2
 800484e:	d004      	beq.n	800485a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2280      	movs	r2, #128	@ 0x80
 8004854:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e00c      	b.n	8004874 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2205      	movs	r2, #5
 800485e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f022 0201 	bic.w	r2, r2, #1
 8004870:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004872:	2300      	movs	r3, #0
}
 8004874:	4618      	mov	r0, r3
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004888:	2300      	movs	r3, #0
 800488a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800488c:	4b8e      	ldr	r3, [pc, #568]	@ (8004ac8 <HAL_DMA_IRQHandler+0x248>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a8e      	ldr	r2, [pc, #568]	@ (8004acc <HAL_DMA_IRQHandler+0x24c>)
 8004892:	fba2 2303 	umull	r2, r3, r2, r3
 8004896:	0a9b      	lsrs	r3, r3, #10
 8004898:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800489e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048aa:	2208      	movs	r2, #8
 80048ac:	409a      	lsls	r2, r3
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4013      	ands	r3, r2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d01a      	beq.n	80048ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0304 	and.w	r3, r3, #4
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d013      	beq.n	80048ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f022 0204 	bic.w	r2, r2, #4
 80048d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048d8:	2208      	movs	r2, #8
 80048da:	409a      	lsls	r2, r3
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048e4:	f043 0201 	orr.w	r2, r3, #1
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048f0:	2201      	movs	r2, #1
 80048f2:	409a      	lsls	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	4013      	ands	r3, r2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d012      	beq.n	8004922 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	695b      	ldr	r3, [r3, #20]
 8004902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004906:	2b00      	cmp	r3, #0
 8004908:	d00b      	beq.n	8004922 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800490e:	2201      	movs	r2, #1
 8004910:	409a      	lsls	r2, r3
 8004912:	693b      	ldr	r3, [r7, #16]
 8004914:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800491a:	f043 0202 	orr.w	r2, r3, #2
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004926:	2204      	movs	r2, #4
 8004928:	409a      	lsls	r2, r3
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	4013      	ands	r3, r2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d012      	beq.n	8004958 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0302 	and.w	r3, r3, #2
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00b      	beq.n	8004958 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004944:	2204      	movs	r2, #4
 8004946:	409a      	lsls	r2, r3
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004950:	f043 0204 	orr.w	r2, r3, #4
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800495c:	2210      	movs	r2, #16
 800495e:	409a      	lsls	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	4013      	ands	r3, r2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d043      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0308 	and.w	r3, r3, #8
 8004972:	2b00      	cmp	r3, #0
 8004974:	d03c      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800497a:	2210      	movs	r2, #16
 800497c:	409a      	lsls	r2, r3
 800497e:	693b      	ldr	r3, [r7, #16]
 8004980:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d018      	beq.n	80049c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d108      	bne.n	80049b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d024      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	4798      	blx	r3
 80049ae:	e01f      	b.n	80049f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d01b      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	4798      	blx	r3
 80049c0:	e016      	b.n	80049f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d107      	bne.n	80049e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f022 0208 	bic.w	r2, r2, #8
 80049de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d003      	beq.n	80049f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049f4:	2220      	movs	r2, #32
 80049f6:	409a      	lsls	r2, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	4013      	ands	r3, r2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f000 808f 	beq.w	8004b20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f003 0310 	and.w	r3, r3, #16
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f000 8087 	beq.w	8004b20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a16:	2220      	movs	r2, #32
 8004a18:	409a      	lsls	r2, r3
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b05      	cmp	r3, #5
 8004a28:	d136      	bne.n	8004a98 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 0216 	bic.w	r2, r2, #22
 8004a38:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	695a      	ldr	r2, [r3, #20]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a48:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d103      	bne.n	8004a5a <HAL_DMA_IRQHandler+0x1da>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d007      	beq.n	8004a6a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 0208 	bic.w	r2, r2, #8
 8004a68:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a6e:	223f      	movs	r2, #63	@ 0x3f
 8004a70:	409a      	lsls	r2, r3
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2201      	movs	r2, #1
 8004a7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d07e      	beq.n	8004b8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a92:	6878      	ldr	r0, [r7, #4]
 8004a94:	4798      	blx	r3
        }
        return;
 8004a96:	e079      	b.n	8004b8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d01d      	beq.n	8004ae2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d10d      	bne.n	8004ad0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d031      	beq.n	8004b20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	4798      	blx	r3
 8004ac4:	e02c      	b.n	8004b20 <HAL_DMA_IRQHandler+0x2a0>
 8004ac6:	bf00      	nop
 8004ac8:	2000002c 	.word	0x2000002c
 8004acc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d023      	beq.n	8004b20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	4798      	blx	r3
 8004ae0:	e01e      	b.n	8004b20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d10f      	bne.n	8004b10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f022 0210 	bic.w	r2, r2, #16
 8004afe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d003      	beq.n	8004b20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d032      	beq.n	8004b8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d022      	beq.n	8004b7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2205      	movs	r2, #5
 8004b38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0201 	bic.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004b4c:	68bb      	ldr	r3, [r7, #8]
 8004b4e:	3301      	adds	r3, #1
 8004b50:	60bb      	str	r3, [r7, #8]
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d307      	bcc.n	8004b68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d1f2      	bne.n	8004b4c <HAL_DMA_IRQHandler+0x2cc>
 8004b66:	e000      	b.n	8004b6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004b68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d005      	beq.n	8004b8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	4798      	blx	r3
 8004b8a:	e000      	b.n	8004b8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8004b8c:	bf00      	nop
    }
  }
}
 8004b8e:	3718      	adds	r7, #24
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b083      	sub	sp, #12
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ba2:	b2db      	uxtb	r3, r3
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b085      	sub	sp, #20
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004bcc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	683a      	ldr	r2, [r7, #0]
 8004bd4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	2b40      	cmp	r3, #64	@ 0x40
 8004bdc:	d108      	bne.n	8004bf0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004bee:	e007      	b.n	8004c00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	60da      	str	r2, [r3, #12]
}
 8004c00:	bf00      	nop
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	3b10      	subs	r3, #16
 8004c1c:	4a14      	ldr	r2, [pc, #80]	@ (8004c70 <DMA_CalcBaseAndBitshift+0x64>)
 8004c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c22:	091b      	lsrs	r3, r3, #4
 8004c24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004c26:	4a13      	ldr	r2, [pc, #76]	@ (8004c74 <DMA_CalcBaseAndBitshift+0x68>)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	4413      	add	r3, r2
 8004c2c:	781b      	ldrb	r3, [r3, #0]
 8004c2e:	461a      	mov	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2b03      	cmp	r3, #3
 8004c38:	d909      	bls.n	8004c4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004c42:	f023 0303 	bic.w	r3, r3, #3
 8004c46:	1d1a      	adds	r2, r3, #4
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c4c:	e007      	b.n	8004c5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004c56:	f023 0303 	bic.w	r3, r3, #3
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	aaaaaaab 	.word	0xaaaaaaab
 8004c74:	0800f9c8 	.word	0x0800f9c8

08004c78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c80:	2300      	movs	r3, #0
 8004c82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d11f      	bne.n	8004cd2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	2b03      	cmp	r3, #3
 8004c96:	d856      	bhi.n	8004d46 <DMA_CheckFifoParam+0xce>
 8004c98:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca0 <DMA_CheckFifoParam+0x28>)
 8004c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9e:	bf00      	nop
 8004ca0:	08004cb1 	.word	0x08004cb1
 8004ca4:	08004cc3 	.word	0x08004cc3
 8004ca8:	08004cb1 	.word	0x08004cb1
 8004cac:	08004d47 	.word	0x08004d47
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d046      	beq.n	8004d4a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cc0:	e043      	b.n	8004d4a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004cca:	d140      	bne.n	8004d4e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cd0:	e03d      	b.n	8004d4e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004cda:	d121      	bne.n	8004d20 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	2b03      	cmp	r3, #3
 8004ce0:	d837      	bhi.n	8004d52 <DMA_CheckFifoParam+0xda>
 8004ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce8 <DMA_CheckFifoParam+0x70>)
 8004ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce8:	08004cf9 	.word	0x08004cf9
 8004cec:	08004cff 	.word	0x08004cff
 8004cf0:	08004cf9 	.word	0x08004cf9
 8004cf4:	08004d11 	.word	0x08004d11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	73fb      	strb	r3, [r7, #15]
      break;
 8004cfc:	e030      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d025      	beq.n	8004d56 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d0e:	e022      	b.n	8004d56 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004d18:	d11f      	bne.n	8004d5a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004d1e:	e01c      	b.n	8004d5a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d903      	bls.n	8004d2e <DMA_CheckFifoParam+0xb6>
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	2b03      	cmp	r3, #3
 8004d2a:	d003      	beq.n	8004d34 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004d2c:	e018      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	73fb      	strb	r3, [r7, #15]
      break;
 8004d32:	e015      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d00e      	beq.n	8004d5e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	73fb      	strb	r3, [r7, #15]
      break;
 8004d44:	e00b      	b.n	8004d5e <DMA_CheckFifoParam+0xe6>
      break;
 8004d46:	bf00      	nop
 8004d48:	e00a      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
      break;
 8004d4a:	bf00      	nop
 8004d4c:	e008      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
      break;
 8004d4e:	bf00      	nop
 8004d50:	e006      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
      break;
 8004d52:	bf00      	nop
 8004d54:	e004      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
      break;
 8004d56:	bf00      	nop
 8004d58:	e002      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
      break;   
 8004d5a:	bf00      	nop
 8004d5c:	e000      	b.n	8004d60 <DMA_CheckFifoParam+0xe8>
      break;
 8004d5e:	bf00      	nop
    }
  } 
  
  return status; 
 8004d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3714      	adds	r7, #20
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
 8004d6e:	bf00      	nop

08004d70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b089      	sub	sp, #36	@ 0x24
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004d82:	2300      	movs	r3, #0
 8004d84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d86:	2300      	movs	r3, #0
 8004d88:	61fb      	str	r3, [r7, #28]
 8004d8a:	e16b      	b.n	8005064 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	fa02 f303 	lsl.w	r3, r2, r3
 8004d94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	697a      	ldr	r2, [r7, #20]
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004da0:	693a      	ldr	r2, [r7, #16]
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	429a      	cmp	r2, r3
 8004da6:	f040 815a 	bne.w	800505e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	f003 0303 	and.w	r3, r3, #3
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d005      	beq.n	8004dc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d130      	bne.n	8004e24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	005b      	lsls	r3, r3, #1
 8004dcc:	2203      	movs	r2, #3
 8004dce:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd2:	43db      	mvns	r3, r3
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	68da      	ldr	r2, [r3, #12]
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	fa02 f303 	lsl.w	r3, r2, r3
 8004de6:	69ba      	ldr	r2, [r7, #24]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	69ba      	ldr	r2, [r7, #24]
 8004df0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004df8:	2201      	movs	r2, #1
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004e00:	43db      	mvns	r3, r3
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	4013      	ands	r3, r2
 8004e06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	091b      	lsrs	r3, r3, #4
 8004e0e:	f003 0201 	and.w	r2, r3, #1
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	fa02 f303 	lsl.w	r3, r2, r3
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	69ba      	ldr	r2, [r7, #24]
 8004e22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f003 0303 	and.w	r3, r3, #3
 8004e2c:	2b03      	cmp	r3, #3
 8004e2e:	d017      	beq.n	8004e60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004e36:	69fb      	ldr	r3, [r7, #28]
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	2203      	movs	r2, #3
 8004e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e40:	43db      	mvns	r3, r3
 8004e42:	69ba      	ldr	r2, [r7, #24]
 8004e44:	4013      	ands	r3, r2
 8004e46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	69fb      	ldr	r3, [r7, #28]
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	fa02 f303 	lsl.w	r3, r2, r3
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	69ba      	ldr	r2, [r7, #24]
 8004e5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f003 0303 	and.w	r3, r3, #3
 8004e68:	2b02      	cmp	r3, #2
 8004e6a:	d123      	bne.n	8004eb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e6c:	69fb      	ldr	r3, [r7, #28]
 8004e6e:	08da      	lsrs	r2, r3, #3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	3208      	adds	r2, #8
 8004e74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	f003 0307 	and.w	r3, r3, #7
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	220f      	movs	r2, #15
 8004e84:	fa02 f303 	lsl.w	r3, r2, r3
 8004e88:	43db      	mvns	r3, r3
 8004e8a:	69ba      	ldr	r2, [r7, #24]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	691a      	ldr	r2, [r3, #16]
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	f003 0307 	and.w	r3, r3, #7
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ea0:	69ba      	ldr	r2, [r7, #24]
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	08da      	lsrs	r2, r3, #3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	3208      	adds	r2, #8
 8004eae:	69b9      	ldr	r1, [r7, #24]
 8004eb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004eba:	69fb      	ldr	r3, [r7, #28]
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	2203      	movs	r2, #3
 8004ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec4:	43db      	mvns	r3, r3
 8004ec6:	69ba      	ldr	r2, [r7, #24]
 8004ec8:	4013      	ands	r3, r2
 8004eca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f003 0203 	and.w	r2, r3, #3
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	005b      	lsls	r3, r3, #1
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 80b4 	beq.w	800505e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	60fb      	str	r3, [r7, #12]
 8004efa:	4b60      	ldr	r3, [pc, #384]	@ (800507c <HAL_GPIO_Init+0x30c>)
 8004efc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004efe:	4a5f      	ldr	r2, [pc, #380]	@ (800507c <HAL_GPIO_Init+0x30c>)
 8004f00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004f04:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f06:	4b5d      	ldr	r3, [pc, #372]	@ (800507c <HAL_GPIO_Init+0x30c>)
 8004f08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f0e:	60fb      	str	r3, [r7, #12]
 8004f10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f12:	4a5b      	ldr	r2, [pc, #364]	@ (8005080 <HAL_GPIO_Init+0x310>)
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	089b      	lsrs	r3, r3, #2
 8004f18:	3302      	adds	r3, #2
 8004f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	f003 0303 	and.w	r3, r3, #3
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	220f      	movs	r2, #15
 8004f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2e:	43db      	mvns	r3, r3
 8004f30:	69ba      	ldr	r2, [r7, #24]
 8004f32:	4013      	ands	r3, r2
 8004f34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a52      	ldr	r2, [pc, #328]	@ (8005084 <HAL_GPIO_Init+0x314>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d02b      	beq.n	8004f96 <HAL_GPIO_Init+0x226>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a51      	ldr	r2, [pc, #324]	@ (8005088 <HAL_GPIO_Init+0x318>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d025      	beq.n	8004f92 <HAL_GPIO_Init+0x222>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a50      	ldr	r2, [pc, #320]	@ (800508c <HAL_GPIO_Init+0x31c>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d01f      	beq.n	8004f8e <HAL_GPIO_Init+0x21e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a4f      	ldr	r2, [pc, #316]	@ (8005090 <HAL_GPIO_Init+0x320>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d019      	beq.n	8004f8a <HAL_GPIO_Init+0x21a>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a4e      	ldr	r2, [pc, #312]	@ (8005094 <HAL_GPIO_Init+0x324>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d013      	beq.n	8004f86 <HAL_GPIO_Init+0x216>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a4d      	ldr	r2, [pc, #308]	@ (8005098 <HAL_GPIO_Init+0x328>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d00d      	beq.n	8004f82 <HAL_GPIO_Init+0x212>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a4c      	ldr	r2, [pc, #304]	@ (800509c <HAL_GPIO_Init+0x32c>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d007      	beq.n	8004f7e <HAL_GPIO_Init+0x20e>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a4b      	ldr	r2, [pc, #300]	@ (80050a0 <HAL_GPIO_Init+0x330>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d101      	bne.n	8004f7a <HAL_GPIO_Init+0x20a>
 8004f76:	2307      	movs	r3, #7
 8004f78:	e00e      	b.n	8004f98 <HAL_GPIO_Init+0x228>
 8004f7a:	2308      	movs	r3, #8
 8004f7c:	e00c      	b.n	8004f98 <HAL_GPIO_Init+0x228>
 8004f7e:	2306      	movs	r3, #6
 8004f80:	e00a      	b.n	8004f98 <HAL_GPIO_Init+0x228>
 8004f82:	2305      	movs	r3, #5
 8004f84:	e008      	b.n	8004f98 <HAL_GPIO_Init+0x228>
 8004f86:	2304      	movs	r3, #4
 8004f88:	e006      	b.n	8004f98 <HAL_GPIO_Init+0x228>
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e004      	b.n	8004f98 <HAL_GPIO_Init+0x228>
 8004f8e:	2302      	movs	r3, #2
 8004f90:	e002      	b.n	8004f98 <HAL_GPIO_Init+0x228>
 8004f92:	2301      	movs	r3, #1
 8004f94:	e000      	b.n	8004f98 <HAL_GPIO_Init+0x228>
 8004f96:	2300      	movs	r3, #0
 8004f98:	69fa      	ldr	r2, [r7, #28]
 8004f9a:	f002 0203 	and.w	r2, r2, #3
 8004f9e:	0092      	lsls	r2, r2, #2
 8004fa0:	4093      	lsls	r3, r2
 8004fa2:	69ba      	ldr	r2, [r7, #24]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fa8:	4935      	ldr	r1, [pc, #212]	@ (8005080 <HAL_GPIO_Init+0x310>)
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	089b      	lsrs	r3, r3, #2
 8004fae:	3302      	adds	r3, #2
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004fb6:	4b3b      	ldr	r3, [pc, #236]	@ (80050a4 <HAL_GPIO_Init+0x334>)
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	43db      	mvns	r3, r3
 8004fc0:	69ba      	ldr	r2, [r7, #24]
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d003      	beq.n	8004fda <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004fd2:	69ba      	ldr	r2, [r7, #24]
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004fda:	4a32      	ldr	r2, [pc, #200]	@ (80050a4 <HAL_GPIO_Init+0x334>)
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004fe0:	4b30      	ldr	r3, [pc, #192]	@ (80050a4 <HAL_GPIO_Init+0x334>)
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	69ba      	ldr	r2, [r7, #24]
 8004fec:	4013      	ands	r3, r2
 8004fee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d003      	beq.n	8005004 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004ffc:	69ba      	ldr	r2, [r7, #24]
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	4313      	orrs	r3, r2
 8005002:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005004:	4a27      	ldr	r2, [pc, #156]	@ (80050a4 <HAL_GPIO_Init+0x334>)
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800500a:	4b26      	ldr	r3, [pc, #152]	@ (80050a4 <HAL_GPIO_Init+0x334>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	43db      	mvns	r3, r3
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	4013      	ands	r3, r2
 8005018:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005022:	2b00      	cmp	r3, #0
 8005024:	d003      	beq.n	800502e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	4313      	orrs	r3, r2
 800502c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800502e:	4a1d      	ldr	r2, [pc, #116]	@ (80050a4 <HAL_GPIO_Init+0x334>)
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005034:	4b1b      	ldr	r3, [pc, #108]	@ (80050a4 <HAL_GPIO_Init+0x334>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	43db      	mvns	r3, r3
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4013      	ands	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d003      	beq.n	8005058 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	4313      	orrs	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005058:	4a12      	ldr	r2, [pc, #72]	@ (80050a4 <HAL_GPIO_Init+0x334>)
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	3301      	adds	r3, #1
 8005062:	61fb      	str	r3, [r7, #28]
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	2b0f      	cmp	r3, #15
 8005068:	f67f ae90 	bls.w	8004d8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800506c:	bf00      	nop
 800506e:	bf00      	nop
 8005070:	3724      	adds	r7, #36	@ 0x24
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	40023800 	.word	0x40023800
 8005080:	40013800 	.word	0x40013800
 8005084:	40020000 	.word	0x40020000
 8005088:	40020400 	.word	0x40020400
 800508c:	40020800 	.word	0x40020800
 8005090:	40020c00 	.word	0x40020c00
 8005094:	40021000 	.word	0x40021000
 8005098:	40021400 	.word	0x40021400
 800509c:	40021800 	.word	0x40021800
 80050a0:	40021c00 	.word	0x40021c00
 80050a4:	40013c00 	.word	0x40013c00

080050a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	460b      	mov	r3, r1
 80050b2:	807b      	strh	r3, [r7, #2]
 80050b4:	4613      	mov	r3, r2
 80050b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80050b8:	787b      	ldrb	r3, [r7, #1]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d003      	beq.n	80050c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050be:	887a      	ldrh	r2, [r7, #2]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80050c4:	e003      	b.n	80050ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80050c6:	887b      	ldrh	r3, [r7, #2]
 80050c8:	041a      	lsls	r2, r3, #16
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	619a      	str	r2, [r3, #24]
}
 80050ce:	bf00      	nop
 80050d0:	370c      	adds	r7, #12
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
	...

080050dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d101      	bne.n	80050ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e12b      	b.n	8005346 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d106      	bne.n	8005108 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7fc f92e 	bl	8001364 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2224      	movs	r2, #36	@ 0x24
 800510c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 0201 	bic.w	r2, r2, #1
 800511e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800512e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800513e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005140:	f002 fd36 	bl	8007bb0 <HAL_RCC_GetPCLK1Freq>
 8005144:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	4a81      	ldr	r2, [pc, #516]	@ (8005350 <HAL_I2C_Init+0x274>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d807      	bhi.n	8005160 <HAL_I2C_Init+0x84>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	4a80      	ldr	r2, [pc, #512]	@ (8005354 <HAL_I2C_Init+0x278>)
 8005154:	4293      	cmp	r3, r2
 8005156:	bf94      	ite	ls
 8005158:	2301      	movls	r3, #1
 800515a:	2300      	movhi	r3, #0
 800515c:	b2db      	uxtb	r3, r3
 800515e:	e006      	b.n	800516e <HAL_I2C_Init+0x92>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	4a7d      	ldr	r2, [pc, #500]	@ (8005358 <HAL_I2C_Init+0x27c>)
 8005164:	4293      	cmp	r3, r2
 8005166:	bf94      	ite	ls
 8005168:	2301      	movls	r3, #1
 800516a:	2300      	movhi	r3, #0
 800516c:	b2db      	uxtb	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e0e7      	b.n	8005346 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	4a78      	ldr	r2, [pc, #480]	@ (800535c <HAL_I2C_Init+0x280>)
 800517a:	fba2 2303 	umull	r2, r3, r2, r3
 800517e:	0c9b      	lsrs	r3, r3, #18
 8005180:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	430a      	orrs	r2, r1
 8005194:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	4a6a      	ldr	r2, [pc, #424]	@ (8005350 <HAL_I2C_Init+0x274>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d802      	bhi.n	80051b0 <HAL_I2C_Init+0xd4>
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	3301      	adds	r3, #1
 80051ae:	e009      	b.n	80051c4 <HAL_I2C_Init+0xe8>
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80051b6:	fb02 f303 	mul.w	r3, r2, r3
 80051ba:	4a69      	ldr	r2, [pc, #420]	@ (8005360 <HAL_I2C_Init+0x284>)
 80051bc:	fba2 2303 	umull	r2, r3, r2, r3
 80051c0:	099b      	lsrs	r3, r3, #6
 80051c2:	3301      	adds	r3, #1
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6812      	ldr	r2, [r2, #0]
 80051c8:	430b      	orrs	r3, r1
 80051ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	69db      	ldr	r3, [r3, #28]
 80051d2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80051d6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	495c      	ldr	r1, [pc, #368]	@ (8005350 <HAL_I2C_Init+0x274>)
 80051e0:	428b      	cmp	r3, r1
 80051e2:	d819      	bhi.n	8005218 <HAL_I2C_Init+0x13c>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	1e59      	subs	r1, r3, #1
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	005b      	lsls	r3, r3, #1
 80051ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80051f2:	1c59      	adds	r1, r3, #1
 80051f4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80051f8:	400b      	ands	r3, r1
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d00a      	beq.n	8005214 <HAL_I2C_Init+0x138>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	1e59      	subs	r1, r3, #1
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	005b      	lsls	r3, r3, #1
 8005208:	fbb1 f3f3 	udiv	r3, r1, r3
 800520c:	3301      	adds	r3, #1
 800520e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005212:	e051      	b.n	80052b8 <HAL_I2C_Init+0x1dc>
 8005214:	2304      	movs	r3, #4
 8005216:	e04f      	b.n	80052b8 <HAL_I2C_Init+0x1dc>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d111      	bne.n	8005244 <HAL_I2C_Init+0x168>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	1e58      	subs	r0, r3, #1
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6859      	ldr	r1, [r3, #4]
 8005228:	460b      	mov	r3, r1
 800522a:	005b      	lsls	r3, r3, #1
 800522c:	440b      	add	r3, r1
 800522e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005232:	3301      	adds	r3, #1
 8005234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005238:	2b00      	cmp	r3, #0
 800523a:	bf0c      	ite	eq
 800523c:	2301      	moveq	r3, #1
 800523e:	2300      	movne	r3, #0
 8005240:	b2db      	uxtb	r3, r3
 8005242:	e012      	b.n	800526a <HAL_I2C_Init+0x18e>
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	1e58      	subs	r0, r3, #1
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6859      	ldr	r1, [r3, #4]
 800524c:	460b      	mov	r3, r1
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	440b      	add	r3, r1
 8005252:	0099      	lsls	r1, r3, #2
 8005254:	440b      	add	r3, r1
 8005256:	fbb0 f3f3 	udiv	r3, r0, r3
 800525a:	3301      	adds	r3, #1
 800525c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005260:	2b00      	cmp	r3, #0
 8005262:	bf0c      	ite	eq
 8005264:	2301      	moveq	r3, #1
 8005266:	2300      	movne	r3, #0
 8005268:	b2db      	uxtb	r3, r3
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <HAL_I2C_Init+0x196>
 800526e:	2301      	movs	r3, #1
 8005270:	e022      	b.n	80052b8 <HAL_I2C_Init+0x1dc>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d10e      	bne.n	8005298 <HAL_I2C_Init+0x1bc>
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	1e58      	subs	r0, r3, #1
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6859      	ldr	r1, [r3, #4]
 8005282:	460b      	mov	r3, r1
 8005284:	005b      	lsls	r3, r3, #1
 8005286:	440b      	add	r3, r1
 8005288:	fbb0 f3f3 	udiv	r3, r0, r3
 800528c:	3301      	adds	r3, #1
 800528e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005292:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005296:	e00f      	b.n	80052b8 <HAL_I2C_Init+0x1dc>
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	1e58      	subs	r0, r3, #1
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6859      	ldr	r1, [r3, #4]
 80052a0:	460b      	mov	r3, r1
 80052a2:	009b      	lsls	r3, r3, #2
 80052a4:	440b      	add	r3, r1
 80052a6:	0099      	lsls	r1, r3, #2
 80052a8:	440b      	add	r3, r1
 80052aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80052ae:	3301      	adds	r3, #1
 80052b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80052b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80052b8:	6879      	ldr	r1, [r7, #4]
 80052ba:	6809      	ldr	r1, [r1, #0]
 80052bc:	4313      	orrs	r3, r2
 80052be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	69da      	ldr	r2, [r3, #28]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a1b      	ldr	r3, [r3, #32]
 80052d2:	431a      	orrs	r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	430a      	orrs	r2, r1
 80052da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80052e6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	6911      	ldr	r1, [r2, #16]
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	68d2      	ldr	r2, [r2, #12]
 80052f2:	4311      	orrs	r1, r2
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	6812      	ldr	r2, [r2, #0]
 80052f8:	430b      	orrs	r3, r1
 80052fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	695a      	ldr	r2, [r3, #20]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	431a      	orrs	r2, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f042 0201 	orr.w	r2, r2, #1
 8005326:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2220      	movs	r2, #32
 8005332:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3710      	adds	r7, #16
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	000186a0 	.word	0x000186a0
 8005354:	001e847f 	.word	0x001e847f
 8005358:	003d08ff 	.word	0x003d08ff
 800535c:	431bde83 	.word	0x431bde83
 8005360:	10624dd3 	.word	0x10624dd3

08005364 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8005364:	b480      	push	{r7}
 8005366:	b083      	sub	sp, #12
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005376:	2b80      	cmp	r3, #128	@ 0x80
 8005378:	d103      	bne.n	8005382 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	2200      	movs	r2, #0
 8005380:	611a      	str	r2, [r3, #16]
  }
}
 8005382:	bf00      	nop
 8005384:	370c      	adds	r7, #12
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
	...

08005390 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b088      	sub	sp, #32
 8005394:	af02      	add	r7, sp, #8
 8005396:	60f8      	str	r0, [r7, #12]
 8005398:	607a      	str	r2, [r7, #4]
 800539a:	461a      	mov	r2, r3
 800539c:	460b      	mov	r3, r1
 800539e:	817b      	strh	r3, [r7, #10]
 80053a0:	4613      	mov	r3, r2
 80053a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053a4:	f7fe ff92 	bl	80042cc <HAL_GetTick>
 80053a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b20      	cmp	r3, #32
 80053b4:	f040 80e0 	bne.w	8005578 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	2319      	movs	r3, #25
 80053be:	2201      	movs	r2, #1
 80053c0:	4970      	ldr	r1, [pc, #448]	@ (8005584 <HAL_I2C_Master_Transmit+0x1f4>)
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f001 fd9e 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d001      	beq.n	80053d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80053ce:	2302      	movs	r3, #2
 80053d0:	e0d3      	b.n	800557a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d101      	bne.n	80053e0 <HAL_I2C_Master_Transmit+0x50>
 80053dc:	2302      	movs	r3, #2
 80053de:	e0cc      	b.n	800557a <HAL_I2C_Master_Transmit+0x1ea>
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2201      	movs	r2, #1
 80053e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0301 	and.w	r3, r3, #1
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d007      	beq.n	8005406 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f042 0201 	orr.w	r2, r2, #1
 8005404:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005414:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2221      	movs	r2, #33	@ 0x21
 800541a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2210      	movs	r2, #16
 8005422:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	893a      	ldrh	r2, [r7, #8]
 8005436:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543c:	b29a      	uxth	r2, r3
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	4a50      	ldr	r2, [pc, #320]	@ (8005588 <HAL_I2C_Master_Transmit+0x1f8>)
 8005446:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005448:	8979      	ldrh	r1, [r7, #10]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	6a3a      	ldr	r2, [r7, #32]
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f001 fc2e 	bl	8006cb0 <I2C_MasterRequestWrite>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d001      	beq.n	800545e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e08d      	b.n	800557a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800545e:	2300      	movs	r3, #0
 8005460:	613b      	str	r3, [r7, #16]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695b      	ldr	r3, [r3, #20]
 8005468:	613b      	str	r3, [r7, #16]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	613b      	str	r3, [r7, #16]
 8005472:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005474:	e066      	b.n	8005544 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	6a39      	ldr	r1, [r7, #32]
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f001 fe5c 	bl	8007138 <I2C_WaitOnTXEFlagUntilTimeout>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00d      	beq.n	80054a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548a:	2b04      	cmp	r3, #4
 800548c:	d107      	bne.n	800549e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800549c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e06b      	b.n	800557a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054a6:	781a      	ldrb	r2, [r3, #0]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054bc:	b29b      	uxth	r3, r3
 80054be:	3b01      	subs	r3, #1
 80054c0:	b29a      	uxth	r2, r3
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ca:	3b01      	subs	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695b      	ldr	r3, [r3, #20]
 80054d8:	f003 0304 	and.w	r3, r3, #4
 80054dc:	2b04      	cmp	r3, #4
 80054de:	d11b      	bne.n	8005518 <HAL_I2C_Master_Transmit+0x188>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d017      	beq.n	8005518 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ec:	781a      	ldrb	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f8:	1c5a      	adds	r2, r3, #1
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005502:	b29b      	uxth	r3, r3
 8005504:	3b01      	subs	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005510:	3b01      	subs	r3, #1
 8005512:	b29a      	uxth	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005518:	697a      	ldr	r2, [r7, #20]
 800551a:	6a39      	ldr	r1, [r7, #32]
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	f001 fe53 	bl	80071c8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d00d      	beq.n	8005544 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552c:	2b04      	cmp	r3, #4
 800552e:	d107      	bne.n	8005540 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800553e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e01a      	b.n	800557a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005548:	2b00      	cmp	r3, #0
 800554a:	d194      	bne.n	8005476 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800555a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2220      	movs	r2, #32
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005574:	2300      	movs	r3, #0
 8005576:	e000      	b.n	800557a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005578:	2302      	movs	r3, #2
  }
}
 800557a:	4618      	mov	r0, r3
 800557c:	3718      	adds	r7, #24
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}
 8005582:	bf00      	nop
 8005584:	00100002 	.word	0x00100002
 8005588:	ffff0000 	.word	0xffff0000

0800558c <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	607a      	str	r2, [r7, #4]
 8005596:	461a      	mov	r2, r3
 8005598:	460b      	mov	r3, r1
 800559a:	817b      	strh	r3, [r7, #10]
 800559c:	4613      	mov	r3, r2
 800559e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80055a0:	2300      	movs	r3, #0
 80055a2:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b20      	cmp	r3, #32
 80055ae:	f040 8089 	bne.w	80056c4 <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80055b2:	4b48      	ldr	r3, [pc, #288]	@ (80056d4 <HAL_I2C_Master_Receive_IT+0x148>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	08db      	lsrs	r3, r3, #3
 80055b8:	4a47      	ldr	r2, [pc, #284]	@ (80056d8 <HAL_I2C_Master_Receive_IT+0x14c>)
 80055ba:	fba2 2303 	umull	r2, r3, r2, r3
 80055be:	0a1a      	lsrs	r2, r3, #8
 80055c0:	4613      	mov	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	4413      	add	r3, r2
 80055c6:	009a      	lsls	r2, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	3b01      	subs	r3, #1
 80055d0:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d112      	bne.n	80055fe <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2200      	movs	r2, #0
 80055dc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2200      	movs	r2, #0
 80055ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f2:	f043 0220 	orr.w	r2, r3, #32
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80055fa:	2302      	movs	r3, #2
 80055fc:	e063      	b.n	80056c6 <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b02      	cmp	r3, #2
 800560a:	d0df      	beq.n	80055cc <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005612:	2b01      	cmp	r3, #1
 8005614:	d101      	bne.n	800561a <HAL_I2C_Master_Receive_IT+0x8e>
 8005616:	2302      	movs	r3, #2
 8005618:	e055      	b.n	80056c6 <HAL_I2C_Master_Receive_IT+0x13a>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2201      	movs	r2, #1
 800561e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b01      	cmp	r3, #1
 800562e:	d007      	beq.n	8005640 <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f042 0201 	orr.w	r2, r2, #1
 800563e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800564e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2222      	movs	r2, #34	@ 0x22
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2210      	movs	r2, #16
 800565c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	893a      	ldrh	r2, [r7, #8]
 8005670:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005676:	b29a      	uxth	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	4a17      	ldr	r2, [pc, #92]	@ (80056dc <HAL_I2C_Master_Receive_IT+0x150>)
 8005680:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8005682:	897a      	ldrh	r2, [r7, #10]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	645a      	str	r2, [r3, #68]	@ 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	685a      	ldr	r2, [r3, #4]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800569e:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80056ae:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056be:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80056c0:	2300      	movs	r3, #0
 80056c2:	e000      	b.n	80056c6 <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 80056c4:	2302      	movs	r3, #2
  }
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	371c      	adds	r7, #28
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	2000002c 	.word	0x2000002c
 80056d8:	14f8b589 	.word	0x14f8b589
 80056dc:	ffff0000 	.word	0xffff0000

080056e0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b088      	sub	sp, #32
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80056e8:	2300      	movs	r3, #0
 80056ea:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056f8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005700:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005708:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800570a:	7bfb      	ldrb	r3, [r7, #15]
 800570c:	2b10      	cmp	r3, #16
 800570e:	d003      	beq.n	8005718 <HAL_I2C_EV_IRQHandler+0x38>
 8005710:	7bfb      	ldrb	r3, [r7, #15]
 8005712:	2b40      	cmp	r3, #64	@ 0x40
 8005714:	f040 80c1 	bne.w	800589a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	695b      	ldr	r3, [r3, #20]
 8005726:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10d      	bne.n	800574e <HAL_I2C_EV_IRQHandler+0x6e>
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005738:	d003      	beq.n	8005742 <HAL_I2C_EV_IRQHandler+0x62>
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005740:	d101      	bne.n	8005746 <HAL_I2C_EV_IRQHandler+0x66>
 8005742:	2301      	movs	r3, #1
 8005744:	e000      	b.n	8005748 <HAL_I2C_EV_IRQHandler+0x68>
 8005746:	2300      	movs	r3, #0
 8005748:	2b01      	cmp	r3, #1
 800574a:	f000 8132 	beq.w	80059b2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00c      	beq.n	8005772 <HAL_I2C_EV_IRQHandler+0x92>
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	0a5b      	lsrs	r3, r3, #9
 800575c:	f003 0301 	and.w	r3, r3, #1
 8005760:	2b00      	cmp	r3, #0
 8005762:	d006      	beq.n	8005772 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f001 fdd8 	bl	800731a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 fcf4 	bl	8006158 <I2C_Master_SB>
 8005770:	e092      	b.n	8005898 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	08db      	lsrs	r3, r3, #3
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	2b00      	cmp	r3, #0
 800577c:	d009      	beq.n	8005792 <HAL_I2C_EV_IRQHandler+0xb2>
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	0a5b      	lsrs	r3, r3, #9
 8005782:	f003 0301 	and.w	r3, r3, #1
 8005786:	2b00      	cmp	r3, #0
 8005788:	d003      	beq.n	8005792 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 fd6a 	bl	8006264 <I2C_Master_ADD10>
 8005790:	e082      	b.n	8005898 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	085b      	lsrs	r3, r3, #1
 8005796:	f003 0301 	and.w	r3, r3, #1
 800579a:	2b00      	cmp	r3, #0
 800579c:	d009      	beq.n	80057b2 <HAL_I2C_EV_IRQHandler+0xd2>
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	0a5b      	lsrs	r3, r3, #9
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d003      	beq.n	80057b2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 fd84 	bl	80062b8 <I2C_Master_ADDR>
 80057b0:	e072      	b.n	8005898 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80057b2:	69bb      	ldr	r3, [r7, #24]
 80057b4:	089b      	lsrs	r3, r3, #2
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d03b      	beq.n	8005836 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057cc:	f000 80f3 	beq.w	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	09db      	lsrs	r3, r3, #7
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00f      	beq.n	80057fc <HAL_I2C_EV_IRQHandler+0x11c>
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	0a9b      	lsrs	r3, r3, #10
 80057e0:	f003 0301 	and.w	r3, r3, #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d009      	beq.n	80057fc <HAL_I2C_EV_IRQHandler+0x11c>
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	089b      	lsrs	r3, r3, #2
 80057ec:	f003 0301 	and.w	r3, r3, #1
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d103      	bne.n	80057fc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f94c 	bl	8005a92 <I2C_MasterTransmit_TXE>
 80057fa:	e04d      	b.n	8005898 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	089b      	lsrs	r3, r3, #2
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	2b00      	cmp	r3, #0
 8005806:	f000 80d6 	beq.w	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	0a5b      	lsrs	r3, r3, #9
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	f000 80cf 	beq.w	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005818:	7bbb      	ldrb	r3, [r7, #14]
 800581a:	2b21      	cmp	r3, #33	@ 0x21
 800581c:	d103      	bne.n	8005826 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f9d3 	bl	8005bca <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005824:	e0c7      	b.n	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005826:	7bfb      	ldrb	r3, [r7, #15]
 8005828:	2b40      	cmp	r3, #64	@ 0x40
 800582a:	f040 80c4 	bne.w	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 fa41 	bl	8005cb6 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005834:	e0bf      	b.n	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005840:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005844:	f000 80b7 	beq.w	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	099b      	lsrs	r3, r3, #6
 800584c:	f003 0301 	and.w	r3, r3, #1
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00f      	beq.n	8005874 <HAL_I2C_EV_IRQHandler+0x194>
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	0a9b      	lsrs	r3, r3, #10
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	2b00      	cmp	r3, #0
 800585e:	d009      	beq.n	8005874 <HAL_I2C_EV_IRQHandler+0x194>
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	089b      	lsrs	r3, r3, #2
 8005864:	f003 0301 	and.w	r3, r3, #1
 8005868:	2b00      	cmp	r3, #0
 800586a:	d103      	bne.n	8005874 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 faba 	bl	8005de6 <I2C_MasterReceive_RXNE>
 8005872:	e011      	b.n	8005898 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005874:	69fb      	ldr	r3, [r7, #28]
 8005876:	089b      	lsrs	r3, r3, #2
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 809a 	beq.w	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	0a5b      	lsrs	r3, r3, #9
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	f000 8093 	beq.w	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 fb70 	bl	8005f76 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005896:	e08e      	b.n	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005898:	e08d      	b.n	80059b6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d004      	beq.n	80058ac <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	695b      	ldr	r3, [r3, #20]
 80058a8:	61fb      	str	r3, [r7, #28]
 80058aa:	e007      	b.n	80058bc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	699b      	ldr	r3, [r3, #24]
 80058b2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695b      	ldr	r3, [r3, #20]
 80058ba:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058bc:	69fb      	ldr	r3, [r7, #28]
 80058be:	085b      	lsrs	r3, r3, #1
 80058c0:	f003 0301 	and.w	r3, r3, #1
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d012      	beq.n	80058ee <HAL_I2C_EV_IRQHandler+0x20e>
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	0a5b      	lsrs	r3, r3, #9
 80058cc:	f003 0301 	and.w	r3, r3, #1
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00c      	beq.n	80058ee <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d003      	beq.n	80058e4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	699b      	ldr	r3, [r3, #24]
 80058e2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80058e4:	69b9      	ldr	r1, [r7, #24]
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 ff35 	bl	8006756 <I2C_Slave_ADDR>
 80058ec:	e066      	b.n	80059bc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058ee:	69fb      	ldr	r3, [r7, #28]
 80058f0:	091b      	lsrs	r3, r3, #4
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d009      	beq.n	800590e <HAL_I2C_EV_IRQHandler+0x22e>
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	0a5b      	lsrs	r3, r3, #9
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 ff70 	bl	80067ec <I2C_Slave_STOPF>
 800590c:	e056      	b.n	80059bc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800590e:	7bbb      	ldrb	r3, [r7, #14]
 8005910:	2b21      	cmp	r3, #33	@ 0x21
 8005912:	d002      	beq.n	800591a <HAL_I2C_EV_IRQHandler+0x23a>
 8005914:	7bbb      	ldrb	r3, [r7, #14]
 8005916:	2b29      	cmp	r3, #41	@ 0x29
 8005918:	d125      	bne.n	8005966 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	09db      	lsrs	r3, r3, #7
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00f      	beq.n	8005946 <HAL_I2C_EV_IRQHandler+0x266>
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	0a9b      	lsrs	r3, r3, #10
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d009      	beq.n	8005946 <HAL_I2C_EV_IRQHandler+0x266>
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	089b      	lsrs	r3, r3, #2
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b00      	cmp	r3, #0
 800593c:	d103      	bne.n	8005946 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 fe4b 	bl	80065da <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005944:	e039      	b.n	80059ba <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005946:	69fb      	ldr	r3, [r7, #28]
 8005948:	089b      	lsrs	r3, r3, #2
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b00      	cmp	r3, #0
 8005950:	d033      	beq.n	80059ba <HAL_I2C_EV_IRQHandler+0x2da>
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	0a5b      	lsrs	r3, r3, #9
 8005956:	f003 0301 	and.w	r3, r3, #1
 800595a:	2b00      	cmp	r3, #0
 800595c:	d02d      	beq.n	80059ba <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 fe78 	bl	8006654 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005964:	e029      	b.n	80059ba <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	099b      	lsrs	r3, r3, #6
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00f      	beq.n	8005992 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	0a9b      	lsrs	r3, r3, #10
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b00      	cmp	r3, #0
 800597c:	d009      	beq.n	8005992 <HAL_I2C_EV_IRQHandler+0x2b2>
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	089b      	lsrs	r3, r3, #2
 8005982:	f003 0301 	and.w	r3, r3, #1
 8005986:	2b00      	cmp	r3, #0
 8005988:	d103      	bne.n	8005992 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 fe83 	bl	8006696 <I2C_SlaveReceive_RXNE>
 8005990:	e014      	b.n	80059bc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	089b      	lsrs	r3, r3, #2
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00e      	beq.n	80059bc <HAL_I2C_EV_IRQHandler+0x2dc>
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	0a5b      	lsrs	r3, r3, #9
 80059a2:	f003 0301 	and.w	r3, r3, #1
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d008      	beq.n	80059bc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 feb1 	bl	8006712 <I2C_SlaveReceive_BTF>
 80059b0:	e004      	b.n	80059bc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80059b2:	bf00      	nop
 80059b4:	e002      	b.n	80059bc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059b6:	bf00      	nop
 80059b8:	e000      	b.n	80059bc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80059ba:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80059bc:	3720      	adds	r7, #32
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b083      	sub	sp, #12
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80059ca:	bf00      	nop
 80059cc:	370c      	adds	r7, #12
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr

080059d6 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059d6:	b480      	push	{r7}
 80059d8:	b083      	sub	sp, #12
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80059de:	bf00      	nop
 80059e0:	370c      	adds	r7, #12
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr

080059ea <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059ea:	b480      	push	{r7}
 80059ec:	b083      	sub	sp, #12
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059fe:	b480      	push	{r7}
 8005a00:	b083      	sub	sp, #12
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005a06:	bf00      	nop
 8005a08:	370c      	adds	r7, #12
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a10:	4770      	bx	lr

08005a12 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005a12:	b480      	push	{r7}
 8005a14:	b083      	sub	sp, #12
 8005a16:	af00      	add	r7, sp, #0
 8005a18:	6078      	str	r0, [r7, #4]
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	70fb      	strb	r3, [r7, #3]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005a22:	bf00      	nop
 8005a24:	370c      	adds	r7, #12
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr

08005a2e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a2e:	b480      	push	{r7}
 8005a30:	b083      	sub	sp, #12
 8005a32:	af00      	add	r7, sp, #0
 8005a34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005a36:	bf00      	nop
 8005a38:	370c      	adds	r7, #12
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr

08005a42 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b083      	sub	sp, #12
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005a4a:	bf00      	nop
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005a5e:	bf00      	nop
 8005a60:	370c      	adds	r7, #12
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr

08005a6a <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b083      	sub	sp, #12
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005a72:	bf00      	nop
 8005a74:	370c      	adds	r7, #12
 8005a76:	46bd      	mov	sp, r7
 8005a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7c:	4770      	bx	lr

08005a7e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b083      	sub	sp, #12
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005a86:	bf00      	nop
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr

08005a92 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005a92:	b580      	push	{r7, lr}
 8005a94:	b084      	sub	sp, #16
 8005a96:	af00      	add	r7, sp, #0
 8005a98:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aa0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005aa8:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aae:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d150      	bne.n	8005b5a <I2C_MasterTransmit_TXE+0xc8>
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	2b21      	cmp	r3, #33	@ 0x21
 8005abc:	d14d      	bne.n	8005b5a <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d01d      	beq.n	8005b00 <I2C_MasterTransmit_TXE+0x6e>
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	2b20      	cmp	r3, #32
 8005ac8:	d01a      	beq.n	8005b00 <I2C_MasterTransmit_TXE+0x6e>
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ad0:	d016      	beq.n	8005b00 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	685a      	ldr	r2, [r3, #4]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005ae0:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2211      	movs	r2, #17
 8005ae6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2220      	movs	r2, #32
 8005af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff ff62 	bl	80059c2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005afe:	e060      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b0e:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b1e:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2200      	movs	r2, #0
 8005b24:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	2b40      	cmp	r3, #64	@ 0x40
 8005b38:	d107      	bne.n	8005b4a <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f7ff ff7d 	bl	8005a42 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b48:	e03b      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f7ff ff35 	bl	80059c2 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b58:	e033      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005b5a:	7bfb      	ldrb	r3, [r7, #15]
 8005b5c:	2b21      	cmp	r3, #33	@ 0x21
 8005b5e:	d005      	beq.n	8005b6c <I2C_MasterTransmit_TXE+0xda>
 8005b60:	7bbb      	ldrb	r3, [r7, #14]
 8005b62:	2b40      	cmp	r3, #64	@ 0x40
 8005b64:	d12d      	bne.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005b66:	7bfb      	ldrb	r3, [r7, #15]
 8005b68:	2b22      	cmp	r3, #34	@ 0x22
 8005b6a:	d12a      	bne.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d108      	bne.n	8005b88 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685a      	ldr	r2, [r3, #4]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b84:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005b86:	e01c      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	2b40      	cmp	r3, #64	@ 0x40
 8005b92:	d103      	bne.n	8005b9c <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 f88e 	bl	8005cb6 <I2C_MemoryTransmit_TXE_BTF>
}
 8005b9a:	e012      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ba0:	781a      	ldrb	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bb6:	b29b      	uxth	r3, r3
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005bc0:	e7ff      	b.n	8005bc2 <I2C_MasterTransmit_TXE+0x130>
 8005bc2:	bf00      	nop
 8005bc4:	3710      	adds	r7, #16
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b084      	sub	sp, #16
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd6:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	2b21      	cmp	r3, #33	@ 0x21
 8005be2:	d164      	bne.n	8005cae <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d012      	beq.n	8005c14 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf2:	781a      	ldrb	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bfe:	1c5a      	adds	r2, r3, #1
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	b29a      	uxth	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005c12:	e04c      	b.n	8005cae <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b08      	cmp	r3, #8
 8005c18:	d01d      	beq.n	8005c56 <I2C_MasterTransmit_BTF+0x8c>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2b20      	cmp	r3, #32
 8005c1e:	d01a      	beq.n	8005c56 <I2C_MasterTransmit_BTF+0x8c>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005c26:	d016      	beq.n	8005c56 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	685a      	ldr	r2, [r3, #4]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c36:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2211      	movs	r2, #17
 8005c3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f7ff feb7 	bl	80059c2 <HAL_I2C_MasterTxCpltCallback>
}
 8005c54:	e02b      	b.n	8005cae <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c64:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c74:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2220      	movs	r2, #32
 8005c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b40      	cmp	r3, #64	@ 0x40
 8005c8e:	d107      	bne.n	8005ca0 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f7ff fed2 	bl	8005a42 <HAL_I2C_MemTxCpltCallback>
}
 8005c9e:	e006      	b.n	8005cae <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f7ff fe8a 	bl	80059c2 <HAL_I2C_MasterTxCpltCallback>
}
 8005cae:	bf00      	nop
 8005cb0:	3710      	adds	r7, #16
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}

08005cb6 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005cb6:	b580      	push	{r7, lr}
 8005cb8:	b084      	sub	sp, #16
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cc4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d11d      	bne.n	8005d0a <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d10b      	bne.n	8005cee <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ce6:	1c9a      	adds	r2, r3, #2
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005cec:	e077      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	121b      	asrs	r3, r3, #8
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d08:	e069      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d10b      	bne.n	8005d2a <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d16:	b2da      	uxtb	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d22:	1c5a      	adds	r2, r3, #1
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d28:	e059      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d152      	bne.n	8005dd8 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005d32:	7bfb      	ldrb	r3, [r7, #15]
 8005d34:	2b22      	cmp	r3, #34	@ 0x22
 8005d36:	d10d      	bne.n	8005d54 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	681a      	ldr	r2, [r3, #0]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d46:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d4c:	1c5a      	adds	r2, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005d52:	e044      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d015      	beq.n	8005d8a <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005d5e:	7bfb      	ldrb	r3, [r7, #15]
 8005d60:	2b21      	cmp	r3, #33	@ 0x21
 8005d62:	d112      	bne.n	8005d8a <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d68:	781a      	ldrb	r2, [r3, #0]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d74:	1c5a      	adds	r2, r3, #1
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005d88:	e029      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d124      	bne.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005d94:	7bfb      	ldrb	r3, [r7, #15]
 8005d96:	2b21      	cmp	r3, #33	@ 0x21
 8005d98:	d121      	bne.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	685a      	ldr	r2, [r3, #4]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005da8:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005db8:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2220      	movs	r2, #32
 8005dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f7ff fe36 	bl	8005a42 <HAL_I2C_MemTxCpltCallback>
}
 8005dd6:	e002      	b.n	8005dde <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7ff fac3 	bl	8005364 <I2C_Flush_DR>
}
 8005dde:	bf00      	nop
 8005de0:	3710      	adds	r7, #16
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}

08005de6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b084      	sub	sp, #16
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b22      	cmp	r3, #34	@ 0x22
 8005df8:	f040 80b9 	bne.w	8005f6e <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e00:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e06:	b29b      	uxth	r3, r3
 8005e08:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	2b03      	cmp	r3, #3
 8005e0e:	d921      	bls.n	8005e54 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	691a      	ldr	r2, [r3, #16]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	b29a      	uxth	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	2b03      	cmp	r3, #3
 8005e3e:	f040 8096 	bne.w	8005f6e <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	685a      	ldr	r2, [r3, #4]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e50:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005e52:	e08c      	b.n	8005f6e <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e58:	2b02      	cmp	r3, #2
 8005e5a:	d07f      	beq.n	8005f5c <I2C_MasterReceive_RXNE+0x176>
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d002      	beq.n	8005e68 <I2C_MasterReceive_RXNE+0x82>
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d179      	bne.n	8005f5c <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f001 f9f5 	bl	8007258 <I2C_WaitOnSTOPRequestThroughIT>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d14c      	bne.n	8005f0e <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e82:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	685a      	ldr	r2, [r3, #4]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e92:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	691a      	ldr	r2, [r3, #16]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e9e:	b2d2      	uxtb	r2, r2
 8005ea0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea6:	1c5a      	adds	r2, r3, #1
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	b29a      	uxth	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2220      	movs	r2, #32
 8005ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	2b40      	cmp	r3, #64	@ 0x40
 8005ecc:	d10a      	bne.n	8005ee4 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f7ff fdba 	bl	8005a56 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005ee2:	e044      	b.n	8005f6e <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	2b08      	cmp	r3, #8
 8005ef0:	d002      	beq.n	8005ef8 <I2C_MasterReceive_RXNE+0x112>
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2b20      	cmp	r3, #32
 8005ef6:	d103      	bne.n	8005f00 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	631a      	str	r2, [r3, #48]	@ 0x30
 8005efe:	e002      	b.n	8005f06 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2212      	movs	r2, #18
 8005f04:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f7ff fd65 	bl	80059d6 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f0c:	e02f      	b.n	8005f6e <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	685a      	ldr	r2, [r3, #4]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005f1c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	691a      	ldr	r2, [r3, #16]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f28:	b2d2      	uxtb	r2, r2
 8005f2a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f30:	1c5a      	adds	r2, r3, #1
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	3b01      	subs	r3, #1
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2220      	movs	r2, #32
 8005f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f7ff fd88 	bl	8005a6a <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005f5a:	e008      	b.n	8005f6e <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685a      	ldr	r2, [r3, #4]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f6a:	605a      	str	r2, [r3, #4]
}
 8005f6c:	e7ff      	b.n	8005f6e <I2C_MasterReceive_RXNE+0x188>
 8005f6e:	bf00      	nop
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}

08005f76 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f76:	b580      	push	{r7, lr}
 8005f78:	b084      	sub	sp, #16
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f82:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	2b04      	cmp	r3, #4
 8005f8c:	d11b      	bne.n	8005fc6 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f9c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	691a      	ldr	r2, [r3, #16]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa8:	b2d2      	uxtb	r2, r2
 8005faa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005fc4:	e0c4      	b.n	8006150 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	2b03      	cmp	r3, #3
 8005fce:	d129      	bne.n	8006024 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	685a      	ldr	r2, [r3, #4]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fde:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2b04      	cmp	r3, #4
 8005fe4:	d00a      	beq.n	8005ffc <I2C_MasterReceive_BTF+0x86>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d007      	beq.n	8005ffc <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ffa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	691a      	ldr	r2, [r3, #16]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006006:	b2d2      	uxtb	r2, r2
 8006008:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600e:	1c5a      	adds	r2, r3, #1
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006018:	b29b      	uxth	r3, r3
 800601a:	3b01      	subs	r3, #1
 800601c:	b29a      	uxth	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006022:	e095      	b.n	8006150 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006028:	b29b      	uxth	r3, r3
 800602a:	2b02      	cmp	r3, #2
 800602c:	d17d      	bne.n	800612a <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2b01      	cmp	r3, #1
 8006032:	d002      	beq.n	800603a <I2C_MasterReceive_BTF+0xc4>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2b10      	cmp	r3, #16
 8006038:	d108      	bne.n	800604c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006048:	601a      	str	r2, [r3, #0]
 800604a:	e016      	b.n	800607a <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2b04      	cmp	r3, #4
 8006050:	d002      	beq.n	8006058 <I2C_MasterReceive_BTF+0xe2>
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2b02      	cmp	r3, #2
 8006056:	d108      	bne.n	800606a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006066:	601a      	str	r2, [r3, #0]
 8006068:	e007      	b.n	800607a <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006078:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	691a      	ldr	r2, [r3, #16]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006084:	b2d2      	uxtb	r2, r2
 8006086:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800608c:	1c5a      	adds	r2, r3, #1
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006096:	b29b      	uxth	r3, r3
 8006098:	3b01      	subs	r3, #1
 800609a:	b29a      	uxth	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	691a      	ldr	r2, [r3, #16]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060aa:	b2d2      	uxtb	r2, r2
 80060ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b2:	1c5a      	adds	r2, r3, #1
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060bc:	b29b      	uxth	r3, r3
 80060be:	3b01      	subs	r3, #1
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	685a      	ldr	r2, [r3, #4]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80060d4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2220      	movs	r2, #32
 80060da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	2b40      	cmp	r3, #64	@ 0x40
 80060e8:	d10a      	bne.n	8006100 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f7ff fcac 	bl	8005a56 <HAL_I2C_MemRxCpltCallback>
}
 80060fe:	e027      	b.n	8006150 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2b08      	cmp	r3, #8
 800610c:	d002      	beq.n	8006114 <I2C_MasterReceive_BTF+0x19e>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2b20      	cmp	r3, #32
 8006112:	d103      	bne.n	800611c <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	631a      	str	r2, [r3, #48]	@ 0x30
 800611a:	e002      	b.n	8006122 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2212      	movs	r2, #18
 8006120:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f7ff fc57 	bl	80059d6 <HAL_I2C_MasterRxCpltCallback>
}
 8006128:	e012      	b.n	8006150 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	691a      	ldr	r2, [r3, #16]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006134:	b2d2      	uxtb	r2, r2
 8006136:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613c:	1c5a      	adds	r2, r3, #1
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006146:	b29b      	uxth	r3, r3
 8006148:	3b01      	subs	r3, #1
 800614a:	b29a      	uxth	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006150:	bf00      	nop
 8006152:	3710      	adds	r7, #16
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}

08006158 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b40      	cmp	r3, #64	@ 0x40
 800616a:	d117      	bne.n	800619c <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006170:	2b00      	cmp	r3, #0
 8006172:	d109      	bne.n	8006188 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006178:	b2db      	uxtb	r3, r3
 800617a:	461a      	mov	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006184:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006186:	e067      	b.n	8006258 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800618c:	b2db      	uxtb	r3, r3
 800618e:	f043 0301 	orr.w	r3, r3, #1
 8006192:	b2da      	uxtb	r2, r3
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	611a      	str	r2, [r3, #16]
}
 800619a:	e05d      	b.n	8006258 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	691b      	ldr	r3, [r3, #16]
 80061a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061a4:	d133      	bne.n	800620e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	2b21      	cmp	r3, #33	@ 0x21
 80061b0:	d109      	bne.n	80061c6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	461a      	mov	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80061c2:	611a      	str	r2, [r3, #16]
 80061c4:	e008      	b.n	80061d8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ca:	b2db      	uxtb	r3, r3
 80061cc:	f043 0301 	orr.w	r3, r3, #1
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d004      	beq.n	80061ea <I2C_Master_SB+0x92>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d108      	bne.n	80061fc <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d032      	beq.n	8006258 <I2C_Master_SB+0x100>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d02d      	beq.n	8006258 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800620a:	605a      	str	r2, [r3, #4]
}
 800620c:	e024      	b.n	8006258 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10e      	bne.n	8006234 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800621a:	b29b      	uxth	r3, r3
 800621c:	11db      	asrs	r3, r3, #7
 800621e:	b2db      	uxtb	r3, r3
 8006220:	f003 0306 	and.w	r3, r3, #6
 8006224:	b2db      	uxtb	r3, r3
 8006226:	f063 030f 	orn	r3, r3, #15
 800622a:	b2da      	uxtb	r2, r3
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	611a      	str	r2, [r3, #16]
}
 8006232:	e011      	b.n	8006258 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006238:	2b01      	cmp	r3, #1
 800623a:	d10d      	bne.n	8006258 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006240:	b29b      	uxth	r3, r3
 8006242:	11db      	asrs	r3, r3, #7
 8006244:	b2db      	uxtb	r3, r3
 8006246:	f003 0306 	and.w	r3, r3, #6
 800624a:	b2db      	uxtb	r3, r3
 800624c:	f063 030e 	orn	r3, r3, #14
 8006250:	b2da      	uxtb	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	611a      	str	r2, [r3, #16]
}
 8006258:	bf00      	nop
 800625a:	370c      	adds	r7, #12
 800625c:	46bd      	mov	sp, r7
 800625e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006262:	4770      	bx	lr

08006264 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006264:	b480      	push	{r7}
 8006266:	b083      	sub	sp, #12
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006270:	b2da      	uxtb	r2, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800627c:	2b00      	cmp	r3, #0
 800627e:	d004      	beq.n	800628a <I2C_Master_ADD10+0x26>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006286:	2b00      	cmp	r3, #0
 8006288:	d108      	bne.n	800629c <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628e:	2b00      	cmp	r3, #0
 8006290:	d00c      	beq.n	80062ac <I2C_Master_ADD10+0x48>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006298:	2b00      	cmp	r3, #0
 800629a:	d007      	beq.n	80062ac <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	685a      	ldr	r2, [r3, #4]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062aa:	605a      	str	r2, [r3, #4]
  }
}
 80062ac:	bf00      	nop
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b091      	sub	sp, #68	@ 0x44
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80062c6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d4:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	2b22      	cmp	r3, #34	@ 0x22
 80062e0:	f040 8169 	bne.w	80065b6 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d10f      	bne.n	800630c <I2C_Master_ADDR+0x54>
 80062ec:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80062f0:	2b40      	cmp	r3, #64	@ 0x40
 80062f2:	d10b      	bne.n	800630c <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062f4:	2300      	movs	r3, #0
 80062f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	699b      	ldr	r3, [r3, #24]
 8006306:	633b      	str	r3, [r7, #48]	@ 0x30
 8006308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800630a:	e160      	b.n	80065ce <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006310:	2b00      	cmp	r3, #0
 8006312:	d11d      	bne.n	8006350 <I2C_Master_ADDR+0x98>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800631c:	d118      	bne.n	8006350 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800631e:	2300      	movs	r3, #0
 8006320:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	695b      	ldr	r3, [r3, #20]
 8006328:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006342:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006348:	1c5a      	adds	r2, r3, #1
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	651a      	str	r2, [r3, #80]	@ 0x50
 800634e:	e13e      	b.n	80065ce <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006354:	b29b      	uxth	r3, r3
 8006356:	2b00      	cmp	r3, #0
 8006358:	d113      	bne.n	8006382 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800635a:	2300      	movs	r3, #0
 800635c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	699b      	ldr	r3, [r3, #24]
 800636c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800636e:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	681a      	ldr	r2, [r3, #0]
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800637e:	601a      	str	r2, [r3, #0]
 8006380:	e115      	b.n	80065ae <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006386:	b29b      	uxth	r3, r3
 8006388:	2b01      	cmp	r3, #1
 800638a:	f040 808a 	bne.w	80064a2 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800638e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006390:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006394:	d137      	bne.n	8006406 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063a4:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063b4:	d113      	bne.n	80063de <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063c4:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063c6:	2300      	movs	r3, #0
 80063c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	695b      	ldr	r3, [r3, #20]
 80063d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	699b      	ldr	r3, [r3, #24]
 80063d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80063da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063dc:	e0e7      	b.n	80065ae <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063de:	2300      	movs	r3, #0
 80063e0:	623b      	str	r3, [r7, #32]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	695b      	ldr	r3, [r3, #20]
 80063e8:	623b      	str	r3, [r7, #32]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	623b      	str	r3, [r7, #32]
 80063f2:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	681a      	ldr	r2, [r3, #0]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006402:	601a      	str	r2, [r3, #0]
 8006404:	e0d3      	b.n	80065ae <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006406:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006408:	2b08      	cmp	r3, #8
 800640a:	d02e      	beq.n	800646a <I2C_Master_ADDR+0x1b2>
 800640c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800640e:	2b20      	cmp	r3, #32
 8006410:	d02b      	beq.n	800646a <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006412:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006414:	2b12      	cmp	r3, #18
 8006416:	d102      	bne.n	800641e <I2C_Master_ADDR+0x166>
 8006418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800641a:	2b01      	cmp	r3, #1
 800641c:	d125      	bne.n	800646a <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800641e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006420:	2b04      	cmp	r3, #4
 8006422:	d00e      	beq.n	8006442 <I2C_Master_ADDR+0x18a>
 8006424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006426:	2b02      	cmp	r3, #2
 8006428:	d00b      	beq.n	8006442 <I2C_Master_ADDR+0x18a>
 800642a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800642c:	2b10      	cmp	r3, #16
 800642e:	d008      	beq.n	8006442 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800643e:	601a      	str	r2, [r3, #0]
 8006440:	e007      	b.n	8006452 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006450:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006452:	2300      	movs	r3, #0
 8006454:	61fb      	str	r3, [r7, #28]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	695b      	ldr	r3, [r3, #20]
 800645c:	61fb      	str	r3, [r7, #28]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	699b      	ldr	r3, [r3, #24]
 8006464:	61fb      	str	r3, [r7, #28]
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	e0a1      	b.n	80065ae <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006478:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800647a:	2300      	movs	r3, #0
 800647c:	61bb      	str	r3, [r7, #24]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	695b      	ldr	r3, [r3, #20]
 8006484:	61bb      	str	r3, [r7, #24]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	699b      	ldr	r3, [r3, #24]
 800648c:	61bb      	str	r3, [r7, #24]
 800648e:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800649e:	601a      	str	r2, [r3, #0]
 80064a0:	e085      	b.n	80065ae <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d14d      	bne.n	8006548 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80064ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ae:	2b04      	cmp	r3, #4
 80064b0:	d016      	beq.n	80064e0 <I2C_Master_ADDR+0x228>
 80064b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b4:	2b02      	cmp	r3, #2
 80064b6:	d013      	beq.n	80064e0 <I2C_Master_ADDR+0x228>
 80064b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ba:	2b10      	cmp	r3, #16
 80064bc:	d010      	beq.n	80064e0 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	681a      	ldr	r2, [r3, #0]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80064cc:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681a      	ldr	r2, [r3, #0]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80064dc:	601a      	str	r2, [r3, #0]
 80064de:	e007      	b.n	80064f0 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80064ee:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064fe:	d117      	bne.n	8006530 <I2C_Master_ADDR+0x278>
 8006500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006502:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006506:	d00b      	beq.n	8006520 <I2C_Master_ADDR+0x268>
 8006508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650a:	2b01      	cmp	r3, #1
 800650c:	d008      	beq.n	8006520 <I2C_Master_ADDR+0x268>
 800650e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006510:	2b08      	cmp	r3, #8
 8006512:	d005      	beq.n	8006520 <I2C_Master_ADDR+0x268>
 8006514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006516:	2b10      	cmp	r3, #16
 8006518:	d002      	beq.n	8006520 <I2C_Master_ADDR+0x268>
 800651a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800651c:	2b20      	cmp	r3, #32
 800651e:	d107      	bne.n	8006530 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800652e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006530:	2300      	movs	r3, #0
 8006532:	617b      	str	r3, [r7, #20]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	617b      	str	r3, [r7, #20]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	699b      	ldr	r3, [r3, #24]
 8006542:	617b      	str	r3, [r7, #20]
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	e032      	b.n	80065ae <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006556:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006562:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006566:	d117      	bne.n	8006598 <I2C_Master_ADDR+0x2e0>
 8006568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800656e:	d00b      	beq.n	8006588 <I2C_Master_ADDR+0x2d0>
 8006570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006572:	2b01      	cmp	r3, #1
 8006574:	d008      	beq.n	8006588 <I2C_Master_ADDR+0x2d0>
 8006576:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006578:	2b08      	cmp	r3, #8
 800657a:	d005      	beq.n	8006588 <I2C_Master_ADDR+0x2d0>
 800657c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800657e:	2b10      	cmp	r3, #16
 8006580:	d002      	beq.n	8006588 <I2C_Master_ADDR+0x2d0>
 8006582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006584:	2b20      	cmp	r3, #32
 8006586:	d107      	bne.n	8006598 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	685a      	ldr	r2, [r3, #4]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006596:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006598:	2300      	movs	r3, #0
 800659a:	613b      	str	r3, [r7, #16]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	613b      	str	r3, [r7, #16]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	613b      	str	r3, [r7, #16]
 80065ac:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80065b4:	e00b      	b.n	80065ce <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065b6:	2300      	movs	r3, #0
 80065b8:	60fb      	str	r3, [r7, #12]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	60fb      	str	r3, [r7, #12]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	60fb      	str	r3, [r7, #12]
 80065ca:	68fb      	ldr	r3, [r7, #12]
}
 80065cc:	e7ff      	b.n	80065ce <I2C_Master_ADDR+0x316>
 80065ce:	bf00      	nop
 80065d0:	3744      	adds	r7, #68	@ 0x44
 80065d2:	46bd      	mov	sp, r7
 80065d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d8:	4770      	bx	lr

080065da <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b084      	sub	sp, #16
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065e8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d02b      	beq.n	800664c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065f8:	781a      	ldrb	r2, [r3, #0]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006604:	1c5a      	adds	r2, r3, #1
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800660e:	b29b      	uxth	r3, r3
 8006610:	3b01      	subs	r3, #1
 8006612:	b29a      	uxth	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800661c:	b29b      	uxth	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	d114      	bne.n	800664c <I2C_SlaveTransmit_TXE+0x72>
 8006622:	7bfb      	ldrb	r3, [r7, #15]
 8006624:	2b29      	cmp	r3, #41	@ 0x29
 8006626:	d111      	bne.n	800664c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	685a      	ldr	r2, [r3, #4]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006636:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2221      	movs	r2, #33	@ 0x21
 800663c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2228      	movs	r2, #40	@ 0x28
 8006642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f7ff f9cf 	bl	80059ea <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800664c:	bf00      	nop
 800664e:	3710      	adds	r7, #16
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006660:	b29b      	uxth	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d011      	beq.n	800668a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666a:	781a      	ldrb	r2, [r3, #0]
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006676:	1c5a      	adds	r2, r3, #1
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006680:	b29b      	uxth	r3, r3
 8006682:	3b01      	subs	r3, #1
 8006684:	b29a      	uxth	r2, r3
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800668a:	bf00      	nop
 800668c:	370c      	adds	r7, #12
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b084      	sub	sp, #16
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066a4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d02c      	beq.n	800670a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	691a      	ldr	r2, [r3, #16]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	b2d2      	uxtb	r2, r2
 80066bc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066c2:	1c5a      	adds	r2, r3, #1
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	3b01      	subs	r3, #1
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066da:	b29b      	uxth	r3, r3
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d114      	bne.n	800670a <I2C_SlaveReceive_RXNE+0x74>
 80066e0:	7bfb      	ldrb	r3, [r7, #15]
 80066e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80066e4:	d111      	bne.n	800670a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	685a      	ldr	r2, [r3, #4]
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066f4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2222      	movs	r2, #34	@ 0x22
 80066fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2228      	movs	r2, #40	@ 0x28
 8006700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f7ff f97a 	bl	80059fe <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800670a:	bf00      	nop
 800670c:	3710      	adds	r7, #16
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006712:	b480      	push	{r7}
 8006714:	b083      	sub	sp, #12
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800671e:	b29b      	uxth	r3, r3
 8006720:	2b00      	cmp	r3, #0
 8006722:	d012      	beq.n	800674a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	691a      	ldr	r2, [r3, #16]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672e:	b2d2      	uxtb	r2, r2
 8006730:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006736:	1c5a      	adds	r2, r3, #1
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006740:	b29b      	uxth	r3, r3
 8006742:	3b01      	subs	r3, #1
 8006744:	b29a      	uxth	r2, r3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800674a:	bf00      	nop
 800674c:	370c      	adds	r7, #12
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b084      	sub	sp, #16
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
 800675e:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006760:	2300      	movs	r3, #0
 8006762:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800676a:	b2db      	uxtb	r3, r3
 800676c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006770:	2b28      	cmp	r3, #40	@ 0x28
 8006772:	d127      	bne.n	80067c4 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	685a      	ldr	r2, [r3, #4]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006782:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	089b      	lsrs	r3, r3, #2
 8006788:	f003 0301 	and.w	r3, r3, #1
 800678c:	2b00      	cmp	r3, #0
 800678e:	d101      	bne.n	8006794 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006790:	2301      	movs	r3, #1
 8006792:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	09db      	lsrs	r3, r3, #7
 8006798:	f003 0301 	and.w	r3, r3, #1
 800679c:	2b00      	cmp	r3, #0
 800679e:	d103      	bne.n	80067a8 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	68db      	ldr	r3, [r3, #12]
 80067a4:	81bb      	strh	r3, [r7, #12]
 80067a6:	e002      	b.n	80067ae <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2200      	movs	r2, #0
 80067b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80067b6:	89ba      	ldrh	r2, [r7, #12]
 80067b8:	7bfb      	ldrb	r3, [r7, #15]
 80067ba:	4619      	mov	r1, r3
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f7ff f928 	bl	8005a12 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80067c2:	e00e      	b.n	80067e2 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067c4:	2300      	movs	r3, #0
 80067c6:	60bb      	str	r3, [r7, #8]
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	695b      	ldr	r3, [r3, #20]
 80067ce:	60bb      	str	r3, [r7, #8]
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	699b      	ldr	r3, [r3, #24]
 80067d6:	60bb      	str	r3, [r7, #8]
 80067d8:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80067e2:	bf00      	nop
 80067e4:	3710      	adds	r7, #16
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}
	...

080067ec <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067fa:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800680a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800680c:	2300      	movs	r3, #0
 800680e:	60bb      	str	r3, [r7, #8]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	60bb      	str	r3, [r7, #8]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f042 0201 	orr.w	r2, r2, #1
 8006826:	601a      	str	r2, [r3, #0]
 8006828:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006838:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006844:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006848:	d172      	bne.n	8006930 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800684a:	7bfb      	ldrb	r3, [r7, #15]
 800684c:	2b22      	cmp	r3, #34	@ 0x22
 800684e:	d002      	beq.n	8006856 <I2C_Slave_STOPF+0x6a>
 8006850:	7bfb      	ldrb	r3, [r7, #15]
 8006852:	2b2a      	cmp	r3, #42	@ 0x2a
 8006854:	d135      	bne.n	80068c2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	b29a      	uxth	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006868:	b29b      	uxth	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d005      	beq.n	800687a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006872:	f043 0204 	orr.w	r2, r3, #4
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	685a      	ldr	r2, [r3, #4]
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006888:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800688e:	4618      	mov	r0, r3
 8006890:	f7fe f980 	bl	8004b94 <HAL_DMA_GetState>
 8006894:	4603      	mov	r3, r0
 8006896:	2b01      	cmp	r3, #1
 8006898:	d049      	beq.n	800692e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800689e:	4a69      	ldr	r2, [pc, #420]	@ (8006a44 <I2C_Slave_STOPF+0x258>)
 80068a0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7fd ffc8 	bl	800483c <HAL_DMA_Abort_IT>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d03d      	beq.n	800692e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80068bc:	4610      	mov	r0, r2
 80068be:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80068c0:	e035      	b.n	800692e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	b29a      	uxth	r2, r3
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d005      	beq.n	80068e6 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068de:	f043 0204 	orr.w	r2, r3, #4
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685a      	ldr	r2, [r3, #4]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068f4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068fa:	4618      	mov	r0, r3
 80068fc:	f7fe f94a 	bl	8004b94 <HAL_DMA_GetState>
 8006900:	4603      	mov	r3, r0
 8006902:	2b01      	cmp	r3, #1
 8006904:	d014      	beq.n	8006930 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800690a:	4a4e      	ldr	r2, [pc, #312]	@ (8006a44 <I2C_Slave_STOPF+0x258>)
 800690c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006912:	4618      	mov	r0, r3
 8006914:	f7fd ff92 	bl	800483c <HAL_DMA_Abort_IT>
 8006918:	4603      	mov	r3, r0
 800691a:	2b00      	cmp	r3, #0
 800691c:	d008      	beq.n	8006930 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006928:	4610      	mov	r0, r2
 800692a:	4798      	blx	r3
 800692c:	e000      	b.n	8006930 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800692e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006934:	b29b      	uxth	r3, r3
 8006936:	2b00      	cmp	r3, #0
 8006938:	d03e      	beq.n	80069b8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	f003 0304 	and.w	r3, r3, #4
 8006944:	2b04      	cmp	r3, #4
 8006946:	d112      	bne.n	800696e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	691a      	ldr	r2, [r3, #16]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006952:	b2d2      	uxtb	r2, r2
 8006954:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695a:	1c5a      	adds	r2, r3, #1
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006964:	b29b      	uxth	r3, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	695b      	ldr	r3, [r3, #20]
 8006974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006978:	2b40      	cmp	r3, #64	@ 0x40
 800697a:	d112      	bne.n	80069a2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	691a      	ldr	r2, [r3, #16]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006986:	b2d2      	uxtb	r2, r2
 8006988:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800698e:	1c5a      	adds	r2, r3, #1
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006998:	b29b      	uxth	r3, r3
 800699a:	3b01      	subs	r3, #1
 800699c:	b29a      	uxth	r2, r3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d005      	beq.n	80069b8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b0:	f043 0204 	orr.w	r2, r3, #4
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 f843 	bl	8006a4c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80069c6:	e039      	b.n	8006a3c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80069c8:	7bfb      	ldrb	r3, [r7, #15]
 80069ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80069cc:	d109      	bne.n	80069e2 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2228      	movs	r2, #40	@ 0x28
 80069d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f7ff f80e 	bl	80059fe <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069e8:	b2db      	uxtb	r3, r3
 80069ea:	2b28      	cmp	r3, #40	@ 0x28
 80069ec:	d111      	bne.n	8006a12 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	4a15      	ldr	r2, [pc, #84]	@ (8006a48 <I2C_Slave_STOPF+0x25c>)
 80069f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f7ff f80f 	bl	8005a2e <HAL_I2C_ListenCpltCallback>
}
 8006a10:	e014      	b.n	8006a3c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a16:	2b22      	cmp	r3, #34	@ 0x22
 8006a18:	d002      	beq.n	8006a20 <I2C_Slave_STOPF+0x234>
 8006a1a:	7bfb      	ldrb	r3, [r7, #15]
 8006a1c:	2b22      	cmp	r3, #34	@ 0x22
 8006a1e:	d10d      	bne.n	8006a3c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2220      	movs	r2, #32
 8006a2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7fe ffe1 	bl	80059fe <HAL_I2C_SlaveRxCpltCallback>
}
 8006a3c:	bf00      	nop
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	08006db5 	.word	0x08006db5
 8006a48:	ffff0000 	.word	0xffff0000

08006a4c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a5a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a62:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006a64:	7bbb      	ldrb	r3, [r7, #14]
 8006a66:	2b10      	cmp	r3, #16
 8006a68:	d002      	beq.n	8006a70 <I2C_ITError+0x24>
 8006a6a:	7bbb      	ldrb	r3, [r7, #14]
 8006a6c:	2b40      	cmp	r3, #64	@ 0x40
 8006a6e:	d10a      	bne.n	8006a86 <I2C_ITError+0x3a>
 8006a70:	7bfb      	ldrb	r3, [r7, #15]
 8006a72:	2b22      	cmp	r3, #34	@ 0x22
 8006a74:	d107      	bne.n	8006a86 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a84:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a86:	7bfb      	ldrb	r3, [r7, #15]
 8006a88:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006a8c:	2b28      	cmp	r3, #40	@ 0x28
 8006a8e:	d107      	bne.n	8006aa0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2200      	movs	r2, #0
 8006a94:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2228      	movs	r2, #40	@ 0x28
 8006a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006a9e:	e015      	b.n	8006acc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006aaa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006aae:	d00a      	beq.n	8006ac6 <I2C_ITError+0x7a>
 8006ab0:	7bfb      	ldrb	r3, [r7, #15]
 8006ab2:	2b60      	cmp	r3, #96	@ 0x60
 8006ab4:	d007      	beq.n	8006ac6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ad6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ada:	d162      	bne.n	8006ba2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685a      	ldr	r2, [r3, #4]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006aea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006af0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d020      	beq.n	8006b3c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006afe:	4a6a      	ldr	r2, [pc, #424]	@ (8006ca8 <I2C_ITError+0x25c>)
 8006b00:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7fd fe98 	bl	800483c <HAL_DMA_Abort_IT>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	f000 8089 	beq.w	8006c26 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f022 0201 	bic.w	r2, r2, #1
 8006b22:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2220      	movs	r2, #32
 8006b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b36:	4610      	mov	r0, r2
 8006b38:	4798      	blx	r3
 8006b3a:	e074      	b.n	8006c26 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b40:	4a59      	ldr	r2, [pc, #356]	@ (8006ca8 <I2C_ITError+0x25c>)
 8006b42:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b48:	4618      	mov	r0, r3
 8006b4a:	f7fd fe77 	bl	800483c <HAL_DMA_Abort_IT>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d068      	beq.n	8006c26 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	695b      	ldr	r3, [r3, #20]
 8006b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b5e:	2b40      	cmp	r3, #64	@ 0x40
 8006b60:	d10b      	bne.n	8006b7a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	691a      	ldr	r2, [r3, #16]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6c:	b2d2      	uxtb	r2, r2
 8006b6e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b74:	1c5a      	adds	r2, r3, #1
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f022 0201 	bic.w	r2, r2, #1
 8006b88:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006b9c:	4610      	mov	r0, r2
 8006b9e:	4798      	blx	r3
 8006ba0:	e041      	b.n	8006c26 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b60      	cmp	r3, #96	@ 0x60
 8006bac:	d125      	bne.n	8006bfa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2220      	movs	r2, #32
 8006bb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	695b      	ldr	r3, [r3, #20]
 8006bc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bc6:	2b40      	cmp	r3, #64	@ 0x40
 8006bc8:	d10b      	bne.n	8006be2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	691a      	ldr	r2, [r3, #16]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd4:	b2d2      	uxtb	r2, r2
 8006bd6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bdc:	1c5a      	adds	r2, r3, #1
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f022 0201 	bic.w	r2, r2, #1
 8006bf0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7fe ff43 	bl	8005a7e <HAL_I2C_AbortCpltCallback>
 8006bf8:	e015      	b.n	8006c26 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	695b      	ldr	r3, [r3, #20]
 8006c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c04:	2b40      	cmp	r3, #64	@ 0x40
 8006c06:	d10b      	bne.n	8006c20 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	691a      	ldr	r2, [r3, #16]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c12:	b2d2      	uxtb	r2, r2
 8006c14:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c1a:	1c5a      	adds	r2, r3, #1
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f7fe ff22 	bl	8005a6a <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c2a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	f003 0301 	and.w	r3, r3, #1
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d10e      	bne.n	8006c54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d109      	bne.n	8006c54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d104      	bne.n	8006c54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d007      	beq.n	8006c64 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685a      	ldr	r2, [r3, #4]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006c62:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c6a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c70:	f003 0304 	and.w	r3, r3, #4
 8006c74:	2b04      	cmp	r3, #4
 8006c76:	d113      	bne.n	8006ca0 <I2C_ITError+0x254>
 8006c78:	7bfb      	ldrb	r3, [r7, #15]
 8006c7a:	2b28      	cmp	r3, #40	@ 0x28
 8006c7c:	d110      	bne.n	8006ca0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	4a0a      	ldr	r2, [pc, #40]	@ (8006cac <I2C_ITError+0x260>)
 8006c82:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f7fe fec7 	bl	8005a2e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006ca0:	bf00      	nop
 8006ca2:	3710      	adds	r7, #16
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	08006db5 	.word	0x08006db5
 8006cac:	ffff0000 	.word	0xffff0000

08006cb0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b088      	sub	sp, #32
 8006cb4:	af02      	add	r7, sp, #8
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	607a      	str	r2, [r7, #4]
 8006cba:	603b      	str	r3, [r7, #0]
 8006cbc:	460b      	mov	r3, r1
 8006cbe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	2b08      	cmp	r3, #8
 8006cca:	d006      	beq.n	8006cda <I2C_MasterRequestWrite+0x2a>
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d003      	beq.n	8006cda <I2C_MasterRequestWrite+0x2a>
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006cd8:	d108      	bne.n	8006cec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ce8:	601a      	str	r2, [r3, #0]
 8006cea:	e00b      	b.n	8006d04 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cf0:	2b12      	cmp	r3, #18
 8006cf2:	d107      	bne.n	8006d04 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006d02:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	9300      	str	r3, [sp, #0]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006d10:	68f8      	ldr	r0, [r7, #12]
 8006d12:	f000 f8f7 	bl	8006f04 <I2C_WaitOnFlagUntilTimeout>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d00d      	beq.n	8006d38 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d2a:	d103      	bne.n	8006d34 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d32:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d34:	2303      	movs	r3, #3
 8006d36:	e035      	b.n	8006da4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d40:	d108      	bne.n	8006d54 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d42:	897b      	ldrh	r3, [r7, #10]
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	461a      	mov	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d50:	611a      	str	r2, [r3, #16]
 8006d52:	e01b      	b.n	8006d8c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006d54:	897b      	ldrh	r3, [r7, #10]
 8006d56:	11db      	asrs	r3, r3, #7
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	f003 0306 	and.w	r3, r3, #6
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	f063 030f 	orn	r3, r3, #15
 8006d64:	b2da      	uxtb	r2, r3
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	490e      	ldr	r1, [pc, #56]	@ (8006dac <I2C_MasterRequestWrite+0xfc>)
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 f940 	bl	8006ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d001      	beq.n	8006d82 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e010      	b.n	8006da4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006d82:	897b      	ldrh	r3, [r7, #10]
 8006d84:	b2da      	uxtb	r2, r3
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	4907      	ldr	r1, [pc, #28]	@ (8006db0 <I2C_MasterRequestWrite+0x100>)
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f000 f930 	bl	8006ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d001      	beq.n	8006da2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	e000      	b.n	8006da4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006da2:	2300      	movs	r3, #0
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3718      	adds	r7, #24
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	00010008 	.word	0x00010008
 8006db0:	00010002 	.word	0x00010002

08006db4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dc4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006dcc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006dce:	4b4b      	ldr	r3, [pc, #300]	@ (8006efc <I2C_DMAAbort+0x148>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	08db      	lsrs	r3, r3, #3
 8006dd4:	4a4a      	ldr	r2, [pc, #296]	@ (8006f00 <I2C_DMAAbort+0x14c>)
 8006dd6:	fba2 2303 	umull	r2, r3, r2, r3
 8006dda:	0a1a      	lsrs	r2, r3, #8
 8006ddc:	4613      	mov	r3, r2
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	4413      	add	r3, r2
 8006de2:	00da      	lsls	r2, r3, #3
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d106      	bne.n	8006dfc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df2:	f043 0220 	orr.w	r2, r3, #32
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006dfa:	e00a      	b.n	8006e12 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006e10:	d0ea      	beq.n	8006de8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d003      	beq.n	8006e22 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e1e:	2200      	movs	r2, #0
 8006e20:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d003      	beq.n	8006e32 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006e2a:	697b      	ldr	r3, [r7, #20]
 8006e2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e2e:	2200      	movs	r2, #0
 8006e30:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	697b      	ldr	r3, [r7, #20]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e40:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	2200      	movs	r2, #0
 8006e46:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006e48:	697b      	ldr	r3, [r7, #20]
 8006e4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d003      	beq.n	8006e58 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e54:	2200      	movs	r2, #0
 8006e56:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d003      	beq.n	8006e68 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006e60:	697b      	ldr	r3, [r7, #20]
 8006e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e64:	2200      	movs	r2, #0
 8006e66:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006e68:	697b      	ldr	r3, [r7, #20]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	681a      	ldr	r2, [r3, #0]
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f022 0201 	bic.w	r2, r2, #1
 8006e76:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	2b60      	cmp	r3, #96	@ 0x60
 8006e82:	d10e      	bne.n	8006ea2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	2220      	movs	r2, #32
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006e8c:	697b      	ldr	r3, [r7, #20]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	2200      	movs	r2, #0
 8006e98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006e9a:	6978      	ldr	r0, [r7, #20]
 8006e9c:	f7fe fdef 	bl	8005a7e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006ea0:	e027      	b.n	8006ef2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006ea2:	7cfb      	ldrb	r3, [r7, #19]
 8006ea4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006ea8:	2b28      	cmp	r3, #40	@ 0x28
 8006eaa:	d117      	bne.n	8006edc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f042 0201 	orr.w	r2, r2, #1
 8006eba:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006eca:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2228      	movs	r2, #40	@ 0x28
 8006ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006eda:	e007      	b.n	8006eec <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	2220      	movs	r2, #32
 8006ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006eec:	6978      	ldr	r0, [r7, #20]
 8006eee:	f7fe fdbc 	bl	8005a6a <HAL_I2C_ErrorCallback>
}
 8006ef2:	bf00      	nop
 8006ef4:	3718      	adds	r7, #24
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
 8006efa:	bf00      	nop
 8006efc:	2000002c 	.word	0x2000002c
 8006f00:	14f8b589 	.word	0x14f8b589

08006f04 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	60f8      	str	r0, [r7, #12]
 8006f0c:	60b9      	str	r1, [r7, #8]
 8006f0e:	603b      	str	r3, [r7, #0]
 8006f10:	4613      	mov	r3, r2
 8006f12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f14:	e048      	b.n	8006fa8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1c:	d044      	beq.n	8006fa8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f1e:	f7fd f9d5 	bl	80042cc <HAL_GetTick>
 8006f22:	4602      	mov	r2, r0
 8006f24:	69bb      	ldr	r3, [r7, #24]
 8006f26:	1ad3      	subs	r3, r2, r3
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d302      	bcc.n	8006f34 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d139      	bne.n	8006fa8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	0c1b      	lsrs	r3, r3, #16
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d10d      	bne.n	8006f5a <I2C_WaitOnFlagUntilTimeout+0x56>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	695b      	ldr	r3, [r3, #20]
 8006f44:	43da      	mvns	r2, r3
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	4013      	ands	r3, r2
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	bf0c      	ite	eq
 8006f50:	2301      	moveq	r3, #1
 8006f52:	2300      	movne	r3, #0
 8006f54:	b2db      	uxtb	r3, r3
 8006f56:	461a      	mov	r2, r3
 8006f58:	e00c      	b.n	8006f74 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	43da      	mvns	r2, r3
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	4013      	ands	r3, r2
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	bf0c      	ite	eq
 8006f6c:	2301      	moveq	r3, #1
 8006f6e:	2300      	movne	r3, #0
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	461a      	mov	r2, r3
 8006f74:	79fb      	ldrb	r3, [r7, #7]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d116      	bne.n	8006fa8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2220      	movs	r2, #32
 8006f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f94:	f043 0220 	orr.w	r2, r3, #32
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e023      	b.n	8006ff0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	0c1b      	lsrs	r3, r3, #16
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	d10d      	bne.n	8006fce <I2C_WaitOnFlagUntilTimeout+0xca>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	695b      	ldr	r3, [r3, #20]
 8006fb8:	43da      	mvns	r2, r3
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	bf0c      	ite	eq
 8006fc4:	2301      	moveq	r3, #1
 8006fc6:	2300      	movne	r3, #0
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	461a      	mov	r2, r3
 8006fcc:	e00c      	b.n	8006fe8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	699b      	ldr	r3, [r3, #24]
 8006fd4:	43da      	mvns	r2, r3
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	4013      	ands	r3, r2
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	bf0c      	ite	eq
 8006fe0:	2301      	moveq	r3, #1
 8006fe2:	2300      	movne	r3, #0
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	79fb      	ldrb	r3, [r7, #7]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d093      	beq.n	8006f16 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
 8007004:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007006:	e071      	b.n	80070ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007016:	d123      	bne.n	8007060 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007026:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007030:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2200      	movs	r2, #0
 8007036:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2220      	movs	r2, #32
 800703c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2200      	movs	r2, #0
 8007044:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800704c:	f043 0204 	orr.w	r2, r3, #4
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2200      	movs	r2, #0
 8007058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800705c:	2301      	movs	r3, #1
 800705e:	e067      	b.n	8007130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007066:	d041      	beq.n	80070ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007068:	f7fd f930 	bl	80042cc <HAL_GetTick>
 800706c:	4602      	mov	r2, r0
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	687a      	ldr	r2, [r7, #4]
 8007074:	429a      	cmp	r2, r3
 8007076:	d302      	bcc.n	800707e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d136      	bne.n	80070ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	0c1b      	lsrs	r3, r3, #16
 8007082:	b2db      	uxtb	r3, r3
 8007084:	2b01      	cmp	r3, #1
 8007086:	d10c      	bne.n	80070a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	695b      	ldr	r3, [r3, #20]
 800708e:	43da      	mvns	r2, r3
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	4013      	ands	r3, r2
 8007094:	b29b      	uxth	r3, r3
 8007096:	2b00      	cmp	r3, #0
 8007098:	bf14      	ite	ne
 800709a:	2301      	movne	r3, #1
 800709c:	2300      	moveq	r3, #0
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	e00b      	b.n	80070ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	43da      	mvns	r2, r3
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	4013      	ands	r3, r2
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	bf14      	ite	ne
 80070b4:	2301      	movne	r3, #1
 80070b6:	2300      	moveq	r3, #0
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d016      	beq.n	80070ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	2200      	movs	r2, #0
 80070c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070d8:	f043 0220 	orr.w	r2, r3, #32
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e021      	b.n	8007130 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	0c1b      	lsrs	r3, r3, #16
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d10c      	bne.n	8007110 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	695b      	ldr	r3, [r3, #20]
 80070fc:	43da      	mvns	r2, r3
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	4013      	ands	r3, r2
 8007102:	b29b      	uxth	r3, r3
 8007104:	2b00      	cmp	r3, #0
 8007106:	bf14      	ite	ne
 8007108:	2301      	movne	r3, #1
 800710a:	2300      	moveq	r3, #0
 800710c:	b2db      	uxtb	r3, r3
 800710e:	e00b      	b.n	8007128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	699b      	ldr	r3, [r3, #24]
 8007116:	43da      	mvns	r2, r3
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	4013      	ands	r3, r2
 800711c:	b29b      	uxth	r3, r3
 800711e:	2b00      	cmp	r3, #0
 8007120:	bf14      	ite	ne
 8007122:	2301      	movne	r3, #1
 8007124:	2300      	moveq	r3, #0
 8007126:	b2db      	uxtb	r3, r3
 8007128:	2b00      	cmp	r3, #0
 800712a:	f47f af6d 	bne.w	8007008 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b084      	sub	sp, #16
 800713c:	af00      	add	r7, sp, #0
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007144:	e034      	b.n	80071b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007146:	68f8      	ldr	r0, [r7, #12]
 8007148:	f000 f8b8 	bl	80072bc <I2C_IsAcknowledgeFailed>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d001      	beq.n	8007156 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	e034      	b.n	80071c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800715c:	d028      	beq.n	80071b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800715e:	f7fd f8b5 	bl	80042cc <HAL_GetTick>
 8007162:	4602      	mov	r2, r0
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	1ad3      	subs	r3, r2, r3
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	429a      	cmp	r2, r3
 800716c:	d302      	bcc.n	8007174 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d11d      	bne.n	80071b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	695b      	ldr	r3, [r3, #20]
 800717a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800717e:	2b80      	cmp	r3, #128	@ 0x80
 8007180:	d016      	beq.n	80071b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2200      	movs	r2, #0
 8007186:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2220      	movs	r2, #32
 800718c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719c:	f043 0220 	orr.w	r2, r3, #32
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80071ac:	2301      	movs	r3, #1
 80071ae:	e007      	b.n	80071c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ba:	2b80      	cmp	r3, #128	@ 0x80
 80071bc:	d1c3      	bne.n	8007146 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80071d4:	e034      	b.n	8007240 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 f870 	bl	80072bc <I2C_IsAcknowledgeFailed>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d001      	beq.n	80071e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e034      	b.n	8007250 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ec:	d028      	beq.n	8007240 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071ee:	f7fd f86d 	bl	80042cc <HAL_GetTick>
 80071f2:	4602      	mov	r2, r0
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	1ad3      	subs	r3, r2, r3
 80071f8:	68ba      	ldr	r2, [r7, #8]
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d302      	bcc.n	8007204 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d11d      	bne.n	8007240 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	695b      	ldr	r3, [r3, #20]
 800720a:	f003 0304 	and.w	r3, r3, #4
 800720e:	2b04      	cmp	r3, #4
 8007210:	d016      	beq.n	8007240 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2200      	movs	r2, #0
 8007216:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2220      	movs	r2, #32
 800721c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800722c:	f043 0220 	orr.w	r2, r3, #32
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2200      	movs	r2, #0
 8007238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e007      	b.n	8007250 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	695b      	ldr	r3, [r3, #20]
 8007246:	f003 0304 	and.w	r3, r3, #4
 800724a:	2b04      	cmp	r3, #4
 800724c:	d1c3      	bne.n	80071d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800724e:	2300      	movs	r3, #0
}
 8007250:	4618      	mov	r0, r3
 8007252:	3710      	adds	r7, #16
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007258:	b480      	push	{r7}
 800725a:	b085      	sub	sp, #20
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007260:	2300      	movs	r3, #0
 8007262:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007264:	4b13      	ldr	r3, [pc, #76]	@ (80072b4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	08db      	lsrs	r3, r3, #3
 800726a:	4a13      	ldr	r2, [pc, #76]	@ (80072b8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800726c:	fba2 2303 	umull	r2, r3, r2, r3
 8007270:	0a1a      	lsrs	r2, r3, #8
 8007272:	4613      	mov	r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	4413      	add	r3, r2
 8007278:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	3b01      	subs	r3, #1
 800727e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d107      	bne.n	8007296 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728a:	f043 0220 	orr.w	r2, r3, #32
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	e008      	b.n	80072a8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072a4:	d0e9      	beq.n	800727a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80072a6:	2300      	movs	r3, #0
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3714      	adds	r7, #20
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr
 80072b4:	2000002c 	.word	0x2000002c
 80072b8:	14f8b589 	.word	0x14f8b589

080072bc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80072bc:	b480      	push	{r7}
 80072be:	b083      	sub	sp, #12
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072d2:	d11b      	bne.n	800730c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80072dc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2220      	movs	r2, #32
 80072e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072f8:	f043 0204 	orr.w	r2, r3, #4
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2200      	movs	r2, #0
 8007304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e000      	b.n	800730e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	370c      	adds	r7, #12
 8007312:	46bd      	mov	sp, r7
 8007314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007318:	4770      	bx	lr

0800731a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800731a:	b480      	push	{r7}
 800731c:	b083      	sub	sp, #12
 800731e:	af00      	add	r7, sp, #0
 8007320:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007326:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800732a:	d103      	bne.n	8007334 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007332:	e007      	b.n	8007344 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007338:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800733c:	d102      	bne.n	8007344 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2208      	movs	r2, #8
 8007342:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d101      	bne.n	8007362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e267      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	2b00      	cmp	r3, #0
 800736c:	d075      	beq.n	800745a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800736e:	4b88      	ldr	r3, [pc, #544]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f003 030c 	and.w	r3, r3, #12
 8007376:	2b04      	cmp	r3, #4
 8007378:	d00c      	beq.n	8007394 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800737a:	4b85      	ldr	r3, [pc, #532]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007382:	2b08      	cmp	r3, #8
 8007384:	d112      	bne.n	80073ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007386:	4b82      	ldr	r3, [pc, #520]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800738e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007392:	d10b      	bne.n	80073ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007394:	4b7e      	ldr	r3, [pc, #504]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800739c:	2b00      	cmp	r3, #0
 800739e:	d05b      	beq.n	8007458 <HAL_RCC_OscConfig+0x108>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d157      	bne.n	8007458 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e242      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073b4:	d106      	bne.n	80073c4 <HAL_RCC_OscConfig+0x74>
 80073b6:	4b76      	ldr	r3, [pc, #472]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a75      	ldr	r2, [pc, #468]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073c0:	6013      	str	r3, [r2, #0]
 80073c2:	e01d      	b.n	8007400 <HAL_RCC_OscConfig+0xb0>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	685b      	ldr	r3, [r3, #4]
 80073c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80073cc:	d10c      	bne.n	80073e8 <HAL_RCC_OscConfig+0x98>
 80073ce:	4b70      	ldr	r3, [pc, #448]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a6f      	ldr	r2, [pc, #444]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	4b6d      	ldr	r3, [pc, #436]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a6c      	ldr	r2, [pc, #432]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073e4:	6013      	str	r3, [r2, #0]
 80073e6:	e00b      	b.n	8007400 <HAL_RCC_OscConfig+0xb0>
 80073e8:	4b69      	ldr	r3, [pc, #420]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a68      	ldr	r2, [pc, #416]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073f2:	6013      	str	r3, [r2, #0]
 80073f4:	4b66      	ldr	r3, [pc, #408]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a65      	ldr	r2, [pc, #404]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80073fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80073fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d013      	beq.n	8007430 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007408:	f7fc ff60 	bl	80042cc <HAL_GetTick>
 800740c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800740e:	e008      	b.n	8007422 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007410:	f7fc ff5c 	bl	80042cc <HAL_GetTick>
 8007414:	4602      	mov	r2, r0
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	2b64      	cmp	r3, #100	@ 0x64
 800741c:	d901      	bls.n	8007422 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e207      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007422:	4b5b      	ldr	r3, [pc, #364]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d0f0      	beq.n	8007410 <HAL_RCC_OscConfig+0xc0>
 800742e:	e014      	b.n	800745a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007430:	f7fc ff4c 	bl	80042cc <HAL_GetTick>
 8007434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007436:	e008      	b.n	800744a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007438:	f7fc ff48 	bl	80042cc <HAL_GetTick>
 800743c:	4602      	mov	r2, r0
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	1ad3      	subs	r3, r2, r3
 8007442:	2b64      	cmp	r3, #100	@ 0x64
 8007444:	d901      	bls.n	800744a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007446:	2303      	movs	r3, #3
 8007448:	e1f3      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800744a:	4b51      	ldr	r3, [pc, #324]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007452:	2b00      	cmp	r3, #0
 8007454:	d1f0      	bne.n	8007438 <HAL_RCC_OscConfig+0xe8>
 8007456:	e000      	b.n	800745a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007458:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	2b00      	cmp	r3, #0
 8007464:	d063      	beq.n	800752e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007466:	4b4a      	ldr	r3, [pc, #296]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	f003 030c 	and.w	r3, r3, #12
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00b      	beq.n	800748a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007472:	4b47      	ldr	r3, [pc, #284]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800747a:	2b08      	cmp	r3, #8
 800747c:	d11c      	bne.n	80074b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800747e:	4b44      	ldr	r3, [pc, #272]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d116      	bne.n	80074b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800748a:	4b41      	ldr	r3, [pc, #260]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f003 0302 	and.w	r3, r3, #2
 8007492:	2b00      	cmp	r3, #0
 8007494:	d005      	beq.n	80074a2 <HAL_RCC_OscConfig+0x152>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	2b01      	cmp	r3, #1
 800749c:	d001      	beq.n	80074a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e1c7      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074a2:	4b3b      	ldr	r3, [pc, #236]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	691b      	ldr	r3, [r3, #16]
 80074ae:	00db      	lsls	r3, r3, #3
 80074b0:	4937      	ldr	r1, [pc, #220]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80074b2:	4313      	orrs	r3, r2
 80074b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074b6:	e03a      	b.n	800752e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d020      	beq.n	8007502 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074c0:	4b34      	ldr	r3, [pc, #208]	@ (8007594 <HAL_RCC_OscConfig+0x244>)
 80074c2:	2201      	movs	r2, #1
 80074c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c6:	f7fc ff01 	bl	80042cc <HAL_GetTick>
 80074ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074cc:	e008      	b.n	80074e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074ce:	f7fc fefd 	bl	80042cc <HAL_GetTick>
 80074d2:	4602      	mov	r2, r0
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	1ad3      	subs	r3, r2, r3
 80074d8:	2b02      	cmp	r3, #2
 80074da:	d901      	bls.n	80074e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80074dc:	2303      	movs	r3, #3
 80074de:	e1a8      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074e0:	4b2b      	ldr	r3, [pc, #172]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 0302 	and.w	r3, r3, #2
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d0f0      	beq.n	80074ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074ec:	4b28      	ldr	r3, [pc, #160]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	691b      	ldr	r3, [r3, #16]
 80074f8:	00db      	lsls	r3, r3, #3
 80074fa:	4925      	ldr	r1, [pc, #148]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 80074fc:	4313      	orrs	r3, r2
 80074fe:	600b      	str	r3, [r1, #0]
 8007500:	e015      	b.n	800752e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007502:	4b24      	ldr	r3, [pc, #144]	@ (8007594 <HAL_RCC_OscConfig+0x244>)
 8007504:	2200      	movs	r2, #0
 8007506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007508:	f7fc fee0 	bl	80042cc <HAL_GetTick>
 800750c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800750e:	e008      	b.n	8007522 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007510:	f7fc fedc 	bl	80042cc <HAL_GetTick>
 8007514:	4602      	mov	r2, r0
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	2b02      	cmp	r3, #2
 800751c:	d901      	bls.n	8007522 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800751e:	2303      	movs	r3, #3
 8007520:	e187      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007522:	4b1b      	ldr	r3, [pc, #108]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	f003 0302 	and.w	r3, r3, #2
 800752a:	2b00      	cmp	r3, #0
 800752c:	d1f0      	bne.n	8007510 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f003 0308 	and.w	r3, r3, #8
 8007536:	2b00      	cmp	r3, #0
 8007538:	d036      	beq.n	80075a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	695b      	ldr	r3, [r3, #20]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d016      	beq.n	8007570 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007542:	4b15      	ldr	r3, [pc, #84]	@ (8007598 <HAL_RCC_OscConfig+0x248>)
 8007544:	2201      	movs	r2, #1
 8007546:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007548:	f7fc fec0 	bl	80042cc <HAL_GetTick>
 800754c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800754e:	e008      	b.n	8007562 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007550:	f7fc febc 	bl	80042cc <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	693b      	ldr	r3, [r7, #16]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	2b02      	cmp	r3, #2
 800755c:	d901      	bls.n	8007562 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800755e:	2303      	movs	r3, #3
 8007560:	e167      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007562:	4b0b      	ldr	r3, [pc, #44]	@ (8007590 <HAL_RCC_OscConfig+0x240>)
 8007564:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d0f0      	beq.n	8007550 <HAL_RCC_OscConfig+0x200>
 800756e:	e01b      	b.n	80075a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007570:	4b09      	ldr	r3, [pc, #36]	@ (8007598 <HAL_RCC_OscConfig+0x248>)
 8007572:	2200      	movs	r2, #0
 8007574:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007576:	f7fc fea9 	bl	80042cc <HAL_GetTick>
 800757a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800757c:	e00e      	b.n	800759c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800757e:	f7fc fea5 	bl	80042cc <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b02      	cmp	r3, #2
 800758a:	d907      	bls.n	800759c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e150      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
 8007590:	40023800 	.word	0x40023800
 8007594:	42470000 	.word	0x42470000
 8007598:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800759c:	4b88      	ldr	r3, [pc, #544]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 800759e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075a0:	f003 0302 	and.w	r3, r3, #2
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1ea      	bne.n	800757e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0304 	and.w	r3, r3, #4
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f000 8097 	beq.w	80076e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075b6:	2300      	movs	r3, #0
 80075b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075ba:	4b81      	ldr	r3, [pc, #516]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80075bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d10f      	bne.n	80075e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075c6:	2300      	movs	r3, #0
 80075c8:	60bb      	str	r3, [r7, #8]
 80075ca:	4b7d      	ldr	r3, [pc, #500]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80075cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ce:	4a7c      	ldr	r2, [pc, #496]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80075d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80075d6:	4b7a      	ldr	r3, [pc, #488]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80075d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075de:	60bb      	str	r3, [r7, #8]
 80075e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075e2:	2301      	movs	r3, #1
 80075e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075e6:	4b77      	ldr	r3, [pc, #476]	@ (80077c4 <HAL_RCC_OscConfig+0x474>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d118      	bne.n	8007624 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80075f2:	4b74      	ldr	r3, [pc, #464]	@ (80077c4 <HAL_RCC_OscConfig+0x474>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a73      	ldr	r2, [pc, #460]	@ (80077c4 <HAL_RCC_OscConfig+0x474>)
 80075f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075fe:	f7fc fe65 	bl	80042cc <HAL_GetTick>
 8007602:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007604:	e008      	b.n	8007618 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007606:	f7fc fe61 	bl	80042cc <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	2b02      	cmp	r3, #2
 8007612:	d901      	bls.n	8007618 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007614:	2303      	movs	r3, #3
 8007616:	e10c      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007618:	4b6a      	ldr	r3, [pc, #424]	@ (80077c4 <HAL_RCC_OscConfig+0x474>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007620:	2b00      	cmp	r3, #0
 8007622:	d0f0      	beq.n	8007606 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	2b01      	cmp	r3, #1
 800762a:	d106      	bne.n	800763a <HAL_RCC_OscConfig+0x2ea>
 800762c:	4b64      	ldr	r3, [pc, #400]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 800762e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007630:	4a63      	ldr	r2, [pc, #396]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 8007632:	f043 0301 	orr.w	r3, r3, #1
 8007636:	6713      	str	r3, [r2, #112]	@ 0x70
 8007638:	e01c      	b.n	8007674 <HAL_RCC_OscConfig+0x324>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	2b05      	cmp	r3, #5
 8007640:	d10c      	bne.n	800765c <HAL_RCC_OscConfig+0x30c>
 8007642:	4b5f      	ldr	r3, [pc, #380]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 8007644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007646:	4a5e      	ldr	r2, [pc, #376]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 8007648:	f043 0304 	orr.w	r3, r3, #4
 800764c:	6713      	str	r3, [r2, #112]	@ 0x70
 800764e:	4b5c      	ldr	r3, [pc, #368]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 8007650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007652:	4a5b      	ldr	r2, [pc, #364]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 8007654:	f043 0301 	orr.w	r3, r3, #1
 8007658:	6713      	str	r3, [r2, #112]	@ 0x70
 800765a:	e00b      	b.n	8007674 <HAL_RCC_OscConfig+0x324>
 800765c:	4b58      	ldr	r3, [pc, #352]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 800765e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007660:	4a57      	ldr	r2, [pc, #348]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 8007662:	f023 0301 	bic.w	r3, r3, #1
 8007666:	6713      	str	r3, [r2, #112]	@ 0x70
 8007668:	4b55      	ldr	r3, [pc, #340]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 800766a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800766c:	4a54      	ldr	r2, [pc, #336]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 800766e:	f023 0304 	bic.w	r3, r3, #4
 8007672:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d015      	beq.n	80076a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800767c:	f7fc fe26 	bl	80042cc <HAL_GetTick>
 8007680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007682:	e00a      	b.n	800769a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007684:	f7fc fe22 	bl	80042cc <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007692:	4293      	cmp	r3, r2
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e0cb      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800769a:	4b49      	ldr	r3, [pc, #292]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 800769c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800769e:	f003 0302 	and.w	r3, r3, #2
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d0ee      	beq.n	8007684 <HAL_RCC_OscConfig+0x334>
 80076a6:	e014      	b.n	80076d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076a8:	f7fc fe10 	bl	80042cc <HAL_GetTick>
 80076ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076ae:	e00a      	b.n	80076c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076b0:	f7fc fe0c 	bl	80042cc <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076be:	4293      	cmp	r3, r2
 80076c0:	d901      	bls.n	80076c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80076c2:	2303      	movs	r3, #3
 80076c4:	e0b5      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076c6:	4b3e      	ldr	r3, [pc, #248]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80076c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076ca:	f003 0302 	and.w	r3, r3, #2
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1ee      	bne.n	80076b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80076d2:	7dfb      	ldrb	r3, [r7, #23]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d105      	bne.n	80076e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076d8:	4b39      	ldr	r3, [pc, #228]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80076da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076dc:	4a38      	ldr	r2, [pc, #224]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80076de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	f000 80a1 	beq.w	8007830 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80076ee:	4b34      	ldr	r3, [pc, #208]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f003 030c 	and.w	r3, r3, #12
 80076f6:	2b08      	cmp	r3, #8
 80076f8:	d05c      	beq.n	80077b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	699b      	ldr	r3, [r3, #24]
 80076fe:	2b02      	cmp	r3, #2
 8007700:	d141      	bne.n	8007786 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007702:	4b31      	ldr	r3, [pc, #196]	@ (80077c8 <HAL_RCC_OscConfig+0x478>)
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007708:	f7fc fde0 	bl	80042cc <HAL_GetTick>
 800770c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800770e:	e008      	b.n	8007722 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007710:	f7fc fddc 	bl	80042cc <HAL_GetTick>
 8007714:	4602      	mov	r2, r0
 8007716:	693b      	ldr	r3, [r7, #16]
 8007718:	1ad3      	subs	r3, r2, r3
 800771a:	2b02      	cmp	r3, #2
 800771c:	d901      	bls.n	8007722 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800771e:	2303      	movs	r3, #3
 8007720:	e087      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007722:	4b27      	ldr	r3, [pc, #156]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d1f0      	bne.n	8007710 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	69da      	ldr	r2, [r3, #28]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a1b      	ldr	r3, [r3, #32]
 8007736:	431a      	orrs	r2, r3
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800773c:	019b      	lsls	r3, r3, #6
 800773e:	431a      	orrs	r2, r3
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007744:	085b      	lsrs	r3, r3, #1
 8007746:	3b01      	subs	r3, #1
 8007748:	041b      	lsls	r3, r3, #16
 800774a:	431a      	orrs	r2, r3
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007750:	061b      	lsls	r3, r3, #24
 8007752:	491b      	ldr	r1, [pc, #108]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 8007754:	4313      	orrs	r3, r2
 8007756:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007758:	4b1b      	ldr	r3, [pc, #108]	@ (80077c8 <HAL_RCC_OscConfig+0x478>)
 800775a:	2201      	movs	r2, #1
 800775c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800775e:	f7fc fdb5 	bl	80042cc <HAL_GetTick>
 8007762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007764:	e008      	b.n	8007778 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007766:	f7fc fdb1 	bl	80042cc <HAL_GetTick>
 800776a:	4602      	mov	r2, r0
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	1ad3      	subs	r3, r2, r3
 8007770:	2b02      	cmp	r3, #2
 8007772:	d901      	bls.n	8007778 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007774:	2303      	movs	r3, #3
 8007776:	e05c      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007778:	4b11      	ldr	r3, [pc, #68]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007780:	2b00      	cmp	r3, #0
 8007782:	d0f0      	beq.n	8007766 <HAL_RCC_OscConfig+0x416>
 8007784:	e054      	b.n	8007830 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007786:	4b10      	ldr	r3, [pc, #64]	@ (80077c8 <HAL_RCC_OscConfig+0x478>)
 8007788:	2200      	movs	r2, #0
 800778a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800778c:	f7fc fd9e 	bl	80042cc <HAL_GetTick>
 8007790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007792:	e008      	b.n	80077a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007794:	f7fc fd9a 	bl	80042cc <HAL_GetTick>
 8007798:	4602      	mov	r2, r0
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	2b02      	cmp	r3, #2
 80077a0:	d901      	bls.n	80077a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80077a2:	2303      	movs	r3, #3
 80077a4:	e045      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077a6:	4b06      	ldr	r3, [pc, #24]	@ (80077c0 <HAL_RCC_OscConfig+0x470>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d1f0      	bne.n	8007794 <HAL_RCC_OscConfig+0x444>
 80077b2:	e03d      	b.n	8007830 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	699b      	ldr	r3, [r3, #24]
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d107      	bne.n	80077cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80077bc:	2301      	movs	r3, #1
 80077be:	e038      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
 80077c0:	40023800 	.word	0x40023800
 80077c4:	40007000 	.word	0x40007000
 80077c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80077cc:	4b1b      	ldr	r3, [pc, #108]	@ (800783c <HAL_RCC_OscConfig+0x4ec>)
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	699b      	ldr	r3, [r3, #24]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d028      	beq.n	800782c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d121      	bne.n	800782c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077f2:	429a      	cmp	r2, r3
 80077f4:	d11a      	bne.n	800782c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077f6:	68fa      	ldr	r2, [r7, #12]
 80077f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80077fc:	4013      	ands	r3, r2
 80077fe:	687a      	ldr	r2, [r7, #4]
 8007800:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007802:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007804:	4293      	cmp	r3, r2
 8007806:	d111      	bne.n	800782c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007812:	085b      	lsrs	r3, r3, #1
 8007814:	3b01      	subs	r3, #1
 8007816:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007818:	429a      	cmp	r2, r3
 800781a:	d107      	bne.n	800782c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007826:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007828:	429a      	cmp	r2, r3
 800782a:	d001      	beq.n	8007830 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	e000      	b.n	8007832 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007830:	2300      	movs	r3, #0
}
 8007832:	4618      	mov	r0, r3
 8007834:	3718      	adds	r7, #24
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}
 800783a:	bf00      	nop
 800783c:	40023800 	.word	0x40023800

08007840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b084      	sub	sp, #16
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
 8007848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	2b00      	cmp	r3, #0
 800784e:	d101      	bne.n	8007854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	e0cc      	b.n	80079ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007854:	4b68      	ldr	r3, [pc, #416]	@ (80079f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	f003 0307 	and.w	r3, r3, #7
 800785c:	683a      	ldr	r2, [r7, #0]
 800785e:	429a      	cmp	r2, r3
 8007860:	d90c      	bls.n	800787c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007862:	4b65      	ldr	r3, [pc, #404]	@ (80079f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007864:	683a      	ldr	r2, [r7, #0]
 8007866:	b2d2      	uxtb	r2, r2
 8007868:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800786a:	4b63      	ldr	r3, [pc, #396]	@ (80079f8 <HAL_RCC_ClockConfig+0x1b8>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f003 0307 	and.w	r3, r3, #7
 8007872:	683a      	ldr	r2, [r7, #0]
 8007874:	429a      	cmp	r2, r3
 8007876:	d001      	beq.n	800787c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	e0b8      	b.n	80079ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0302 	and.w	r3, r3, #2
 8007884:	2b00      	cmp	r3, #0
 8007886:	d020      	beq.n	80078ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 0304 	and.w	r3, r3, #4
 8007890:	2b00      	cmp	r3, #0
 8007892:	d005      	beq.n	80078a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007894:	4b59      	ldr	r3, [pc, #356]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	4a58      	ldr	r2, [pc, #352]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 800789a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800789e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 0308 	and.w	r3, r3, #8
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d005      	beq.n	80078b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80078ac:	4b53      	ldr	r3, [pc, #332]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	4a52      	ldr	r2, [pc, #328]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80078b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80078b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078b8:	4b50      	ldr	r3, [pc, #320]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	689b      	ldr	r3, [r3, #8]
 80078c4:	494d      	ldr	r1, [pc, #308]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80078c6:	4313      	orrs	r3, r2
 80078c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	f003 0301 	and.w	r3, r3, #1
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d044      	beq.n	8007960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	685b      	ldr	r3, [r3, #4]
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d107      	bne.n	80078ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078de:	4b47      	ldr	r3, [pc, #284]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d119      	bne.n	800791e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e07f      	b.n	80079ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	2b02      	cmp	r3, #2
 80078f4:	d003      	beq.n	80078fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078fa:	2b03      	cmp	r3, #3
 80078fc:	d107      	bne.n	800790e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078fe:	4b3f      	ldr	r3, [pc, #252]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007906:	2b00      	cmp	r3, #0
 8007908:	d109      	bne.n	800791e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e06f      	b.n	80079ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800790e:	4b3b      	ldr	r3, [pc, #236]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 0302 	and.w	r3, r3, #2
 8007916:	2b00      	cmp	r3, #0
 8007918:	d101      	bne.n	800791e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e067      	b.n	80079ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800791e:	4b37      	ldr	r3, [pc, #220]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f023 0203 	bic.w	r2, r3, #3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	685b      	ldr	r3, [r3, #4]
 800792a:	4934      	ldr	r1, [pc, #208]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 800792c:	4313      	orrs	r3, r2
 800792e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007930:	f7fc fccc 	bl	80042cc <HAL_GetTick>
 8007934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007936:	e00a      	b.n	800794e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007938:	f7fc fcc8 	bl	80042cc <HAL_GetTick>
 800793c:	4602      	mov	r2, r0
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	1ad3      	subs	r3, r2, r3
 8007942:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007946:	4293      	cmp	r3, r2
 8007948:	d901      	bls.n	800794e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800794a:	2303      	movs	r3, #3
 800794c:	e04f      	b.n	80079ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800794e:	4b2b      	ldr	r3, [pc, #172]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	f003 020c 	and.w	r2, r3, #12
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	009b      	lsls	r3, r3, #2
 800795c:	429a      	cmp	r2, r3
 800795e:	d1eb      	bne.n	8007938 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007960:	4b25      	ldr	r3, [pc, #148]	@ (80079f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 0307 	and.w	r3, r3, #7
 8007968:	683a      	ldr	r2, [r7, #0]
 800796a:	429a      	cmp	r2, r3
 800796c:	d20c      	bcs.n	8007988 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800796e:	4b22      	ldr	r3, [pc, #136]	@ (80079f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007970:	683a      	ldr	r2, [r7, #0]
 8007972:	b2d2      	uxtb	r2, r2
 8007974:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007976:	4b20      	ldr	r3, [pc, #128]	@ (80079f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f003 0307 	and.w	r3, r3, #7
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	429a      	cmp	r2, r3
 8007982:	d001      	beq.n	8007988 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e032      	b.n	80079ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f003 0304 	and.w	r3, r3, #4
 8007990:	2b00      	cmp	r3, #0
 8007992:	d008      	beq.n	80079a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007994:	4b19      	ldr	r3, [pc, #100]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	4916      	ldr	r1, [pc, #88]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80079a2:	4313      	orrs	r3, r2
 80079a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f003 0308 	and.w	r3, r3, #8
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d009      	beq.n	80079c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079b2:	4b12      	ldr	r3, [pc, #72]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80079b4:	689b      	ldr	r3, [r3, #8]
 80079b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	691b      	ldr	r3, [r3, #16]
 80079be:	00db      	lsls	r3, r3, #3
 80079c0:	490e      	ldr	r1, [pc, #56]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80079c2:	4313      	orrs	r3, r2
 80079c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80079c6:	f000 f821 	bl	8007a0c <HAL_RCC_GetSysClockFreq>
 80079ca:	4602      	mov	r2, r0
 80079cc:	4b0b      	ldr	r3, [pc, #44]	@ (80079fc <HAL_RCC_ClockConfig+0x1bc>)
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	091b      	lsrs	r3, r3, #4
 80079d2:	f003 030f 	and.w	r3, r3, #15
 80079d6:	490a      	ldr	r1, [pc, #40]	@ (8007a00 <HAL_RCC_ClockConfig+0x1c0>)
 80079d8:	5ccb      	ldrb	r3, [r1, r3]
 80079da:	fa22 f303 	lsr.w	r3, r2, r3
 80079de:	4a09      	ldr	r2, [pc, #36]	@ (8007a04 <HAL_RCC_ClockConfig+0x1c4>)
 80079e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80079e2:	4b09      	ldr	r3, [pc, #36]	@ (8007a08 <HAL_RCC_ClockConfig+0x1c8>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4618      	mov	r0, r3
 80079e8:	f7fc fc2c 	bl	8004244 <HAL_InitTick>

  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	40023c00 	.word	0x40023c00
 80079fc:	40023800 	.word	0x40023800
 8007a00:	0800f318 	.word	0x0800f318
 8007a04:	2000002c 	.word	0x2000002c
 8007a08:	20000030 	.word	0x20000030

08007a0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a10:	b090      	sub	sp, #64	@ 0x40
 8007a12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007a14:	2300      	movs	r3, #0
 8007a16:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007a18:	2300      	movs	r3, #0
 8007a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007a20:	2300      	movs	r3, #0
 8007a22:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a24:	4b59      	ldr	r3, [pc, #356]	@ (8007b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a26:	689b      	ldr	r3, [r3, #8]
 8007a28:	f003 030c 	and.w	r3, r3, #12
 8007a2c:	2b08      	cmp	r3, #8
 8007a2e:	d00d      	beq.n	8007a4c <HAL_RCC_GetSysClockFreq+0x40>
 8007a30:	2b08      	cmp	r3, #8
 8007a32:	f200 80a1 	bhi.w	8007b78 <HAL_RCC_GetSysClockFreq+0x16c>
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d002      	beq.n	8007a40 <HAL_RCC_GetSysClockFreq+0x34>
 8007a3a:	2b04      	cmp	r3, #4
 8007a3c:	d003      	beq.n	8007a46 <HAL_RCC_GetSysClockFreq+0x3a>
 8007a3e:	e09b      	b.n	8007b78 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007a40:	4b53      	ldr	r3, [pc, #332]	@ (8007b90 <HAL_RCC_GetSysClockFreq+0x184>)
 8007a42:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a44:	e09b      	b.n	8007b7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007a46:	4b53      	ldr	r3, [pc, #332]	@ (8007b94 <HAL_RCC_GetSysClockFreq+0x188>)
 8007a48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007a4a:	e098      	b.n	8007b7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007a4c:	4b4f      	ldr	r3, [pc, #316]	@ (8007b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a54:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007a56:	4b4d      	ldr	r3, [pc, #308]	@ (8007b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d028      	beq.n	8007ab4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a62:	4b4a      	ldr	r3, [pc, #296]	@ (8007b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	099b      	lsrs	r3, r3, #6
 8007a68:	2200      	movs	r2, #0
 8007a6a:	623b      	str	r3, [r7, #32]
 8007a6c:	627a      	str	r2, [r7, #36]	@ 0x24
 8007a6e:	6a3b      	ldr	r3, [r7, #32]
 8007a70:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007a74:	2100      	movs	r1, #0
 8007a76:	4b47      	ldr	r3, [pc, #284]	@ (8007b94 <HAL_RCC_GetSysClockFreq+0x188>)
 8007a78:	fb03 f201 	mul.w	r2, r3, r1
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	fb00 f303 	mul.w	r3, r0, r3
 8007a82:	4413      	add	r3, r2
 8007a84:	4a43      	ldr	r2, [pc, #268]	@ (8007b94 <HAL_RCC_GetSysClockFreq+0x188>)
 8007a86:	fba0 1202 	umull	r1, r2, r0, r2
 8007a8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a8c:	460a      	mov	r2, r1
 8007a8e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007a90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a92:	4413      	add	r3, r2
 8007a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a98:	2200      	movs	r2, #0
 8007a9a:	61bb      	str	r3, [r7, #24]
 8007a9c:	61fa      	str	r2, [r7, #28]
 8007a9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007aa2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007aa6:	f7f9 f8ef 	bl	8000c88 <__aeabi_uldivmod>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	460b      	mov	r3, r1
 8007aae:	4613      	mov	r3, r2
 8007ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ab2:	e053      	b.n	8007b5c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ab4:	4b35      	ldr	r3, [pc, #212]	@ (8007b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	099b      	lsrs	r3, r3, #6
 8007aba:	2200      	movs	r2, #0
 8007abc:	613b      	str	r3, [r7, #16]
 8007abe:	617a      	str	r2, [r7, #20]
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007ac6:	f04f 0b00 	mov.w	fp, #0
 8007aca:	4652      	mov	r2, sl
 8007acc:	465b      	mov	r3, fp
 8007ace:	f04f 0000 	mov.w	r0, #0
 8007ad2:	f04f 0100 	mov.w	r1, #0
 8007ad6:	0159      	lsls	r1, r3, #5
 8007ad8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007adc:	0150      	lsls	r0, r2, #5
 8007ade:	4602      	mov	r2, r0
 8007ae0:	460b      	mov	r3, r1
 8007ae2:	ebb2 080a 	subs.w	r8, r2, sl
 8007ae6:	eb63 090b 	sbc.w	r9, r3, fp
 8007aea:	f04f 0200 	mov.w	r2, #0
 8007aee:	f04f 0300 	mov.w	r3, #0
 8007af2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007af6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007afa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007afe:	ebb2 0408 	subs.w	r4, r2, r8
 8007b02:	eb63 0509 	sbc.w	r5, r3, r9
 8007b06:	f04f 0200 	mov.w	r2, #0
 8007b0a:	f04f 0300 	mov.w	r3, #0
 8007b0e:	00eb      	lsls	r3, r5, #3
 8007b10:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b14:	00e2      	lsls	r2, r4, #3
 8007b16:	4614      	mov	r4, r2
 8007b18:	461d      	mov	r5, r3
 8007b1a:	eb14 030a 	adds.w	r3, r4, sl
 8007b1e:	603b      	str	r3, [r7, #0]
 8007b20:	eb45 030b 	adc.w	r3, r5, fp
 8007b24:	607b      	str	r3, [r7, #4]
 8007b26:	f04f 0200 	mov.w	r2, #0
 8007b2a:	f04f 0300 	mov.w	r3, #0
 8007b2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007b32:	4629      	mov	r1, r5
 8007b34:	028b      	lsls	r3, r1, #10
 8007b36:	4621      	mov	r1, r4
 8007b38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b3c:	4621      	mov	r1, r4
 8007b3e:	028a      	lsls	r2, r1, #10
 8007b40:	4610      	mov	r0, r2
 8007b42:	4619      	mov	r1, r3
 8007b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b46:	2200      	movs	r2, #0
 8007b48:	60bb      	str	r3, [r7, #8]
 8007b4a:	60fa      	str	r2, [r7, #12]
 8007b4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b50:	f7f9 f89a 	bl	8000c88 <__aeabi_uldivmod>
 8007b54:	4602      	mov	r2, r0
 8007b56:	460b      	mov	r3, r1
 8007b58:	4613      	mov	r3, r2
 8007b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b8c <HAL_RCC_GetSysClockFreq+0x180>)
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	0c1b      	lsrs	r3, r3, #16
 8007b62:	f003 0303 	and.w	r3, r3, #3
 8007b66:	3301      	adds	r3, #1
 8007b68:	005b      	lsls	r3, r3, #1
 8007b6a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007b6c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b74:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b76:	e002      	b.n	8007b7e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007b78:	4b05      	ldr	r3, [pc, #20]	@ (8007b90 <HAL_RCC_GetSysClockFreq+0x184>)
 8007b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3740      	adds	r7, #64	@ 0x40
 8007b84:	46bd      	mov	sp, r7
 8007b86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b8a:	bf00      	nop
 8007b8c:	40023800 	.word	0x40023800
 8007b90:	00f42400 	.word	0x00f42400
 8007b94:	017d7840 	.word	0x017d7840

08007b98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b9c:	4b03      	ldr	r3, [pc, #12]	@ (8007bac <HAL_RCC_GetHCLKFreq+0x14>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	2000002c 	.word	0x2000002c

08007bb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007bb4:	f7ff fff0 	bl	8007b98 <HAL_RCC_GetHCLKFreq>
 8007bb8:	4602      	mov	r2, r0
 8007bba:	4b05      	ldr	r3, [pc, #20]	@ (8007bd0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	0a9b      	lsrs	r3, r3, #10
 8007bc0:	f003 0307 	and.w	r3, r3, #7
 8007bc4:	4903      	ldr	r1, [pc, #12]	@ (8007bd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007bc6:	5ccb      	ldrb	r3, [r1, r3]
 8007bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	bd80      	pop	{r7, pc}
 8007bd0:	40023800 	.word	0x40023800
 8007bd4:	0800f328 	.word	0x0800f328

08007bd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007bdc:	f7ff ffdc 	bl	8007b98 <HAL_RCC_GetHCLKFreq>
 8007be0:	4602      	mov	r2, r0
 8007be2:	4b05      	ldr	r3, [pc, #20]	@ (8007bf8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	0b5b      	lsrs	r3, r3, #13
 8007be8:	f003 0307 	and.w	r3, r3, #7
 8007bec:	4903      	ldr	r1, [pc, #12]	@ (8007bfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8007bee:	5ccb      	ldrb	r3, [r1, r3]
 8007bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	40023800 	.word	0x40023800
 8007bfc:	0800f328 	.word	0x0800f328

08007c00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b082      	sub	sp, #8
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d101      	bne.n	8007c12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	e041      	b.n	8007c96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d106      	bne.n	8007c2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c26:	6878      	ldr	r0, [r7, #4]
 8007c28:	f7fa fcd8 	bl	80025dc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2202      	movs	r2, #2
 8007c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	4619      	mov	r1, r3
 8007c3e:	4610      	mov	r0, r2
 8007c40:	f000 fd96 	bl	8008770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2201      	movs	r2, #1
 8007c78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
	...

08007ca0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b085      	sub	sp, #20
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d001      	beq.n	8007cb8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	e04e      	b.n	8007d56 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2202      	movs	r2, #2
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68da      	ldr	r2, [r3, #12]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f042 0201 	orr.w	r2, r2, #1
 8007cce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a23      	ldr	r2, [pc, #140]	@ (8007d64 <HAL_TIM_Base_Start_IT+0xc4>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d022      	beq.n	8007d20 <HAL_TIM_Base_Start_IT+0x80>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ce2:	d01d      	beq.n	8007d20 <HAL_TIM_Base_Start_IT+0x80>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8007d68 <HAL_TIM_Base_Start_IT+0xc8>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d018      	beq.n	8007d20 <HAL_TIM_Base_Start_IT+0x80>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a1e      	ldr	r2, [pc, #120]	@ (8007d6c <HAL_TIM_Base_Start_IT+0xcc>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d013      	beq.n	8007d20 <HAL_TIM_Base_Start_IT+0x80>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a1c      	ldr	r2, [pc, #112]	@ (8007d70 <HAL_TIM_Base_Start_IT+0xd0>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d00e      	beq.n	8007d20 <HAL_TIM_Base_Start_IT+0x80>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a1b      	ldr	r2, [pc, #108]	@ (8007d74 <HAL_TIM_Base_Start_IT+0xd4>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d009      	beq.n	8007d20 <HAL_TIM_Base_Start_IT+0x80>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a19      	ldr	r2, [pc, #100]	@ (8007d78 <HAL_TIM_Base_Start_IT+0xd8>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d004      	beq.n	8007d20 <HAL_TIM_Base_Start_IT+0x80>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a18      	ldr	r2, [pc, #96]	@ (8007d7c <HAL_TIM_Base_Start_IT+0xdc>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d111      	bne.n	8007d44 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	689b      	ldr	r3, [r3, #8]
 8007d26:	f003 0307 	and.w	r3, r3, #7
 8007d2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2b06      	cmp	r3, #6
 8007d30:	d010      	beq.n	8007d54 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f042 0201 	orr.w	r2, r2, #1
 8007d40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d42:	e007      	b.n	8007d54 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	681a      	ldr	r2, [r3, #0]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	f042 0201 	orr.w	r2, r2, #1
 8007d52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d54:	2300      	movs	r3, #0
}
 8007d56:	4618      	mov	r0, r3
 8007d58:	3714      	adds	r7, #20
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	40010000 	.word	0x40010000
 8007d68:	40000400 	.word	0x40000400
 8007d6c:	40000800 	.word	0x40000800
 8007d70:	40000c00 	.word	0x40000c00
 8007d74:	40010400 	.word	0x40010400
 8007d78:	40014000 	.word	0x40014000
 8007d7c:	40001800 	.word	0x40001800

08007d80 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b082      	sub	sp, #8
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d101      	bne.n	8007d92 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e041      	b.n	8007e16 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d106      	bne.n	8007dac <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 f839 	bl	8007e1e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2202      	movs	r2, #2
 8007db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681a      	ldr	r2, [r3, #0]
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	3304      	adds	r3, #4
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	4610      	mov	r0, r2
 8007dc0:	f000 fcd6 	bl	8008770 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2201      	movs	r2, #1
 8007dd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2201      	movs	r2, #1
 8007dd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e14:	2300      	movs	r3, #0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3708      	adds	r7, #8
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}

08007e1e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007e1e:	b480      	push	{r7}
 8007e20:	b083      	sub	sp, #12
 8007e22:	af00      	add	r7, sp, #0
 8007e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007e26:	bf00      	nop
 8007e28:	370c      	adds	r7, #12
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr
	...

08007e34 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d109      	bne.n	8007e58 <HAL_TIM_PWM_Start+0x24>
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007e4a:	b2db      	uxtb	r3, r3
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	bf14      	ite	ne
 8007e50:	2301      	movne	r3, #1
 8007e52:	2300      	moveq	r3, #0
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	e022      	b.n	8007e9e <HAL_TIM_PWM_Start+0x6a>
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	2b04      	cmp	r3, #4
 8007e5c:	d109      	bne.n	8007e72 <HAL_TIM_PWM_Start+0x3e>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	bf14      	ite	ne
 8007e6a:	2301      	movne	r3, #1
 8007e6c:	2300      	moveq	r3, #0
 8007e6e:	b2db      	uxtb	r3, r3
 8007e70:	e015      	b.n	8007e9e <HAL_TIM_PWM_Start+0x6a>
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	2b08      	cmp	r3, #8
 8007e76:	d109      	bne.n	8007e8c <HAL_TIM_PWM_Start+0x58>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	bf14      	ite	ne
 8007e84:	2301      	movne	r3, #1
 8007e86:	2300      	moveq	r3, #0
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	e008      	b.n	8007e9e <HAL_TIM_PWM_Start+0x6a>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e92:	b2db      	uxtb	r3, r3
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	bf14      	ite	ne
 8007e98:	2301      	movne	r3, #1
 8007e9a:	2300      	moveq	r3, #0
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d001      	beq.n	8007ea6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e07c      	b.n	8007fa0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d104      	bne.n	8007eb6 <HAL_TIM_PWM_Start+0x82>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2202      	movs	r2, #2
 8007eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007eb4:	e013      	b.n	8007ede <HAL_TIM_PWM_Start+0xaa>
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	2b04      	cmp	r3, #4
 8007eba:	d104      	bne.n	8007ec6 <HAL_TIM_PWM_Start+0x92>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ec4:	e00b      	b.n	8007ede <HAL_TIM_PWM_Start+0xaa>
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	2b08      	cmp	r3, #8
 8007eca:	d104      	bne.n	8007ed6 <HAL_TIM_PWM_Start+0xa2>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2202      	movs	r2, #2
 8007ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ed4:	e003      	b.n	8007ede <HAL_TIM_PWM_Start+0xaa>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2202      	movs	r2, #2
 8007eda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2201      	movs	r2, #1
 8007ee4:	6839      	ldr	r1, [r7, #0]
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f000 ff32 	bl	8008d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a2d      	ldr	r2, [pc, #180]	@ (8007fa8 <HAL_TIM_PWM_Start+0x174>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d004      	beq.n	8007f00 <HAL_TIM_PWM_Start+0xcc>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a2c      	ldr	r2, [pc, #176]	@ (8007fac <HAL_TIM_PWM_Start+0x178>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d101      	bne.n	8007f04 <HAL_TIM_PWM_Start+0xd0>
 8007f00:	2301      	movs	r3, #1
 8007f02:	e000      	b.n	8007f06 <HAL_TIM_PWM_Start+0xd2>
 8007f04:	2300      	movs	r3, #0
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d007      	beq.n	8007f1a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007f18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a22      	ldr	r2, [pc, #136]	@ (8007fa8 <HAL_TIM_PWM_Start+0x174>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d022      	beq.n	8007f6a <HAL_TIM_PWM_Start+0x136>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f2c:	d01d      	beq.n	8007f6a <HAL_TIM_PWM_Start+0x136>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a1f      	ldr	r2, [pc, #124]	@ (8007fb0 <HAL_TIM_PWM_Start+0x17c>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d018      	beq.n	8007f6a <HAL_TIM_PWM_Start+0x136>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a1d      	ldr	r2, [pc, #116]	@ (8007fb4 <HAL_TIM_PWM_Start+0x180>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d013      	beq.n	8007f6a <HAL_TIM_PWM_Start+0x136>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a1c      	ldr	r2, [pc, #112]	@ (8007fb8 <HAL_TIM_PWM_Start+0x184>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d00e      	beq.n	8007f6a <HAL_TIM_PWM_Start+0x136>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4a16      	ldr	r2, [pc, #88]	@ (8007fac <HAL_TIM_PWM_Start+0x178>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d009      	beq.n	8007f6a <HAL_TIM_PWM_Start+0x136>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4a18      	ldr	r2, [pc, #96]	@ (8007fbc <HAL_TIM_PWM_Start+0x188>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d004      	beq.n	8007f6a <HAL_TIM_PWM_Start+0x136>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a16      	ldr	r2, [pc, #88]	@ (8007fc0 <HAL_TIM_PWM_Start+0x18c>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d111      	bne.n	8007f8e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	f003 0307 	and.w	r3, r3, #7
 8007f74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2b06      	cmp	r3, #6
 8007f7a:	d010      	beq.n	8007f9e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f042 0201 	orr.w	r2, r2, #1
 8007f8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f8c:	e007      	b.n	8007f9e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f042 0201 	orr.w	r2, r2, #1
 8007f9c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f9e:	2300      	movs	r3, #0
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3710      	adds	r7, #16
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	bd80      	pop	{r7, pc}
 8007fa8:	40010000 	.word	0x40010000
 8007fac:	40010400 	.word	0x40010400
 8007fb0:	40000400 	.word	0x40000400
 8007fb4:	40000800 	.word	0x40000800
 8007fb8:	40000c00 	.word	0x40000c00
 8007fbc:	40014000 	.word	0x40014000
 8007fc0:	40001800 	.word	0x40001800

08007fc4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b086      	sub	sp, #24
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d101      	bne.n	8007fd8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007fd4:	2301      	movs	r3, #1
 8007fd6:	e097      	b.n	8008108 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d106      	bne.n	8007ff2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f7fa fb65 	bl	80026bc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2202      	movs	r2, #2
 8007ff6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	687a      	ldr	r2, [r7, #4]
 8008002:	6812      	ldr	r2, [r2, #0]
 8008004:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008008:	f023 0307 	bic.w	r3, r3, #7
 800800c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681a      	ldr	r2, [r3, #0]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	3304      	adds	r3, #4
 8008016:	4619      	mov	r1, r3
 8008018:	4610      	mov	r0, r2
 800801a:	f000 fba9 	bl	8008770 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	699b      	ldr	r3, [r3, #24]
 800802c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	6a1b      	ldr	r3, [r3, #32]
 8008034:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	697a      	ldr	r2, [r7, #20]
 800803c:	4313      	orrs	r3, r2
 800803e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008046:	f023 0303 	bic.w	r3, r3, #3
 800804a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	689a      	ldr	r2, [r3, #8]
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	699b      	ldr	r3, [r3, #24]
 8008054:	021b      	lsls	r3, r3, #8
 8008056:	4313      	orrs	r3, r2
 8008058:	693a      	ldr	r2, [r7, #16]
 800805a:	4313      	orrs	r3, r2
 800805c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8008064:	f023 030c 	bic.w	r3, r3, #12
 8008068:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008070:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008074:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	68da      	ldr	r2, [r3, #12]
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	69db      	ldr	r3, [r3, #28]
 800807e:	021b      	lsls	r3, r3, #8
 8008080:	4313      	orrs	r3, r2
 8008082:	693a      	ldr	r2, [r7, #16]
 8008084:	4313      	orrs	r3, r2
 8008086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	691b      	ldr	r3, [r3, #16]
 800808c:	011a      	lsls	r2, r3, #4
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	6a1b      	ldr	r3, [r3, #32]
 8008092:	031b      	lsls	r3, r3, #12
 8008094:	4313      	orrs	r3, r2
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	4313      	orrs	r3, r2
 800809a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80080a2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80080aa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	685a      	ldr	r2, [r3, #4]
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	695b      	ldr	r3, [r3, #20]
 80080b4:	011b      	lsls	r3, r3, #4
 80080b6:	4313      	orrs	r3, r2
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	697a      	ldr	r2, [r7, #20]
 80080c4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2201      	movs	r2, #1
 80080da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2201      	movs	r2, #1
 80080ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2201      	movs	r2, #1
 80080f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2201      	movs	r2, #1
 80080fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2201      	movs	r2, #1
 8008102:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008106:	2300      	movs	r3, #0
}
 8008108:	4618      	mov	r0, r3
 800810a:	3718      	adds	r7, #24
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
 8008118:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008120:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008128:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008130:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008138:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d110      	bne.n	8008162 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008140:	7bfb      	ldrb	r3, [r7, #15]
 8008142:	2b01      	cmp	r3, #1
 8008144:	d102      	bne.n	800814c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008146:	7b7b      	ldrb	r3, [r7, #13]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d001      	beq.n	8008150 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	e069      	b.n	8008224 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2202      	movs	r2, #2
 8008154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2202      	movs	r2, #2
 800815c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008160:	e031      	b.n	80081c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	2b04      	cmp	r3, #4
 8008166:	d110      	bne.n	800818a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008168:	7bbb      	ldrb	r3, [r7, #14]
 800816a:	2b01      	cmp	r3, #1
 800816c:	d102      	bne.n	8008174 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800816e:	7b3b      	ldrb	r3, [r7, #12]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d001      	beq.n	8008178 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	e055      	b.n	8008224 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2202      	movs	r2, #2
 800817c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2202      	movs	r2, #2
 8008184:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008188:	e01d      	b.n	80081c6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800818a:	7bfb      	ldrb	r3, [r7, #15]
 800818c:	2b01      	cmp	r3, #1
 800818e:	d108      	bne.n	80081a2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008190:	7bbb      	ldrb	r3, [r7, #14]
 8008192:	2b01      	cmp	r3, #1
 8008194:	d105      	bne.n	80081a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008196:	7b7b      	ldrb	r3, [r7, #13]
 8008198:	2b01      	cmp	r3, #1
 800819a:	d102      	bne.n	80081a2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800819c:	7b3b      	ldrb	r3, [r7, #12]
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d001      	beq.n	80081a6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80081a2:	2301      	movs	r3, #1
 80081a4:	e03e      	b.n	8008224 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2202      	movs	r2, #2
 80081aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2202      	movs	r2, #2
 80081b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2202      	movs	r2, #2
 80081ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	2202      	movs	r2, #2
 80081c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d003      	beq.n	80081d4 <HAL_TIM_Encoder_Start+0xc4>
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	2b04      	cmp	r3, #4
 80081d0:	d008      	beq.n	80081e4 <HAL_TIM_Encoder_Start+0xd4>
 80081d2:	e00f      	b.n	80081f4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2201      	movs	r2, #1
 80081da:	2100      	movs	r1, #0
 80081dc:	4618      	mov	r0, r3
 80081de:	f000 fdb7 	bl	8008d50 <TIM_CCxChannelCmd>
      break;
 80081e2:	e016      	b.n	8008212 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2201      	movs	r2, #1
 80081ea:	2104      	movs	r1, #4
 80081ec:	4618      	mov	r0, r3
 80081ee:	f000 fdaf 	bl	8008d50 <TIM_CCxChannelCmd>
      break;
 80081f2:	e00e      	b.n	8008212 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2201      	movs	r2, #1
 80081fa:	2100      	movs	r1, #0
 80081fc:	4618      	mov	r0, r3
 80081fe:	f000 fda7 	bl	8008d50 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	2201      	movs	r2, #1
 8008208:	2104      	movs	r1, #4
 800820a:	4618      	mov	r0, r3
 800820c:	f000 fda0 	bl	8008d50 <TIM_CCxChannelCmd>
      break;
 8008210:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f042 0201 	orr.w	r2, r2, #1
 8008220:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3710      	adds	r7, #16
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68db      	ldr	r3, [r3, #12]
 800823a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	f003 0302 	and.w	r3, r3, #2
 800824a:	2b00      	cmp	r3, #0
 800824c:	d020      	beq.n	8008290 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f003 0302 	and.w	r3, r3, #2
 8008254:	2b00      	cmp	r3, #0
 8008256:	d01b      	beq.n	8008290 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f06f 0202 	mvn.w	r2, #2
 8008260:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2201      	movs	r2, #1
 8008266:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	699b      	ldr	r3, [r3, #24]
 800826e:	f003 0303 	and.w	r3, r3, #3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d003      	beq.n	800827e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 fa5b 	bl	8008732 <HAL_TIM_IC_CaptureCallback>
 800827c:	e005      	b.n	800828a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 fa4d 	bl	800871e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fa5e 	bl	8008746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	f003 0304 	and.w	r3, r3, #4
 8008296:	2b00      	cmp	r3, #0
 8008298:	d020      	beq.n	80082dc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	f003 0304 	and.w	r3, r3, #4
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d01b      	beq.n	80082dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f06f 0204 	mvn.w	r2, #4
 80082ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2202      	movs	r2, #2
 80082b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	699b      	ldr	r3, [r3, #24]
 80082ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d003      	beq.n	80082ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f000 fa35 	bl	8008732 <HAL_TIM_IC_CaptureCallback>
 80082c8:	e005      	b.n	80082d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 fa27 	bl	800871e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 fa38 	bl	8008746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80082dc:	68bb      	ldr	r3, [r7, #8]
 80082de:	f003 0308 	and.w	r3, r3, #8
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d020      	beq.n	8008328 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f003 0308 	and.w	r3, r3, #8
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d01b      	beq.n	8008328 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f06f 0208 	mvn.w	r2, #8
 80082f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2204      	movs	r2, #4
 80082fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	69db      	ldr	r3, [r3, #28]
 8008306:	f003 0303 	and.w	r3, r3, #3
 800830a:	2b00      	cmp	r3, #0
 800830c:	d003      	beq.n	8008316 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fa0f 	bl	8008732 <HAL_TIM_IC_CaptureCallback>
 8008314:	e005      	b.n	8008322 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 fa01 	bl	800871e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f000 fa12 	bl	8008746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2200      	movs	r2, #0
 8008326:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	f003 0310 	and.w	r3, r3, #16
 800832e:	2b00      	cmp	r3, #0
 8008330:	d020      	beq.n	8008374 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	f003 0310 	and.w	r3, r3, #16
 8008338:	2b00      	cmp	r3, #0
 800833a:	d01b      	beq.n	8008374 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f06f 0210 	mvn.w	r2, #16
 8008344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2208      	movs	r2, #8
 800834a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	69db      	ldr	r3, [r3, #28]
 8008352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008356:	2b00      	cmp	r3, #0
 8008358:	d003      	beq.n	8008362 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f9e9 	bl	8008732 <HAL_TIM_IC_CaptureCallback>
 8008360:	e005      	b.n	800836e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f9db 	bl	800871e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 f9ec 	bl	8008746 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	f003 0301 	and.w	r3, r3, #1
 800837a:	2b00      	cmp	r3, #0
 800837c:	d00c      	beq.n	8008398 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	f003 0301 	and.w	r3, r3, #1
 8008384:	2b00      	cmp	r3, #0
 8008386:	d007      	beq.n	8008398 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f06f 0201 	mvn.w	r2, #1
 8008390:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f7f9 fc4a 	bl	8001c2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d00c      	beq.n	80083bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d007      	beq.n	80083bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80083b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 fd76 	bl	8008ea8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d00c      	beq.n	80083e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d007      	beq.n	80083e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80083d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 f9bd 	bl	800875a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	f003 0320 	and.w	r3, r3, #32
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d00c      	beq.n	8008404 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	f003 0320 	and.w	r3, r3, #32
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d007      	beq.n	8008404 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	f06f 0220 	mvn.w	r2, #32
 80083fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 fd48 	bl	8008e94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008404:	bf00      	nop
 8008406:	3710      	adds	r7, #16
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b086      	sub	sp, #24
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008418:	2300      	movs	r3, #0
 800841a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008422:	2b01      	cmp	r3, #1
 8008424:	d101      	bne.n	800842a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008426:	2302      	movs	r3, #2
 8008428:	e0ae      	b.n	8008588 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2201      	movs	r2, #1
 800842e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2b0c      	cmp	r3, #12
 8008436:	f200 809f 	bhi.w	8008578 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800843a:	a201      	add	r2, pc, #4	@ (adr r2, 8008440 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800843c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008440:	08008475 	.word	0x08008475
 8008444:	08008579 	.word	0x08008579
 8008448:	08008579 	.word	0x08008579
 800844c:	08008579 	.word	0x08008579
 8008450:	080084b5 	.word	0x080084b5
 8008454:	08008579 	.word	0x08008579
 8008458:	08008579 	.word	0x08008579
 800845c:	08008579 	.word	0x08008579
 8008460:	080084f7 	.word	0x080084f7
 8008464:	08008579 	.word	0x08008579
 8008468:	08008579 	.word	0x08008579
 800846c:	08008579 	.word	0x08008579
 8008470:	08008537 	.word	0x08008537
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	68b9      	ldr	r1, [r7, #8]
 800847a:	4618      	mov	r0, r3
 800847c:	f000 fa1e 	bl	80088bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	699a      	ldr	r2, [r3, #24]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f042 0208 	orr.w	r2, r2, #8
 800848e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	699a      	ldr	r2, [r3, #24]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f022 0204 	bic.w	r2, r2, #4
 800849e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	6999      	ldr	r1, [r3, #24]
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	691a      	ldr	r2, [r3, #16]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	430a      	orrs	r2, r1
 80084b0:	619a      	str	r2, [r3, #24]
      break;
 80084b2:	e064      	b.n	800857e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	68b9      	ldr	r1, [r7, #8]
 80084ba:	4618      	mov	r0, r3
 80084bc:	f000 fa6e 	bl	800899c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	699a      	ldr	r2, [r3, #24]
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	699a      	ldr	r2, [r3, #24]
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6999      	ldr	r1, [r3, #24]
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	021a      	lsls	r2, r3, #8
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	430a      	orrs	r2, r1
 80084f2:	619a      	str	r2, [r3, #24]
      break;
 80084f4:	e043      	b.n	800857e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68b9      	ldr	r1, [r7, #8]
 80084fc:	4618      	mov	r0, r3
 80084fe:	f000 fac3 	bl	8008a88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	69da      	ldr	r2, [r3, #28]
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f042 0208 	orr.w	r2, r2, #8
 8008510:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	69da      	ldr	r2, [r3, #28]
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f022 0204 	bic.w	r2, r2, #4
 8008520:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	69d9      	ldr	r1, [r3, #28]
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	691a      	ldr	r2, [r3, #16]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	430a      	orrs	r2, r1
 8008532:	61da      	str	r2, [r3, #28]
      break;
 8008534:	e023      	b.n	800857e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68b9      	ldr	r1, [r7, #8]
 800853c:	4618      	mov	r0, r3
 800853e:	f000 fb17 	bl	8008b70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	69da      	ldr	r2, [r3, #28]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008550:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	69da      	ldr	r2, [r3, #28]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008560:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	69d9      	ldr	r1, [r3, #28]
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	691b      	ldr	r3, [r3, #16]
 800856c:	021a      	lsls	r2, r3, #8
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	430a      	orrs	r2, r1
 8008574:	61da      	str	r2, [r3, #28]
      break;
 8008576:	e002      	b.n	800857e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	75fb      	strb	r3, [r7, #23]
      break;
 800857c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2200      	movs	r2, #0
 8008582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008586:	7dfb      	ldrb	r3, [r7, #23]
}
 8008588:	4618      	mov	r0, r3
 800858a:	3718      	adds	r7, #24
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800859a:	2300      	movs	r3, #0
 800859c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d101      	bne.n	80085ac <HAL_TIM_ConfigClockSource+0x1c>
 80085a8:	2302      	movs	r3, #2
 80085aa:	e0b4      	b.n	8008716 <HAL_TIM_ConfigClockSource+0x186>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2202      	movs	r2, #2
 80085b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80085ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	68ba      	ldr	r2, [r7, #8]
 80085da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085e4:	d03e      	beq.n	8008664 <HAL_TIM_ConfigClockSource+0xd4>
 80085e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085ea:	f200 8087 	bhi.w	80086fc <HAL_TIM_ConfigClockSource+0x16c>
 80085ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085f2:	f000 8086 	beq.w	8008702 <HAL_TIM_ConfigClockSource+0x172>
 80085f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085fa:	d87f      	bhi.n	80086fc <HAL_TIM_ConfigClockSource+0x16c>
 80085fc:	2b70      	cmp	r3, #112	@ 0x70
 80085fe:	d01a      	beq.n	8008636 <HAL_TIM_ConfigClockSource+0xa6>
 8008600:	2b70      	cmp	r3, #112	@ 0x70
 8008602:	d87b      	bhi.n	80086fc <HAL_TIM_ConfigClockSource+0x16c>
 8008604:	2b60      	cmp	r3, #96	@ 0x60
 8008606:	d050      	beq.n	80086aa <HAL_TIM_ConfigClockSource+0x11a>
 8008608:	2b60      	cmp	r3, #96	@ 0x60
 800860a:	d877      	bhi.n	80086fc <HAL_TIM_ConfigClockSource+0x16c>
 800860c:	2b50      	cmp	r3, #80	@ 0x50
 800860e:	d03c      	beq.n	800868a <HAL_TIM_ConfigClockSource+0xfa>
 8008610:	2b50      	cmp	r3, #80	@ 0x50
 8008612:	d873      	bhi.n	80086fc <HAL_TIM_ConfigClockSource+0x16c>
 8008614:	2b40      	cmp	r3, #64	@ 0x40
 8008616:	d058      	beq.n	80086ca <HAL_TIM_ConfigClockSource+0x13a>
 8008618:	2b40      	cmp	r3, #64	@ 0x40
 800861a:	d86f      	bhi.n	80086fc <HAL_TIM_ConfigClockSource+0x16c>
 800861c:	2b30      	cmp	r3, #48	@ 0x30
 800861e:	d064      	beq.n	80086ea <HAL_TIM_ConfigClockSource+0x15a>
 8008620:	2b30      	cmp	r3, #48	@ 0x30
 8008622:	d86b      	bhi.n	80086fc <HAL_TIM_ConfigClockSource+0x16c>
 8008624:	2b20      	cmp	r3, #32
 8008626:	d060      	beq.n	80086ea <HAL_TIM_ConfigClockSource+0x15a>
 8008628:	2b20      	cmp	r3, #32
 800862a:	d867      	bhi.n	80086fc <HAL_TIM_ConfigClockSource+0x16c>
 800862c:	2b00      	cmp	r3, #0
 800862e:	d05c      	beq.n	80086ea <HAL_TIM_ConfigClockSource+0x15a>
 8008630:	2b10      	cmp	r3, #16
 8008632:	d05a      	beq.n	80086ea <HAL_TIM_ConfigClockSource+0x15a>
 8008634:	e062      	b.n	80086fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008646:	f000 fb63 	bl	8008d10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	689b      	ldr	r3, [r3, #8]
 8008650:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008658:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	68ba      	ldr	r2, [r7, #8]
 8008660:	609a      	str	r2, [r3, #8]
      break;
 8008662:	e04f      	b.n	8008704 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008668:	683b      	ldr	r3, [r7, #0]
 800866a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008674:	f000 fb4c 	bl	8008d10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	689a      	ldr	r2, [r3, #8]
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008686:	609a      	str	r2, [r3, #8]
      break;
 8008688:	e03c      	b.n	8008704 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008696:	461a      	mov	r2, r3
 8008698:	f000 fac0 	bl	8008c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2150      	movs	r1, #80	@ 0x50
 80086a2:	4618      	mov	r0, r3
 80086a4:	f000 fb19 	bl	8008cda <TIM_ITRx_SetConfig>
      break;
 80086a8:	e02c      	b.n	8008704 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086ae:	683b      	ldr	r3, [r7, #0]
 80086b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086b6:	461a      	mov	r2, r3
 80086b8:	f000 fadf 	bl	8008c7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	2160      	movs	r1, #96	@ 0x60
 80086c2:	4618      	mov	r0, r3
 80086c4:	f000 fb09 	bl	8008cda <TIM_ITRx_SetConfig>
      break;
 80086c8:	e01c      	b.n	8008704 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086ce:	683b      	ldr	r3, [r7, #0]
 80086d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086d6:	461a      	mov	r2, r3
 80086d8:	f000 faa0 	bl	8008c1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	2140      	movs	r1, #64	@ 0x40
 80086e2:	4618      	mov	r0, r3
 80086e4:	f000 faf9 	bl	8008cda <TIM_ITRx_SetConfig>
      break;
 80086e8:	e00c      	b.n	8008704 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681a      	ldr	r2, [r3, #0]
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4619      	mov	r1, r3
 80086f4:	4610      	mov	r0, r2
 80086f6:	f000 faf0 	bl	8008cda <TIM_ITRx_SetConfig>
      break;
 80086fa:	e003      	b.n	8008704 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80086fc:	2301      	movs	r3, #1
 80086fe:	73fb      	strb	r3, [r7, #15]
      break;
 8008700:	e000      	b.n	8008704 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008702:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2201      	movs	r2, #1
 8008708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2200      	movs	r2, #0
 8008710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008714:	7bfb      	ldrb	r3, [r7, #15]
}
 8008716:	4618      	mov	r0, r3
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}

0800871e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800871e:	b480      	push	{r7}
 8008720:	b083      	sub	sp, #12
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008726:	bf00      	nop
 8008728:	370c      	adds	r7, #12
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr

08008732 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008732:	b480      	push	{r7}
 8008734:	b083      	sub	sp, #12
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800873a:	bf00      	nop
 800873c:	370c      	adds	r7, #12
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr

08008746 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008746:	b480      	push	{r7}
 8008748:	b083      	sub	sp, #12
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800874e:	bf00      	nop
 8008750:	370c      	adds	r7, #12
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr

0800875a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800875a:	b480      	push	{r7}
 800875c:	b083      	sub	sp, #12
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008762:	bf00      	nop
 8008764:	370c      	adds	r7, #12
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr
	...

08008770 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008770:	b480      	push	{r7}
 8008772:	b085      	sub	sp, #20
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	4a43      	ldr	r2, [pc, #268]	@ (8008890 <TIM_Base_SetConfig+0x120>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d013      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800878e:	d00f      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	4a40      	ldr	r2, [pc, #256]	@ (8008894 <TIM_Base_SetConfig+0x124>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d00b      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4a3f      	ldr	r2, [pc, #252]	@ (8008898 <TIM_Base_SetConfig+0x128>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d007      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4a3e      	ldr	r2, [pc, #248]	@ (800889c <TIM_Base_SetConfig+0x12c>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d003      	beq.n	80087b0 <TIM_Base_SetConfig+0x40>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a3d      	ldr	r2, [pc, #244]	@ (80088a0 <TIM_Base_SetConfig+0x130>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d108      	bne.n	80087c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	68fa      	ldr	r2, [r7, #12]
 80087be:	4313      	orrs	r3, r2
 80087c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a32      	ldr	r2, [pc, #200]	@ (8008890 <TIM_Base_SetConfig+0x120>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d02b      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087d0:	d027      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	4a2f      	ldr	r2, [pc, #188]	@ (8008894 <TIM_Base_SetConfig+0x124>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d023      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	4a2e      	ldr	r2, [pc, #184]	@ (8008898 <TIM_Base_SetConfig+0x128>)
 80087de:	4293      	cmp	r3, r2
 80087e0:	d01f      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	4a2d      	ldr	r2, [pc, #180]	@ (800889c <TIM_Base_SetConfig+0x12c>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d01b      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	4a2c      	ldr	r2, [pc, #176]	@ (80088a0 <TIM_Base_SetConfig+0x130>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d017      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	4a2b      	ldr	r2, [pc, #172]	@ (80088a4 <TIM_Base_SetConfig+0x134>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d013      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	4a2a      	ldr	r2, [pc, #168]	@ (80088a8 <TIM_Base_SetConfig+0x138>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d00f      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	4a29      	ldr	r2, [pc, #164]	@ (80088ac <TIM_Base_SetConfig+0x13c>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d00b      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	4a28      	ldr	r2, [pc, #160]	@ (80088b0 <TIM_Base_SetConfig+0x140>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d007      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	4a27      	ldr	r2, [pc, #156]	@ (80088b4 <TIM_Base_SetConfig+0x144>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d003      	beq.n	8008822 <TIM_Base_SetConfig+0xb2>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	4a26      	ldr	r2, [pc, #152]	@ (80088b8 <TIM_Base_SetConfig+0x148>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d108      	bne.n	8008834 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	68db      	ldr	r3, [r3, #12]
 800882e:	68fa      	ldr	r2, [r7, #12]
 8008830:	4313      	orrs	r3, r2
 8008832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	695b      	ldr	r3, [r3, #20]
 800883e:	4313      	orrs	r3, r2
 8008840:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	689a      	ldr	r2, [r3, #8]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	4a0e      	ldr	r2, [pc, #56]	@ (8008890 <TIM_Base_SetConfig+0x120>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d003      	beq.n	8008862 <TIM_Base_SetConfig+0xf2>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	4a10      	ldr	r2, [pc, #64]	@ (80088a0 <TIM_Base_SetConfig+0x130>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d103      	bne.n	800886a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	691a      	ldr	r2, [r3, #16]
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f043 0204 	orr.w	r2, r3, #4
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2201      	movs	r2, #1
 800887a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	68fa      	ldr	r2, [r7, #12]
 8008880:	601a      	str	r2, [r3, #0]
}
 8008882:	bf00      	nop
 8008884:	3714      	adds	r7, #20
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr
 800888e:	bf00      	nop
 8008890:	40010000 	.word	0x40010000
 8008894:	40000400 	.word	0x40000400
 8008898:	40000800 	.word	0x40000800
 800889c:	40000c00 	.word	0x40000c00
 80088a0:	40010400 	.word	0x40010400
 80088a4:	40014000 	.word	0x40014000
 80088a8:	40014400 	.word	0x40014400
 80088ac:	40014800 	.word	0x40014800
 80088b0:	40001800 	.word	0x40001800
 80088b4:	40001c00 	.word	0x40001c00
 80088b8:	40002000 	.word	0x40002000

080088bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80088bc:	b480      	push	{r7}
 80088be:	b087      	sub	sp, #28
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a1b      	ldr	r3, [r3, #32]
 80088ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6a1b      	ldr	r3, [r3, #32]
 80088d0:	f023 0201 	bic.w	r2, r3, #1
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	699b      	ldr	r3, [r3, #24]
 80088e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f023 0303 	bic.w	r3, r3, #3
 80088f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	f023 0302 	bic.w	r3, r3, #2
 8008904:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008906:	683b      	ldr	r3, [r7, #0]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	697a      	ldr	r2, [r7, #20]
 800890c:	4313      	orrs	r3, r2
 800890e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	4a20      	ldr	r2, [pc, #128]	@ (8008994 <TIM_OC1_SetConfig+0xd8>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d003      	beq.n	8008920 <TIM_OC1_SetConfig+0x64>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	4a1f      	ldr	r2, [pc, #124]	@ (8008998 <TIM_OC1_SetConfig+0xdc>)
 800891c:	4293      	cmp	r3, r2
 800891e:	d10c      	bne.n	800893a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	f023 0308 	bic.w	r3, r3, #8
 8008926:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	697a      	ldr	r2, [r7, #20]
 800892e:	4313      	orrs	r3, r2
 8008930:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008932:	697b      	ldr	r3, [r7, #20]
 8008934:	f023 0304 	bic.w	r3, r3, #4
 8008938:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	4a15      	ldr	r2, [pc, #84]	@ (8008994 <TIM_OC1_SetConfig+0xd8>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d003      	beq.n	800894a <TIM_OC1_SetConfig+0x8e>
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	4a14      	ldr	r2, [pc, #80]	@ (8008998 <TIM_OC1_SetConfig+0xdc>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d111      	bne.n	800896e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008950:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008952:	693b      	ldr	r3, [r7, #16]
 8008954:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008958:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	695b      	ldr	r3, [r3, #20]
 800895e:	693a      	ldr	r2, [r7, #16]
 8008960:	4313      	orrs	r3, r2
 8008962:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	699b      	ldr	r3, [r3, #24]
 8008968:	693a      	ldr	r2, [r7, #16]
 800896a:	4313      	orrs	r3, r2
 800896c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	693a      	ldr	r2, [r7, #16]
 8008972:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	68fa      	ldr	r2, [r7, #12]
 8008978:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	685a      	ldr	r2, [r3, #4]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	697a      	ldr	r2, [r7, #20]
 8008986:	621a      	str	r2, [r3, #32]
}
 8008988:	bf00      	nop
 800898a:	371c      	adds	r7, #28
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr
 8008994:	40010000 	.word	0x40010000
 8008998:	40010400 	.word	0x40010400

0800899c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800899c:	b480      	push	{r7}
 800899e:	b087      	sub	sp, #28
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
 80089a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6a1b      	ldr	r3, [r3, #32]
 80089aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6a1b      	ldr	r3, [r3, #32]
 80089b0:	f023 0210 	bic.w	r2, r3, #16
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	685b      	ldr	r3, [r3, #4]
 80089bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	699b      	ldr	r3, [r3, #24]
 80089c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80089ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	021b      	lsls	r3, r3, #8
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	4313      	orrs	r3, r2
 80089de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	f023 0320 	bic.w	r3, r3, #32
 80089e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	011b      	lsls	r3, r3, #4
 80089ee:	697a      	ldr	r2, [r7, #20]
 80089f0:	4313      	orrs	r3, r2
 80089f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4a22      	ldr	r2, [pc, #136]	@ (8008a80 <TIM_OC2_SetConfig+0xe4>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d003      	beq.n	8008a04 <TIM_OC2_SetConfig+0x68>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	4a21      	ldr	r2, [pc, #132]	@ (8008a84 <TIM_OC2_SetConfig+0xe8>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d10d      	bne.n	8008a20 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	68db      	ldr	r3, [r3, #12]
 8008a10:	011b      	lsls	r3, r3, #4
 8008a12:	697a      	ldr	r2, [r7, #20]
 8008a14:	4313      	orrs	r3, r2
 8008a16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a1e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a17      	ldr	r2, [pc, #92]	@ (8008a80 <TIM_OC2_SetConfig+0xe4>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d003      	beq.n	8008a30 <TIM_OC2_SetConfig+0x94>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a16      	ldr	r2, [pc, #88]	@ (8008a84 <TIM_OC2_SetConfig+0xe8>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d113      	bne.n	8008a58 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a30:	693b      	ldr	r3, [r7, #16]
 8008a32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	695b      	ldr	r3, [r3, #20]
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	693a      	ldr	r2, [r7, #16]
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	699b      	ldr	r3, [r3, #24]
 8008a50:	009b      	lsls	r3, r3, #2
 8008a52:	693a      	ldr	r2, [r7, #16]
 8008a54:	4313      	orrs	r3, r2
 8008a56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	693a      	ldr	r2, [r7, #16]
 8008a5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	68fa      	ldr	r2, [r7, #12]
 8008a62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	685a      	ldr	r2, [r3, #4]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	697a      	ldr	r2, [r7, #20]
 8008a70:	621a      	str	r2, [r3, #32]
}
 8008a72:	bf00      	nop
 8008a74:	371c      	adds	r7, #28
 8008a76:	46bd      	mov	sp, r7
 8008a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7c:	4770      	bx	lr
 8008a7e:	bf00      	nop
 8008a80:	40010000 	.word	0x40010000
 8008a84:	40010400 	.word	0x40010400

08008a88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b087      	sub	sp, #28
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6a1b      	ldr	r3, [r3, #32]
 8008a96:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6a1b      	ldr	r3, [r3, #32]
 8008a9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	69db      	ldr	r3, [r3, #28]
 8008aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f023 0303 	bic.w	r3, r3, #3
 8008abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68fa      	ldr	r2, [r7, #12]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	689b      	ldr	r3, [r3, #8]
 8008ad6:	021b      	lsls	r3, r3, #8
 8008ad8:	697a      	ldr	r2, [r7, #20]
 8008ada:	4313      	orrs	r3, r2
 8008adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a21      	ldr	r2, [pc, #132]	@ (8008b68 <TIM_OC3_SetConfig+0xe0>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d003      	beq.n	8008aee <TIM_OC3_SetConfig+0x66>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	4a20      	ldr	r2, [pc, #128]	@ (8008b6c <TIM_OC3_SetConfig+0xe4>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d10d      	bne.n	8008b0a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008af4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	021b      	lsls	r3, r3, #8
 8008afc:	697a      	ldr	r2, [r7, #20]
 8008afe:	4313      	orrs	r3, r2
 8008b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	4a16      	ldr	r2, [pc, #88]	@ (8008b68 <TIM_OC3_SetConfig+0xe0>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d003      	beq.n	8008b1a <TIM_OC3_SetConfig+0x92>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	4a15      	ldr	r2, [pc, #84]	@ (8008b6c <TIM_OC3_SetConfig+0xe4>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d113      	bne.n	8008b42 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b22:	693b      	ldr	r3, [r7, #16]
 8008b24:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	695b      	ldr	r3, [r3, #20]
 8008b2e:	011b      	lsls	r3, r3, #4
 8008b30:	693a      	ldr	r2, [r7, #16]
 8008b32:	4313      	orrs	r3, r2
 8008b34:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	699b      	ldr	r3, [r3, #24]
 8008b3a:	011b      	lsls	r3, r3, #4
 8008b3c:	693a      	ldr	r2, [r7, #16]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	693a      	ldr	r2, [r7, #16]
 8008b46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	685a      	ldr	r2, [r3, #4]
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	697a      	ldr	r2, [r7, #20]
 8008b5a:	621a      	str	r2, [r3, #32]
}
 8008b5c:	bf00      	nop
 8008b5e:	371c      	adds	r7, #28
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr
 8008b68:	40010000 	.word	0x40010000
 8008b6c:	40010400 	.word	0x40010400

08008b70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b087      	sub	sp, #28
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6a1b      	ldr	r3, [r3, #32]
 8008b7e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6a1b      	ldr	r3, [r3, #32]
 8008b84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	69db      	ldr	r3, [r3, #28]
 8008b96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ba6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	021b      	lsls	r3, r3, #8
 8008bae:	68fa      	ldr	r2, [r7, #12]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008bba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	689b      	ldr	r3, [r3, #8]
 8008bc0:	031b      	lsls	r3, r3, #12
 8008bc2:	693a      	ldr	r2, [r7, #16]
 8008bc4:	4313      	orrs	r3, r2
 8008bc6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a12      	ldr	r2, [pc, #72]	@ (8008c14 <TIM_OC4_SetConfig+0xa4>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d003      	beq.n	8008bd8 <TIM_OC4_SetConfig+0x68>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a11      	ldr	r2, [pc, #68]	@ (8008c18 <TIM_OC4_SetConfig+0xa8>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d109      	bne.n	8008bec <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008bde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	695b      	ldr	r3, [r3, #20]
 8008be4:	019b      	lsls	r3, r3, #6
 8008be6:	697a      	ldr	r2, [r7, #20]
 8008be8:	4313      	orrs	r3, r2
 8008bea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	697a      	ldr	r2, [r7, #20]
 8008bf0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	68fa      	ldr	r2, [r7, #12]
 8008bf6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008bf8:	683b      	ldr	r3, [r7, #0]
 8008bfa:	685a      	ldr	r2, [r3, #4]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	693a      	ldr	r2, [r7, #16]
 8008c04:	621a      	str	r2, [r3, #32]
}
 8008c06:	bf00      	nop
 8008c08:	371c      	adds	r7, #28
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c10:	4770      	bx	lr
 8008c12:	bf00      	nop
 8008c14:	40010000 	.word	0x40010000
 8008c18:	40010400 	.word	0x40010400

08008c1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	60f8      	str	r0, [r7, #12]
 8008c24:	60b9      	str	r1, [r7, #8]
 8008c26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6a1b      	ldr	r3, [r3, #32]
 8008c2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6a1b      	ldr	r3, [r3, #32]
 8008c32:	f023 0201 	bic.w	r2, r3, #1
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	699b      	ldr	r3, [r3, #24]
 8008c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	011b      	lsls	r3, r3, #4
 8008c4c:	693a      	ldr	r2, [r7, #16]
 8008c4e:	4313      	orrs	r3, r2
 8008c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008c52:	697b      	ldr	r3, [r7, #20]
 8008c54:	f023 030a 	bic.w	r3, r3, #10
 8008c58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008c5a:	697a      	ldr	r2, [r7, #20]
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	693a      	ldr	r2, [r7, #16]
 8008c66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	697a      	ldr	r2, [r7, #20]
 8008c6c:	621a      	str	r2, [r3, #32]
}
 8008c6e:	bf00      	nop
 8008c70:	371c      	adds	r7, #28
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr

08008c7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c7a:	b480      	push	{r7}
 8008c7c:	b087      	sub	sp, #28
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	60f8      	str	r0, [r7, #12]
 8008c82:	60b9      	str	r1, [r7, #8]
 8008c84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6a1b      	ldr	r3, [r3, #32]
 8008c8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	6a1b      	ldr	r3, [r3, #32]
 8008c90:	f023 0210 	bic.w	r2, r3, #16
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	699b      	ldr	r3, [r3, #24]
 8008c9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ca4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	031b      	lsls	r3, r3, #12
 8008caa:	693a      	ldr	r2, [r7, #16]
 8008cac:	4313      	orrs	r3, r2
 8008cae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008cb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	011b      	lsls	r3, r3, #4
 8008cbc:	697a      	ldr	r2, [r7, #20]
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	693a      	ldr	r2, [r7, #16]
 8008cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	697a      	ldr	r2, [r7, #20]
 8008ccc:	621a      	str	r2, [r3, #32]
}
 8008cce:	bf00      	nop
 8008cd0:	371c      	adds	r7, #28
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr

08008cda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008cda:	b480      	push	{r7}
 8008cdc:	b085      	sub	sp, #20
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008cf0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008cf2:	683a      	ldr	r2, [r7, #0]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	f043 0307 	orr.w	r3, r3, #7
 8008cfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	68fa      	ldr	r2, [r7, #12]
 8008d02:	609a      	str	r2, [r3, #8]
}
 8008d04:	bf00      	nop
 8008d06:	3714      	adds	r7, #20
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr

08008d10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b087      	sub	sp, #28
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	60f8      	str	r0, [r7, #12]
 8008d18:	60b9      	str	r1, [r7, #8]
 8008d1a:	607a      	str	r2, [r7, #4]
 8008d1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	689b      	ldr	r3, [r3, #8]
 8008d22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008d2c:	683b      	ldr	r3, [r7, #0]
 8008d2e:	021a      	lsls	r2, r3, #8
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	431a      	orrs	r2, r3
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	4313      	orrs	r3, r2
 8008d38:	697a      	ldr	r2, [r7, #20]
 8008d3a:	4313      	orrs	r3, r2
 8008d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	697a      	ldr	r2, [r7, #20]
 8008d42:	609a      	str	r2, [r3, #8]
}
 8008d44:	bf00      	nop
 8008d46:	371c      	adds	r7, #28
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr

08008d50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b087      	sub	sp, #28
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	60f8      	str	r0, [r7, #12]
 8008d58:	60b9      	str	r1, [r7, #8]
 8008d5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	f003 031f 	and.w	r3, r3, #31
 8008d62:	2201      	movs	r2, #1
 8008d64:	fa02 f303 	lsl.w	r3, r2, r3
 8008d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	6a1a      	ldr	r2, [r3, #32]
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	43db      	mvns	r3, r3
 8008d72:	401a      	ands	r2, r3
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6a1a      	ldr	r2, [r3, #32]
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	f003 031f 	and.w	r3, r3, #31
 8008d82:	6879      	ldr	r1, [r7, #4]
 8008d84:	fa01 f303 	lsl.w	r3, r1, r3
 8008d88:	431a      	orrs	r2, r3
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	621a      	str	r2, [r3, #32]
}
 8008d8e:	bf00      	nop
 8008d90:	371c      	adds	r7, #28
 8008d92:	46bd      	mov	sp, r7
 8008d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d98:	4770      	bx	lr
	...

08008d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008d9c:	b480      	push	{r7}
 8008d9e:	b085      	sub	sp, #20
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
 8008da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d101      	bne.n	8008db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008db0:	2302      	movs	r3, #2
 8008db2:	e05a      	b.n	8008e6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	2201      	movs	r2, #1
 8008db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2202      	movs	r2, #2
 8008dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	685b      	ldr	r3, [r3, #4]
 8008dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	689b      	ldr	r3, [r3, #8]
 8008dd2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008dda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	68fa      	ldr	r2, [r7, #12]
 8008de2:	4313      	orrs	r3, r2
 8008de4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	68fa      	ldr	r2, [r7, #12]
 8008dec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a21      	ldr	r2, [pc, #132]	@ (8008e78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d022      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e00:	d01d      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	4a1d      	ldr	r2, [pc, #116]	@ (8008e7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008e08:	4293      	cmp	r3, r2
 8008e0a:	d018      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a1b      	ldr	r2, [pc, #108]	@ (8008e80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008e12:	4293      	cmp	r3, r2
 8008e14:	d013      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a1a      	ldr	r2, [pc, #104]	@ (8008e84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	d00e      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a18      	ldr	r2, [pc, #96]	@ (8008e88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d009      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4a17      	ldr	r2, [pc, #92]	@ (8008e8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	d004      	beq.n	8008e3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	4a15      	ldr	r2, [pc, #84]	@ (8008e90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d10c      	bne.n	8008e58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008e44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	68ba      	ldr	r2, [r7, #8]
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	68ba      	ldr	r2, [r7, #8]
 8008e56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008e68:	2300      	movs	r3, #0
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3714      	adds	r7, #20
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e74:	4770      	bx	lr
 8008e76:	bf00      	nop
 8008e78:	40010000 	.word	0x40010000
 8008e7c:	40000400 	.word	0x40000400
 8008e80:	40000800 	.word	0x40000800
 8008e84:	40000c00 	.word	0x40000c00
 8008e88:	40010400 	.word	0x40010400
 8008e8c:	40014000 	.word	0x40014000
 8008e90:	40001800 	.word	0x40001800

08008e94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d101      	bne.n	8008ece <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e042      	b.n	8008f54 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d106      	bne.n	8008ee8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f7f9 fdc4 	bl	8002a70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2224      	movs	r2, #36	@ 0x24
 8008eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68da      	ldr	r2, [r3, #12]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008efe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 ff95 	bl	8009e30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	691a      	ldr	r2, [r3, #16]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008f14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	695a      	ldr	r2, [r3, #20]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008f24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	68da      	ldr	r2, [r3, #12]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2200      	movs	r2, #0
 8008f3a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2220      	movs	r2, #32
 8008f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2220      	movs	r2, #32
 8008f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	2200      	movs	r2, #0
 8008f50:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	3708      	adds	r7, #8
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	bd80      	pop	{r7, pc}

08008f5c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008f5c:	b580      	push	{r7, lr}
 8008f5e:	b08c      	sub	sp, #48	@ 0x30
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	4613      	mov	r3, r2
 8008f68:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f70:	b2db      	uxtb	r3, r3
 8008f72:	2b20      	cmp	r3, #32
 8008f74:	d162      	bne.n	800903c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d002      	beq.n	8008f82 <HAL_UART_Transmit_DMA+0x26>
 8008f7c:	88fb      	ldrh	r3, [r7, #6]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d101      	bne.n	8008f86 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008f82:	2301      	movs	r3, #1
 8008f84:	e05b      	b.n	800903e <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8008f86:	68ba      	ldr	r2, [r7, #8]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	88fa      	ldrh	r2, [r7, #6]
 8008f90:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	88fa      	ldrh	r2, [r7, #6]
 8008f96:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2221      	movs	r2, #33	@ 0x21
 8008fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008faa:	4a27      	ldr	r2, [pc, #156]	@ (8009048 <HAL_UART_Transmit_DMA+0xec>)
 8008fac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb2:	4a26      	ldr	r2, [pc, #152]	@ (800904c <HAL_UART_Transmit_DMA+0xf0>)
 8008fb4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fba:	4a25      	ldr	r2, [pc, #148]	@ (8009050 <HAL_UART_Transmit_DMA+0xf4>)
 8008fbc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008fc6:	f107 0308 	add.w	r3, r7, #8
 8008fca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd2:	6819      	ldr	r1, [r3, #0]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	3304      	adds	r3, #4
 8008fda:	461a      	mov	r2, r3
 8008fdc:	88fb      	ldrh	r3, [r7, #6]
 8008fde:	f7fb fb65 	bl	80046ac <HAL_DMA_Start_IT>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d008      	beq.n	8008ffa <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2210      	movs	r2, #16
 8008fec:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2220      	movs	r2, #32
 8008ff2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e021      	b.n	800903e <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009002:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	3314      	adds	r3, #20
 800900a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	e853 3f00 	ldrex	r3, [r3]
 8009012:	617b      	str	r3, [r7, #20]
   return(result);
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800901a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	3314      	adds	r3, #20
 8009022:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009024:	627a      	str	r2, [r7, #36]	@ 0x24
 8009026:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009028:	6a39      	ldr	r1, [r7, #32]
 800902a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800902c:	e841 2300 	strex	r3, r2, [r1]
 8009030:	61fb      	str	r3, [r7, #28]
   return(result);
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d1e5      	bne.n	8009004 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8009038:	2300      	movs	r3, #0
 800903a:	e000      	b.n	800903e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 800903c:	2302      	movs	r3, #2
  }
}
 800903e:	4618      	mov	r0, r3
 8009040:	3730      	adds	r7, #48	@ 0x30
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	080096ad 	.word	0x080096ad
 800904c:	08009747 	.word	0x08009747
 8009050:	080098cb 	.word	0x080098cb

08009054 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b08c      	sub	sp, #48	@ 0x30
 8009058:	af00      	add	r7, sp, #0
 800905a:	60f8      	str	r0, [r7, #12]
 800905c:	60b9      	str	r1, [r7, #8]
 800905e:	4613      	mov	r3, r2
 8009060:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009068:	b2db      	uxtb	r3, r3
 800906a:	2b20      	cmp	r3, #32
 800906c:	d146      	bne.n	80090fc <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d002      	beq.n	800907a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009074:	88fb      	ldrh	r3, [r7, #6]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d101      	bne.n	800907e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	e03f      	b.n	80090fe <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2201      	movs	r2, #1
 8009082:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800908a:	88fb      	ldrh	r3, [r7, #6]
 800908c:	461a      	mov	r2, r3
 800908e:	68b9      	ldr	r1, [r7, #8]
 8009090:	68f8      	ldr	r0, [r7, #12]
 8009092:	f000 fc65 	bl	8009960 <UART_Start_Receive_DMA>
 8009096:	4603      	mov	r3, r0
 8009098:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d125      	bne.n	80090f0 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80090a4:	2300      	movs	r3, #0
 80090a6:	613b      	str	r3, [r7, #16]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	613b      	str	r3, [r7, #16]
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	613b      	str	r3, [r7, #16]
 80090b8:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	330c      	adds	r3, #12
 80090c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	e853 3f00 	ldrex	r3, [r3]
 80090c8:	617b      	str	r3, [r7, #20]
   return(result);
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	f043 0310 	orr.w	r3, r3, #16
 80090d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	330c      	adds	r3, #12
 80090d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80090da:	627a      	str	r2, [r7, #36]	@ 0x24
 80090dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090de:	6a39      	ldr	r1, [r7, #32]
 80090e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090e2:	e841 2300 	strex	r3, r2, [r1]
 80090e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80090e8:	69fb      	ldr	r3, [r7, #28]
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d1e5      	bne.n	80090ba <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80090ee:	e002      	b.n	80090f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80090f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80090fa:	e000      	b.n	80090fe <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80090fc:	2302      	movs	r3, #2
  }
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3730      	adds	r7, #48	@ 0x30
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}
	...

08009108 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b0ba      	sub	sp, #232	@ 0xe8
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	68db      	ldr	r3, [r3, #12]
 8009120:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	695b      	ldr	r3, [r3, #20]
 800912a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800912e:	2300      	movs	r3, #0
 8009130:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009134:	2300      	movs	r3, #0
 8009136:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800913a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800913e:	f003 030f 	and.w	r3, r3, #15
 8009142:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009146:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800914a:	2b00      	cmp	r3, #0
 800914c:	d10f      	bne.n	800916e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800914e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009152:	f003 0320 	and.w	r3, r3, #32
 8009156:	2b00      	cmp	r3, #0
 8009158:	d009      	beq.n	800916e <HAL_UART_IRQHandler+0x66>
 800915a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800915e:	f003 0320 	and.w	r3, r3, #32
 8009162:	2b00      	cmp	r3, #0
 8009164:	d003      	beq.n	800916e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f000 fda4 	bl	8009cb4 <UART_Receive_IT>
      return;
 800916c:	e273      	b.n	8009656 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800916e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009172:	2b00      	cmp	r3, #0
 8009174:	f000 80de 	beq.w	8009334 <HAL_UART_IRQHandler+0x22c>
 8009178:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800917c:	f003 0301 	and.w	r3, r3, #1
 8009180:	2b00      	cmp	r3, #0
 8009182:	d106      	bne.n	8009192 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009188:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 80d1 	beq.w	8009334 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009192:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009196:	f003 0301 	and.w	r3, r3, #1
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00b      	beq.n	80091b6 <HAL_UART_IRQHandler+0xae>
 800919e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80091a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d005      	beq.n	80091b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ae:	f043 0201 	orr.w	r2, r3, #1
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091ba:	f003 0304 	and.w	r3, r3, #4
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d00b      	beq.n	80091da <HAL_UART_IRQHandler+0xd2>
 80091c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091c6:	f003 0301 	and.w	r3, r3, #1
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d005      	beq.n	80091da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091d2:	f043 0202 	orr.w	r2, r3, #2
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80091da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091de:	f003 0302 	and.w	r3, r3, #2
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d00b      	beq.n	80091fe <HAL_UART_IRQHandler+0xf6>
 80091e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80091ea:	f003 0301 	and.w	r3, r3, #1
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d005      	beq.n	80091fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091f6:	f043 0204 	orr.w	r2, r3, #4
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80091fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009202:	f003 0308 	and.w	r3, r3, #8
 8009206:	2b00      	cmp	r3, #0
 8009208:	d011      	beq.n	800922e <HAL_UART_IRQHandler+0x126>
 800920a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800920e:	f003 0320 	and.w	r3, r3, #32
 8009212:	2b00      	cmp	r3, #0
 8009214:	d105      	bne.n	8009222 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	2b00      	cmp	r3, #0
 8009220:	d005      	beq.n	800922e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009226:	f043 0208 	orr.w	r2, r3, #8
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009232:	2b00      	cmp	r3, #0
 8009234:	f000 820a 	beq.w	800964c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800923c:	f003 0320 	and.w	r3, r3, #32
 8009240:	2b00      	cmp	r3, #0
 8009242:	d008      	beq.n	8009256 <HAL_UART_IRQHandler+0x14e>
 8009244:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009248:	f003 0320 	and.w	r3, r3, #32
 800924c:	2b00      	cmp	r3, #0
 800924e:	d002      	beq.n	8009256 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009250:	6878      	ldr	r0, [r7, #4]
 8009252:	f000 fd2f 	bl	8009cb4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	695b      	ldr	r3, [r3, #20]
 800925c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009260:	2b40      	cmp	r3, #64	@ 0x40
 8009262:	bf0c      	ite	eq
 8009264:	2301      	moveq	r3, #1
 8009266:	2300      	movne	r3, #0
 8009268:	b2db      	uxtb	r3, r3
 800926a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009272:	f003 0308 	and.w	r3, r3, #8
 8009276:	2b00      	cmp	r3, #0
 8009278:	d103      	bne.n	8009282 <HAL_UART_IRQHandler+0x17a>
 800927a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800927e:	2b00      	cmp	r3, #0
 8009280:	d04f      	beq.n	8009322 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 fc3a 	bl	8009afc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	695b      	ldr	r3, [r3, #20]
 800928e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009292:	2b40      	cmp	r3, #64	@ 0x40
 8009294:	d141      	bne.n	800931a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	3314      	adds	r3, #20
 800929c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80092a4:	e853 3f00 	ldrex	r3, [r3]
 80092a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80092ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	3314      	adds	r3, #20
 80092be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80092c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80092c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80092ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80092d2:	e841 2300 	strex	r3, r2, [r1]
 80092d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80092da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d1d9      	bne.n	8009296 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d013      	beq.n	8009312 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092ee:	4a8a      	ldr	r2, [pc, #552]	@ (8009518 <HAL_UART_IRQHandler+0x410>)
 80092f0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f6:	4618      	mov	r0, r3
 80092f8:	f7fb faa0 	bl	800483c <HAL_DMA_Abort_IT>
 80092fc:	4603      	mov	r3, r0
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d016      	beq.n	8009330 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009306:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800930c:	4610      	mov	r0, r2
 800930e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009310:	e00e      	b.n	8009330 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 f9c0 	bl	8009698 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009318:	e00a      	b.n	8009330 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	f000 f9bc 	bl	8009698 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009320:	e006      	b.n	8009330 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f9b8 	bl	8009698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2200      	movs	r2, #0
 800932c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800932e:	e18d      	b.n	800964c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009330:	bf00      	nop
    return;
 8009332:	e18b      	b.n	800964c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009338:	2b01      	cmp	r3, #1
 800933a:	f040 8167 	bne.w	800960c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800933e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009342:	f003 0310 	and.w	r3, r3, #16
 8009346:	2b00      	cmp	r3, #0
 8009348:	f000 8160 	beq.w	800960c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800934c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009350:	f003 0310 	and.w	r3, r3, #16
 8009354:	2b00      	cmp	r3, #0
 8009356:	f000 8159 	beq.w	800960c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800935a:	2300      	movs	r3, #0
 800935c:	60bb      	str	r3, [r7, #8]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	60bb      	str	r3, [r7, #8]
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	60bb      	str	r3, [r7, #8]
 800936e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	695b      	ldr	r3, [r3, #20]
 8009376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800937a:	2b40      	cmp	r3, #64	@ 0x40
 800937c:	f040 80ce 	bne.w	800951c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800938c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009390:	2b00      	cmp	r3, #0
 8009392:	f000 80a9 	beq.w	80094e8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800939a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800939e:	429a      	cmp	r2, r3
 80093a0:	f080 80a2 	bcs.w	80094e8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80093aa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093b0:	69db      	ldr	r3, [r3, #28]
 80093b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093b6:	f000 8088 	beq.w	80094ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	330c      	adds	r3, #12
 80093c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80093c8:	e853 3f00 	ldrex	r3, [r3]
 80093cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80093d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80093d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80093d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	330c      	adds	r3, #12
 80093e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80093e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80093ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80093f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80093f6:	e841 2300 	strex	r3, r2, [r1]
 80093fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80093fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009402:	2b00      	cmp	r3, #0
 8009404:	d1d9      	bne.n	80093ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	3314      	adds	r3, #20
 800940c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009410:	e853 3f00 	ldrex	r3, [r3]
 8009414:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009416:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009418:	f023 0301 	bic.w	r3, r3, #1
 800941c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	3314      	adds	r3, #20
 8009426:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800942a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800942e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009430:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009432:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009436:	e841 2300 	strex	r3, r2, [r1]
 800943a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800943c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800943e:	2b00      	cmp	r3, #0
 8009440:	d1e1      	bne.n	8009406 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3314      	adds	r3, #20
 8009448:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800944c:	e853 3f00 	ldrex	r3, [r3]
 8009450:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009452:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009454:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009458:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3314      	adds	r3, #20
 8009462:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009466:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009468:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800946c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800946e:	e841 2300 	strex	r3, r2, [r1]
 8009472:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009476:	2b00      	cmp	r3, #0
 8009478:	d1e3      	bne.n	8009442 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2220      	movs	r2, #32
 800947e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	2200      	movs	r2, #0
 8009486:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	330c      	adds	r3, #12
 800948e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009490:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009492:	e853 3f00 	ldrex	r3, [r3]
 8009496:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009498:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800949a:	f023 0310 	bic.w	r3, r3, #16
 800949e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	330c      	adds	r3, #12
 80094a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80094ac:	65ba      	str	r2, [r7, #88]	@ 0x58
 80094ae:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094b0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80094b2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094b4:	e841 2300 	strex	r3, r2, [r1]
 80094b8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80094ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d1e3      	bne.n	8009488 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094c4:	4618      	mov	r0, r3
 80094c6:	f7fb f949 	bl	800475c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2202      	movs	r2, #2
 80094ce:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80094d8:	b29b      	uxth	r3, r3
 80094da:	1ad3      	subs	r3, r2, r3
 80094dc:	b29b      	uxth	r3, r3
 80094de:	4619      	mov	r1, r3
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f7f8 fa15 	bl	8001910 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80094e6:	e0b3      	b.n	8009650 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80094ec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80094f0:	429a      	cmp	r2, r3
 80094f2:	f040 80ad 	bne.w	8009650 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094fa:	69db      	ldr	r3, [r3, #28]
 80094fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009500:	f040 80a6 	bne.w	8009650 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2202      	movs	r2, #2
 8009508:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800950e:	4619      	mov	r1, r3
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f7f8 f9fd 	bl	8001910 <HAL_UARTEx_RxEventCallback>
      return;
 8009516:	e09b      	b.n	8009650 <HAL_UART_IRQHandler+0x548>
 8009518:	08009bc3 	.word	0x08009bc3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009524:	b29b      	uxth	r3, r3
 8009526:	1ad3      	subs	r3, r2, r3
 8009528:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009530:	b29b      	uxth	r3, r3
 8009532:	2b00      	cmp	r3, #0
 8009534:	f000 808e 	beq.w	8009654 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009538:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800953c:	2b00      	cmp	r3, #0
 800953e:	f000 8089 	beq.w	8009654 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	330c      	adds	r3, #12
 8009548:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800954a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800954c:	e853 3f00 	ldrex	r3, [r3]
 8009550:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009554:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009558:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	330c      	adds	r3, #12
 8009562:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009566:	647a      	str	r2, [r7, #68]	@ 0x44
 8009568:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800956a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800956c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800956e:	e841 2300 	strex	r3, r2, [r1]
 8009572:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1e3      	bne.n	8009542 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	3314      	adds	r3, #20
 8009580:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009584:	e853 3f00 	ldrex	r3, [r3]
 8009588:	623b      	str	r3, [r7, #32]
   return(result);
 800958a:	6a3b      	ldr	r3, [r7, #32]
 800958c:	f023 0301 	bic.w	r3, r3, #1
 8009590:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	3314      	adds	r3, #20
 800959a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800959e:	633a      	str	r2, [r7, #48]	@ 0x30
 80095a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095a6:	e841 2300 	strex	r3, r2, [r1]
 80095aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80095ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d1e3      	bne.n	800957a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2220      	movs	r2, #32
 80095b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	330c      	adds	r3, #12
 80095c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	e853 3f00 	ldrex	r3, [r3]
 80095ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f023 0310 	bic.w	r3, r3, #16
 80095d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	330c      	adds	r3, #12
 80095e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80095e4:	61fa      	str	r2, [r7, #28]
 80095e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e8:	69b9      	ldr	r1, [r7, #24]
 80095ea:	69fa      	ldr	r2, [r7, #28]
 80095ec:	e841 2300 	strex	r3, r2, [r1]
 80095f0:	617b      	str	r3, [r7, #20]
   return(result);
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1e3      	bne.n	80095c0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2202      	movs	r2, #2
 80095fc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80095fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009602:	4619      	mov	r1, r3
 8009604:	6878      	ldr	r0, [r7, #4]
 8009606:	f7f8 f983 	bl	8001910 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800960a:	e023      	b.n	8009654 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800960c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009614:	2b00      	cmp	r3, #0
 8009616:	d009      	beq.n	800962c <HAL_UART_IRQHandler+0x524>
 8009618:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800961c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009620:	2b00      	cmp	r3, #0
 8009622:	d003      	beq.n	800962c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 fadd 	bl	8009be4 <UART_Transmit_IT>
    return;
 800962a:	e014      	b.n	8009656 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800962c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009634:	2b00      	cmp	r3, #0
 8009636:	d00e      	beq.n	8009656 <HAL_UART_IRQHandler+0x54e>
 8009638:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800963c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009640:	2b00      	cmp	r3, #0
 8009642:	d008      	beq.n	8009656 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f000 fb1d 	bl	8009c84 <UART_EndTransmit_IT>
    return;
 800964a:	e004      	b.n	8009656 <HAL_UART_IRQHandler+0x54e>
    return;
 800964c:	bf00      	nop
 800964e:	e002      	b.n	8009656 <HAL_UART_IRQHandler+0x54e>
      return;
 8009650:	bf00      	nop
 8009652:	e000      	b.n	8009656 <HAL_UART_IRQHandler+0x54e>
      return;
 8009654:	bf00      	nop
  }
}
 8009656:	37e8      	adds	r7, #232	@ 0xe8
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800965c:	b480      	push	{r7}
 800965e:	b083      	sub	sp, #12
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009664:	bf00      	nop
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
 8009676:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009678:	bf00      	nop
 800967a:	370c      	adds	r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009682:	4770      	bx	lr

08009684 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800968c:	bf00      	nop
 800968e:	370c      	adds	r7, #12
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr

08009698 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009698:	b480      	push	{r7}
 800969a:	b083      	sub	sp, #12
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80096a0:	bf00      	nop
 80096a2:	370c      	adds	r7, #12
 80096a4:	46bd      	mov	sp, r7
 80096a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096aa:	4770      	bx	lr

080096ac <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b090      	sub	sp, #64	@ 0x40
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d137      	bne.n	8009738 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80096c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096ca:	2200      	movs	r2, #0
 80096cc:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80096ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	3314      	adds	r3, #20
 80096d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d8:	e853 3f00 	ldrex	r3, [r3]
 80096dc:	623b      	str	r3, [r7, #32]
   return(result);
 80096de:	6a3b      	ldr	r3, [r7, #32]
 80096e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096e4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80096e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3314      	adds	r3, #20
 80096ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80096ee:	633a      	str	r2, [r7, #48]	@ 0x30
 80096f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096f6:	e841 2300 	strex	r3, r2, [r1]
 80096fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1e5      	bne.n	80096ce <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009702:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	330c      	adds	r3, #12
 8009708:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	e853 3f00 	ldrex	r3, [r3]
 8009710:	60fb      	str	r3, [r7, #12]
   return(result);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009718:	637b      	str	r3, [r7, #52]	@ 0x34
 800971a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	330c      	adds	r3, #12
 8009720:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009722:	61fa      	str	r2, [r7, #28]
 8009724:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009726:	69b9      	ldr	r1, [r7, #24]
 8009728:	69fa      	ldr	r2, [r7, #28]
 800972a:	e841 2300 	strex	r3, r2, [r1]
 800972e:	617b      	str	r3, [r7, #20]
   return(result);
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d1e5      	bne.n	8009702 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009736:	e002      	b.n	800973e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009738:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800973a:	f7f8 fa61 	bl	8001c00 <HAL_UART_TxCpltCallback>
}
 800973e:	bf00      	nop
 8009740:	3740      	adds	r7, #64	@ 0x40
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}

08009746 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009746:	b580      	push	{r7, lr}
 8009748:	b084      	sub	sp, #16
 800974a:	af00      	add	r7, sp, #0
 800974c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009752:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009754:	68f8      	ldr	r0, [r7, #12]
 8009756:	f7ff ff81 	bl	800965c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800975a:	bf00      	nop
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b09c      	sub	sp, #112	@ 0x70
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800976e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800977a:	2b00      	cmp	r3, #0
 800977c:	d172      	bne.n	8009864 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800977e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009780:	2200      	movs	r2, #0
 8009782:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009784:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	330c      	adds	r3, #12
 800978a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800978e:	e853 3f00 	ldrex	r3, [r3]
 8009792:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009794:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009796:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800979a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800979c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	330c      	adds	r3, #12
 80097a2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80097a4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80097a6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80097aa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80097ac:	e841 2300 	strex	r3, r2, [r1]
 80097b0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80097b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d1e5      	bne.n	8009784 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	3314      	adds	r3, #20
 80097be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c2:	e853 3f00 	ldrex	r3, [r3]
 80097c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80097c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097ca:	f023 0301 	bic.w	r3, r3, #1
 80097ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80097d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	3314      	adds	r3, #20
 80097d6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80097d8:	647a      	str	r2, [r7, #68]	@ 0x44
 80097da:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097e0:	e841 2300 	strex	r3, r2, [r1]
 80097e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80097e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d1e5      	bne.n	80097b8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	3314      	adds	r3, #20
 80097f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f6:	e853 3f00 	ldrex	r3, [r3]
 80097fa:	623b      	str	r3, [r7, #32]
   return(result);
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009802:	663b      	str	r3, [r7, #96]	@ 0x60
 8009804:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	3314      	adds	r3, #20
 800980a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800980c:	633a      	str	r2, [r7, #48]	@ 0x30
 800980e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009810:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009814:	e841 2300 	strex	r3, r2, [r1]
 8009818:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	2b00      	cmp	r3, #0
 800981e:	d1e5      	bne.n	80097ec <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009820:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009822:	2220      	movs	r2, #32
 8009824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009828:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800982a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800982c:	2b01      	cmp	r3, #1
 800982e:	d119      	bne.n	8009864 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009830:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	330c      	adds	r3, #12
 8009836:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009838:	693b      	ldr	r3, [r7, #16]
 800983a:	e853 3f00 	ldrex	r3, [r3]
 800983e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f023 0310 	bic.w	r3, r3, #16
 8009846:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009848:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	330c      	adds	r3, #12
 800984e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009850:	61fa      	str	r2, [r7, #28]
 8009852:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009854:	69b9      	ldr	r1, [r7, #24]
 8009856:	69fa      	ldr	r2, [r7, #28]
 8009858:	e841 2300 	strex	r3, r2, [r1]
 800985c:	617b      	str	r3, [r7, #20]
   return(result);
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d1e5      	bne.n	8009830 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009864:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009866:	2200      	movs	r2, #0
 8009868:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800986a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800986c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800986e:	2b01      	cmp	r3, #1
 8009870:	d106      	bne.n	8009880 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009872:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009874:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009876:	4619      	mov	r1, r3
 8009878:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800987a:	f7f8 f849 	bl	8001910 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800987e:	e002      	b.n	8009886 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8009880:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009882:	f7ff fef5 	bl	8009670 <HAL_UART_RxCpltCallback>
}
 8009886:	bf00      	nop
 8009888:	3770      	adds	r7, #112	@ 0x70
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}

0800988e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800988e:	b580      	push	{r7, lr}
 8009890:	b084      	sub	sp, #16
 8009892:	af00      	add	r7, sp, #0
 8009894:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800989a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2201      	movs	r2, #1
 80098a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098a6:	2b01      	cmp	r3, #1
 80098a8:	d108      	bne.n	80098bc <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80098ae:	085b      	lsrs	r3, r3, #1
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	4619      	mov	r1, r3
 80098b4:	68f8      	ldr	r0, [r7, #12]
 80098b6:	f7f8 f82b 	bl	8001910 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80098ba:	e002      	b.n	80098c2 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80098bc:	68f8      	ldr	r0, [r7, #12]
 80098be:	f7ff fee1 	bl	8009684 <HAL_UART_RxHalfCpltCallback>
}
 80098c2:	bf00      	nop
 80098c4:	3710      	adds	r7, #16
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}

080098ca <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	b084      	sub	sp, #16
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80098d2:	2300      	movs	r3, #0
 80098d4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098da:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	695b      	ldr	r3, [r3, #20]
 80098e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098e6:	2b80      	cmp	r3, #128	@ 0x80
 80098e8:	bf0c      	ite	eq
 80098ea:	2301      	moveq	r3, #1
 80098ec:	2300      	movne	r3, #0
 80098ee:	b2db      	uxtb	r3, r3
 80098f0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098f8:	b2db      	uxtb	r3, r3
 80098fa:	2b21      	cmp	r3, #33	@ 0x21
 80098fc:	d108      	bne.n	8009910 <UART_DMAError+0x46>
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d005      	beq.n	8009910 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009904:	68bb      	ldr	r3, [r7, #8]
 8009906:	2200      	movs	r2, #0
 8009908:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800990a:	68b8      	ldr	r0, [r7, #8]
 800990c:	f000 f8ce 	bl	8009aac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	695b      	ldr	r3, [r3, #20]
 8009916:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800991a:	2b40      	cmp	r3, #64	@ 0x40
 800991c:	bf0c      	ite	eq
 800991e:	2301      	moveq	r3, #1
 8009920:	2300      	movne	r3, #0
 8009922:	b2db      	uxtb	r3, r3
 8009924:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800992c:	b2db      	uxtb	r3, r3
 800992e:	2b22      	cmp	r3, #34	@ 0x22
 8009930:	d108      	bne.n	8009944 <UART_DMAError+0x7a>
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d005      	beq.n	8009944 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	2200      	movs	r2, #0
 800993c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800993e:	68b8      	ldr	r0, [r7, #8]
 8009940:	f000 f8dc 	bl	8009afc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009948:	f043 0210 	orr.w	r2, r3, #16
 800994c:	68bb      	ldr	r3, [r7, #8]
 800994e:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009950:	68b8      	ldr	r0, [r7, #8]
 8009952:	f7ff fea1 	bl	8009698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009956:	bf00      	nop
 8009958:	3710      	adds	r7, #16
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
	...

08009960 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b098      	sub	sp, #96	@ 0x60
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	4613      	mov	r3, r2
 800996c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800996e:	68ba      	ldr	r2, [r7, #8]
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	88fa      	ldrh	r2, [r7, #6]
 8009978:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2200      	movs	r2, #0
 800997e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	2222      	movs	r2, #34	@ 0x22
 8009984:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800998c:	4a44      	ldr	r2, [pc, #272]	@ (8009aa0 <UART_Start_Receive_DMA+0x140>)
 800998e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009994:	4a43      	ldr	r2, [pc, #268]	@ (8009aa4 <UART_Start_Receive_DMA+0x144>)
 8009996:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800999c:	4a42      	ldr	r2, [pc, #264]	@ (8009aa8 <UART_Start_Receive_DMA+0x148>)
 800999e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099a4:	2200      	movs	r2, #0
 80099a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80099a8:	f107 0308 	add.w	r3, r7, #8
 80099ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	3304      	adds	r3, #4
 80099b8:	4619      	mov	r1, r3
 80099ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099bc:	681a      	ldr	r2, [r3, #0]
 80099be:	88fb      	ldrh	r3, [r7, #6]
 80099c0:	f7fa fe74 	bl	80046ac <HAL_DMA_Start_IT>
 80099c4:	4603      	mov	r3, r0
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d008      	beq.n	80099dc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	2210      	movs	r2, #16
 80099ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	2220      	movs	r2, #32
 80099d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80099d8:	2301      	movs	r3, #1
 80099da:	e05d      	b.n	8009a98 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80099dc:	2300      	movs	r3, #0
 80099de:	613b      	str	r3, [r7, #16]
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	613b      	str	r3, [r7, #16]
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	685b      	ldr	r3, [r3, #4]
 80099ee:	613b      	str	r3, [r7, #16]
 80099f0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	691b      	ldr	r3, [r3, #16]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d019      	beq.n	8009a2e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	330c      	adds	r3, #12
 8009a00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a04:	e853 3f00 	ldrex	r3, [r3]
 8009a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	330c      	adds	r3, #12
 8009a18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a1a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a1e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009a20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a22:	e841 2300 	strex	r3, r2, [r1]
 8009a26:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009a28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d1e5      	bne.n	80099fa <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	3314      	adds	r3, #20
 8009a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a38:	e853 3f00 	ldrex	r3, [r3]
 8009a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a40:	f043 0301 	orr.w	r3, r3, #1
 8009a44:	657b      	str	r3, [r7, #84]	@ 0x54
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	3314      	adds	r3, #20
 8009a4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009a4e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009a50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a52:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009a54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009a56:	e841 2300 	strex	r3, r2, [r1]
 8009a5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d1e5      	bne.n	8009a2e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	3314      	adds	r3, #20
 8009a68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6a:	69bb      	ldr	r3, [r7, #24]
 8009a6c:	e853 3f00 	ldrex	r3, [r3]
 8009a70:	617b      	str	r3, [r7, #20]
   return(result);
 8009a72:	697b      	ldr	r3, [r7, #20]
 8009a74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a78:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	3314      	adds	r3, #20
 8009a80:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009a82:	627a      	str	r2, [r7, #36]	@ 0x24
 8009a84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a86:	6a39      	ldr	r1, [r7, #32]
 8009a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a8a:	e841 2300 	strex	r3, r2, [r1]
 8009a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d1e5      	bne.n	8009a62 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8009a96:	2300      	movs	r3, #0
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3760      	adds	r7, #96	@ 0x60
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}
 8009aa0:	08009763 	.word	0x08009763
 8009aa4:	0800988f 	.word	0x0800988f
 8009aa8:	080098cb 	.word	0x080098cb

08009aac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009aac:	b480      	push	{r7}
 8009aae:	b089      	sub	sp, #36	@ 0x24
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	330c      	adds	r3, #12
 8009aba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	e853 3f00 	ldrex	r3, [r3]
 8009ac2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009aca:	61fb      	str	r3, [r7, #28]
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	330c      	adds	r3, #12
 8009ad2:	69fa      	ldr	r2, [r7, #28]
 8009ad4:	61ba      	str	r2, [r7, #24]
 8009ad6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad8:	6979      	ldr	r1, [r7, #20]
 8009ada:	69ba      	ldr	r2, [r7, #24]
 8009adc:	e841 2300 	strex	r3, r2, [r1]
 8009ae0:	613b      	str	r3, [r7, #16]
   return(result);
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d1e5      	bne.n	8009ab4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2220      	movs	r2, #32
 8009aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8009af0:	bf00      	nop
 8009af2:	3724      	adds	r7, #36	@ 0x24
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b095      	sub	sp, #84	@ 0x54
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	330c      	adds	r3, #12
 8009b0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b0e:	e853 3f00 	ldrex	r3, [r3]
 8009b12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	330c      	adds	r3, #12
 8009b22:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b24:	643a      	str	r2, [r7, #64]	@ 0x40
 8009b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b2c:	e841 2300 	strex	r3, r2, [r1]
 8009b30:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d1e5      	bne.n	8009b04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	3314      	adds	r3, #20
 8009b3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b40:	6a3b      	ldr	r3, [r7, #32]
 8009b42:	e853 3f00 	ldrex	r3, [r3]
 8009b46:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b48:	69fb      	ldr	r3, [r7, #28]
 8009b4a:	f023 0301 	bic.w	r3, r3, #1
 8009b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	3314      	adds	r3, #20
 8009b56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009b5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b60:	e841 2300 	strex	r3, r2, [r1]
 8009b64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d1e5      	bne.n	8009b38 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d119      	bne.n	8009ba8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	330c      	adds	r3, #12
 8009b7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	e853 3f00 	ldrex	r3, [r3]
 8009b82:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	f023 0310 	bic.w	r3, r3, #16
 8009b8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	330c      	adds	r3, #12
 8009b92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009b94:	61ba      	str	r2, [r7, #24]
 8009b96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b98:	6979      	ldr	r1, [r7, #20]
 8009b9a:	69ba      	ldr	r2, [r7, #24]
 8009b9c:	e841 2300 	strex	r3, r2, [r1]
 8009ba0:	613b      	str	r3, [r7, #16]
   return(result);
 8009ba2:	693b      	ldr	r3, [r7, #16]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d1e5      	bne.n	8009b74 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2220      	movs	r2, #32
 8009bac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009bb6:	bf00      	nop
 8009bb8:	3754      	adds	r7, #84	@ 0x54
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc0:	4770      	bx	lr

08009bc2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b084      	sub	sp, #16
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f7ff fd5e 	bl	8009698 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009bdc:	bf00      	nop
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009be4:	b480      	push	{r7}
 8009be6:	b085      	sub	sp, #20
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	2b21      	cmp	r3, #33	@ 0x21
 8009bf6:	d13e      	bne.n	8009c76 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	689b      	ldr	r3, [r3, #8]
 8009bfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009c00:	d114      	bne.n	8009c2c <UART_Transmit_IT+0x48>
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	691b      	ldr	r3, [r3, #16]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d110      	bne.n	8009c2c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6a1b      	ldr	r3, [r3, #32]
 8009c0e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	881b      	ldrh	r3, [r3, #0]
 8009c14:	461a      	mov	r2, r3
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c1e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6a1b      	ldr	r3, [r3, #32]
 8009c24:	1c9a      	adds	r2, r3, #2
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	621a      	str	r2, [r3, #32]
 8009c2a:	e008      	b.n	8009c3e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6a1b      	ldr	r3, [r3, #32]
 8009c30:	1c59      	adds	r1, r3, #1
 8009c32:	687a      	ldr	r2, [r7, #4]
 8009c34:	6211      	str	r1, [r2, #32]
 8009c36:	781a      	ldrb	r2, [r3, #0]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	3b01      	subs	r3, #1
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	4619      	mov	r1, r3
 8009c4c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d10f      	bne.n	8009c72 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68da      	ldr	r2, [r3, #12]
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009c60:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68da      	ldr	r2, [r3, #12]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c70:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009c72:	2300      	movs	r3, #0
 8009c74:	e000      	b.n	8009c78 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009c76:	2302      	movs	r3, #2
  }
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3714      	adds	r7, #20
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b082      	sub	sp, #8
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	68da      	ldr	r2, [r3, #12]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c9a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2220      	movs	r2, #32
 8009ca0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f7f7 ffab 	bl	8001c00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009caa:	2300      	movs	r3, #0
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	3708      	adds	r7, #8
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	bd80      	pop	{r7, pc}

08009cb4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b08c      	sub	sp, #48	@ 0x30
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009cca:	b2db      	uxtb	r3, r3
 8009ccc:	2b22      	cmp	r3, #34	@ 0x22
 8009cce:	f040 80aa 	bne.w	8009e26 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cda:	d115      	bne.n	8009d08 <UART_Receive_IT+0x54>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	691b      	ldr	r3, [r3, #16]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d111      	bne.n	8009d08 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	685b      	ldr	r3, [r3, #4]
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cf6:	b29a      	uxth	r2, r3
 8009cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cfa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d00:	1c9a      	adds	r2, r3, #2
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	629a      	str	r2, [r3, #40]	@ 0x28
 8009d06:	e024      	b.n	8009d52 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	689b      	ldr	r3, [r3, #8]
 8009d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d16:	d007      	beq.n	8009d28 <UART_Receive_IT+0x74>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	689b      	ldr	r3, [r3, #8]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d10a      	bne.n	8009d36 <UART_Receive_IT+0x82>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	691b      	ldr	r3, [r3, #16]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d106      	bne.n	8009d36 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	b2da      	uxtb	r2, r3
 8009d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d32:	701a      	strb	r2, [r3, #0]
 8009d34:	e008      	b.n	8009d48 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	b2db      	uxtb	r3, r3
 8009d3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d42:	b2da      	uxtb	r2, r3
 8009d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d46:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d4c:	1c5a      	adds	r2, r3, #1
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	b29b      	uxth	r3, r3
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	4619      	mov	r1, r3
 8009d60:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d15d      	bne.n	8009e22 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68da      	ldr	r2, [r3, #12]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f022 0220 	bic.w	r2, r2, #32
 8009d74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	68da      	ldr	r2, [r3, #12]
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009d84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	695a      	ldr	r2, [r3, #20]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f022 0201 	bic.w	r2, r2, #1
 8009d94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2220      	movs	r2, #32
 8009d9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009da8:	2b01      	cmp	r3, #1
 8009daa:	d135      	bne.n	8009e18 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2200      	movs	r2, #0
 8009db0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	330c      	adds	r3, #12
 8009db8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	e853 3f00 	ldrex	r3, [r3]
 8009dc0:	613b      	str	r3, [r7, #16]
   return(result);
 8009dc2:	693b      	ldr	r3, [r7, #16]
 8009dc4:	f023 0310 	bic.w	r3, r3, #16
 8009dc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	330c      	adds	r3, #12
 8009dd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009dd2:	623a      	str	r2, [r7, #32]
 8009dd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dd6:	69f9      	ldr	r1, [r7, #28]
 8009dd8:	6a3a      	ldr	r2, [r7, #32]
 8009dda:	e841 2300 	strex	r3, r2, [r1]
 8009dde:	61bb      	str	r3, [r7, #24]
   return(result);
 8009de0:	69bb      	ldr	r3, [r7, #24]
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d1e5      	bne.n	8009db2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f003 0310 	and.w	r3, r3, #16
 8009df0:	2b10      	cmp	r3, #16
 8009df2:	d10a      	bne.n	8009e0a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009df4:	2300      	movs	r3, #0
 8009df6:	60fb      	str	r3, [r7, #12]
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	60fb      	str	r3, [r7, #12]
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	60fb      	str	r3, [r7, #12]
 8009e08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009e0e:	4619      	mov	r1, r3
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f7f7 fd7d 	bl	8001910 <HAL_UARTEx_RxEventCallback>
 8009e16:	e002      	b.n	8009e1e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f7ff fc29 	bl	8009670 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	e002      	b.n	8009e28 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009e22:	2300      	movs	r3, #0
 8009e24:	e000      	b.n	8009e28 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009e26:	2302      	movs	r3, #2
  }
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3730      	adds	r7, #48	@ 0x30
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}

08009e30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e34:	b0c0      	sub	sp, #256	@ 0x100
 8009e36:	af00      	add	r7, sp, #0
 8009e38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	691b      	ldr	r3, [r3, #16]
 8009e44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e4c:	68d9      	ldr	r1, [r3, #12]
 8009e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	ea40 0301 	orr.w	r3, r0, r1
 8009e58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e5e:	689a      	ldr	r2, [r3, #8]
 8009e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e64:	691b      	ldr	r3, [r3, #16]
 8009e66:	431a      	orrs	r2, r3
 8009e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e6c:	695b      	ldr	r3, [r3, #20]
 8009e6e:	431a      	orrs	r2, r3
 8009e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e74:	69db      	ldr	r3, [r3, #28]
 8009e76:	4313      	orrs	r3, r2
 8009e78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009e88:	f021 010c 	bic.w	r1, r1, #12
 8009e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e90:	681a      	ldr	r2, [r3, #0]
 8009e92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009e96:	430b      	orrs	r3, r1
 8009e98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	695b      	ldr	r3, [r3, #20]
 8009ea2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eaa:	6999      	ldr	r1, [r3, #24]
 8009eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009eb0:	681a      	ldr	r2, [r3, #0]
 8009eb2:	ea40 0301 	orr.w	r3, r0, r1
 8009eb6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ebc:	681a      	ldr	r2, [r3, #0]
 8009ebe:	4b8f      	ldr	r3, [pc, #572]	@ (800a0fc <UART_SetConfig+0x2cc>)
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d005      	beq.n	8009ed0 <UART_SetConfig+0xa0>
 8009ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	4b8d      	ldr	r3, [pc, #564]	@ (800a100 <UART_SetConfig+0x2d0>)
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d104      	bne.n	8009eda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009ed0:	f7fd fe82 	bl	8007bd8 <HAL_RCC_GetPCLK2Freq>
 8009ed4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009ed8:	e003      	b.n	8009ee2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009eda:	f7fd fe69 	bl	8007bb0 <HAL_RCC_GetPCLK1Freq>
 8009ede:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ee6:	69db      	ldr	r3, [r3, #28]
 8009ee8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009eec:	f040 810c 	bne.w	800a108 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009ef0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009efa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009efe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009f02:	4622      	mov	r2, r4
 8009f04:	462b      	mov	r3, r5
 8009f06:	1891      	adds	r1, r2, r2
 8009f08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009f0a:	415b      	adcs	r3, r3
 8009f0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009f0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009f12:	4621      	mov	r1, r4
 8009f14:	eb12 0801 	adds.w	r8, r2, r1
 8009f18:	4629      	mov	r1, r5
 8009f1a:	eb43 0901 	adc.w	r9, r3, r1
 8009f1e:	f04f 0200 	mov.w	r2, #0
 8009f22:	f04f 0300 	mov.w	r3, #0
 8009f26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009f2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009f2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009f32:	4690      	mov	r8, r2
 8009f34:	4699      	mov	r9, r3
 8009f36:	4623      	mov	r3, r4
 8009f38:	eb18 0303 	adds.w	r3, r8, r3
 8009f3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009f40:	462b      	mov	r3, r5
 8009f42:	eb49 0303 	adc.w	r3, r9, r3
 8009f46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009f56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009f5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009f5e:	460b      	mov	r3, r1
 8009f60:	18db      	adds	r3, r3, r3
 8009f62:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f64:	4613      	mov	r3, r2
 8009f66:	eb42 0303 	adc.w	r3, r2, r3
 8009f6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009f70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009f74:	f7f6 fe88 	bl	8000c88 <__aeabi_uldivmod>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	460b      	mov	r3, r1
 8009f7c:	4b61      	ldr	r3, [pc, #388]	@ (800a104 <UART_SetConfig+0x2d4>)
 8009f7e:	fba3 2302 	umull	r2, r3, r3, r2
 8009f82:	095b      	lsrs	r3, r3, #5
 8009f84:	011c      	lsls	r4, r3, #4
 8009f86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009f90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009f94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009f98:	4642      	mov	r2, r8
 8009f9a:	464b      	mov	r3, r9
 8009f9c:	1891      	adds	r1, r2, r2
 8009f9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009fa0:	415b      	adcs	r3, r3
 8009fa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fa4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009fa8:	4641      	mov	r1, r8
 8009faa:	eb12 0a01 	adds.w	sl, r2, r1
 8009fae:	4649      	mov	r1, r9
 8009fb0:	eb43 0b01 	adc.w	fp, r3, r1
 8009fb4:	f04f 0200 	mov.w	r2, #0
 8009fb8:	f04f 0300 	mov.w	r3, #0
 8009fbc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009fc0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009fc4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009fc8:	4692      	mov	sl, r2
 8009fca:	469b      	mov	fp, r3
 8009fcc:	4643      	mov	r3, r8
 8009fce:	eb1a 0303 	adds.w	r3, sl, r3
 8009fd2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009fd6:	464b      	mov	r3, r9
 8009fd8:	eb4b 0303 	adc.w	r3, fp, r3
 8009fdc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fe4:	685b      	ldr	r3, [r3, #4]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009fec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009ff0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009ff4:	460b      	mov	r3, r1
 8009ff6:	18db      	adds	r3, r3, r3
 8009ff8:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ffa:	4613      	mov	r3, r2
 8009ffc:	eb42 0303 	adc.w	r3, r2, r3
 800a000:	647b      	str	r3, [r7, #68]	@ 0x44
 800a002:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a006:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a00a:	f7f6 fe3d 	bl	8000c88 <__aeabi_uldivmod>
 800a00e:	4602      	mov	r2, r0
 800a010:	460b      	mov	r3, r1
 800a012:	4611      	mov	r1, r2
 800a014:	4b3b      	ldr	r3, [pc, #236]	@ (800a104 <UART_SetConfig+0x2d4>)
 800a016:	fba3 2301 	umull	r2, r3, r3, r1
 800a01a:	095b      	lsrs	r3, r3, #5
 800a01c:	2264      	movs	r2, #100	@ 0x64
 800a01e:	fb02 f303 	mul.w	r3, r2, r3
 800a022:	1acb      	subs	r3, r1, r3
 800a024:	00db      	lsls	r3, r3, #3
 800a026:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a02a:	4b36      	ldr	r3, [pc, #216]	@ (800a104 <UART_SetConfig+0x2d4>)
 800a02c:	fba3 2302 	umull	r2, r3, r3, r2
 800a030:	095b      	lsrs	r3, r3, #5
 800a032:	005b      	lsls	r3, r3, #1
 800a034:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a038:	441c      	add	r4, r3
 800a03a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a03e:	2200      	movs	r2, #0
 800a040:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a044:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a048:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a04c:	4642      	mov	r2, r8
 800a04e:	464b      	mov	r3, r9
 800a050:	1891      	adds	r1, r2, r2
 800a052:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a054:	415b      	adcs	r3, r3
 800a056:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a058:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a05c:	4641      	mov	r1, r8
 800a05e:	1851      	adds	r1, r2, r1
 800a060:	6339      	str	r1, [r7, #48]	@ 0x30
 800a062:	4649      	mov	r1, r9
 800a064:	414b      	adcs	r3, r1
 800a066:	637b      	str	r3, [r7, #52]	@ 0x34
 800a068:	f04f 0200 	mov.w	r2, #0
 800a06c:	f04f 0300 	mov.w	r3, #0
 800a070:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a074:	4659      	mov	r1, fp
 800a076:	00cb      	lsls	r3, r1, #3
 800a078:	4651      	mov	r1, sl
 800a07a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a07e:	4651      	mov	r1, sl
 800a080:	00ca      	lsls	r2, r1, #3
 800a082:	4610      	mov	r0, r2
 800a084:	4619      	mov	r1, r3
 800a086:	4603      	mov	r3, r0
 800a088:	4642      	mov	r2, r8
 800a08a:	189b      	adds	r3, r3, r2
 800a08c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a090:	464b      	mov	r3, r9
 800a092:	460a      	mov	r2, r1
 800a094:	eb42 0303 	adc.w	r3, r2, r3
 800a098:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a09c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a0a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a0ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a0b0:	460b      	mov	r3, r1
 800a0b2:	18db      	adds	r3, r3, r3
 800a0b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a0b6:	4613      	mov	r3, r2
 800a0b8:	eb42 0303 	adc.w	r3, r2, r3
 800a0bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a0be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a0c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a0c6:	f7f6 fddf 	bl	8000c88 <__aeabi_uldivmod>
 800a0ca:	4602      	mov	r2, r0
 800a0cc:	460b      	mov	r3, r1
 800a0ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a104 <UART_SetConfig+0x2d4>)
 800a0d0:	fba3 1302 	umull	r1, r3, r3, r2
 800a0d4:	095b      	lsrs	r3, r3, #5
 800a0d6:	2164      	movs	r1, #100	@ 0x64
 800a0d8:	fb01 f303 	mul.w	r3, r1, r3
 800a0dc:	1ad3      	subs	r3, r2, r3
 800a0de:	00db      	lsls	r3, r3, #3
 800a0e0:	3332      	adds	r3, #50	@ 0x32
 800a0e2:	4a08      	ldr	r2, [pc, #32]	@ (800a104 <UART_SetConfig+0x2d4>)
 800a0e4:	fba2 2303 	umull	r2, r3, r2, r3
 800a0e8:	095b      	lsrs	r3, r3, #5
 800a0ea:	f003 0207 	and.w	r2, r3, #7
 800a0ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	4422      	add	r2, r4
 800a0f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a0f8:	e106      	b.n	800a308 <UART_SetConfig+0x4d8>
 800a0fa:	bf00      	nop
 800a0fc:	40011000 	.word	0x40011000
 800a100:	40011400 	.word	0x40011400
 800a104:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a108:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a10c:	2200      	movs	r2, #0
 800a10e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a112:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a116:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a11a:	4642      	mov	r2, r8
 800a11c:	464b      	mov	r3, r9
 800a11e:	1891      	adds	r1, r2, r2
 800a120:	6239      	str	r1, [r7, #32]
 800a122:	415b      	adcs	r3, r3
 800a124:	627b      	str	r3, [r7, #36]	@ 0x24
 800a126:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a12a:	4641      	mov	r1, r8
 800a12c:	1854      	adds	r4, r2, r1
 800a12e:	4649      	mov	r1, r9
 800a130:	eb43 0501 	adc.w	r5, r3, r1
 800a134:	f04f 0200 	mov.w	r2, #0
 800a138:	f04f 0300 	mov.w	r3, #0
 800a13c:	00eb      	lsls	r3, r5, #3
 800a13e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a142:	00e2      	lsls	r2, r4, #3
 800a144:	4614      	mov	r4, r2
 800a146:	461d      	mov	r5, r3
 800a148:	4643      	mov	r3, r8
 800a14a:	18e3      	adds	r3, r4, r3
 800a14c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a150:	464b      	mov	r3, r9
 800a152:	eb45 0303 	adc.w	r3, r5, r3
 800a156:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a15a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a15e:	685b      	ldr	r3, [r3, #4]
 800a160:	2200      	movs	r2, #0
 800a162:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a166:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a16a:	f04f 0200 	mov.w	r2, #0
 800a16e:	f04f 0300 	mov.w	r3, #0
 800a172:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a176:	4629      	mov	r1, r5
 800a178:	008b      	lsls	r3, r1, #2
 800a17a:	4621      	mov	r1, r4
 800a17c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a180:	4621      	mov	r1, r4
 800a182:	008a      	lsls	r2, r1, #2
 800a184:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a188:	f7f6 fd7e 	bl	8000c88 <__aeabi_uldivmod>
 800a18c:	4602      	mov	r2, r0
 800a18e:	460b      	mov	r3, r1
 800a190:	4b60      	ldr	r3, [pc, #384]	@ (800a314 <UART_SetConfig+0x4e4>)
 800a192:	fba3 2302 	umull	r2, r3, r3, r2
 800a196:	095b      	lsrs	r3, r3, #5
 800a198:	011c      	lsls	r4, r3, #4
 800a19a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a19e:	2200      	movs	r2, #0
 800a1a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a1a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a1a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a1ac:	4642      	mov	r2, r8
 800a1ae:	464b      	mov	r3, r9
 800a1b0:	1891      	adds	r1, r2, r2
 800a1b2:	61b9      	str	r1, [r7, #24]
 800a1b4:	415b      	adcs	r3, r3
 800a1b6:	61fb      	str	r3, [r7, #28]
 800a1b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a1bc:	4641      	mov	r1, r8
 800a1be:	1851      	adds	r1, r2, r1
 800a1c0:	6139      	str	r1, [r7, #16]
 800a1c2:	4649      	mov	r1, r9
 800a1c4:	414b      	adcs	r3, r1
 800a1c6:	617b      	str	r3, [r7, #20]
 800a1c8:	f04f 0200 	mov.w	r2, #0
 800a1cc:	f04f 0300 	mov.w	r3, #0
 800a1d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a1d4:	4659      	mov	r1, fp
 800a1d6:	00cb      	lsls	r3, r1, #3
 800a1d8:	4651      	mov	r1, sl
 800a1da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a1de:	4651      	mov	r1, sl
 800a1e0:	00ca      	lsls	r2, r1, #3
 800a1e2:	4610      	mov	r0, r2
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	4603      	mov	r3, r0
 800a1e8:	4642      	mov	r2, r8
 800a1ea:	189b      	adds	r3, r3, r2
 800a1ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a1f0:	464b      	mov	r3, r9
 800a1f2:	460a      	mov	r2, r1
 800a1f4:	eb42 0303 	adc.w	r3, r2, r3
 800a1f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a200:	685b      	ldr	r3, [r3, #4]
 800a202:	2200      	movs	r2, #0
 800a204:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a206:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a208:	f04f 0200 	mov.w	r2, #0
 800a20c:	f04f 0300 	mov.w	r3, #0
 800a210:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a214:	4649      	mov	r1, r9
 800a216:	008b      	lsls	r3, r1, #2
 800a218:	4641      	mov	r1, r8
 800a21a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a21e:	4641      	mov	r1, r8
 800a220:	008a      	lsls	r2, r1, #2
 800a222:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a226:	f7f6 fd2f 	bl	8000c88 <__aeabi_uldivmod>
 800a22a:	4602      	mov	r2, r0
 800a22c:	460b      	mov	r3, r1
 800a22e:	4611      	mov	r1, r2
 800a230:	4b38      	ldr	r3, [pc, #224]	@ (800a314 <UART_SetConfig+0x4e4>)
 800a232:	fba3 2301 	umull	r2, r3, r3, r1
 800a236:	095b      	lsrs	r3, r3, #5
 800a238:	2264      	movs	r2, #100	@ 0x64
 800a23a:	fb02 f303 	mul.w	r3, r2, r3
 800a23e:	1acb      	subs	r3, r1, r3
 800a240:	011b      	lsls	r3, r3, #4
 800a242:	3332      	adds	r3, #50	@ 0x32
 800a244:	4a33      	ldr	r2, [pc, #204]	@ (800a314 <UART_SetConfig+0x4e4>)
 800a246:	fba2 2303 	umull	r2, r3, r2, r3
 800a24a:	095b      	lsrs	r3, r3, #5
 800a24c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a250:	441c      	add	r4, r3
 800a252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a256:	2200      	movs	r2, #0
 800a258:	673b      	str	r3, [r7, #112]	@ 0x70
 800a25a:	677a      	str	r2, [r7, #116]	@ 0x74
 800a25c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a260:	4642      	mov	r2, r8
 800a262:	464b      	mov	r3, r9
 800a264:	1891      	adds	r1, r2, r2
 800a266:	60b9      	str	r1, [r7, #8]
 800a268:	415b      	adcs	r3, r3
 800a26a:	60fb      	str	r3, [r7, #12]
 800a26c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a270:	4641      	mov	r1, r8
 800a272:	1851      	adds	r1, r2, r1
 800a274:	6039      	str	r1, [r7, #0]
 800a276:	4649      	mov	r1, r9
 800a278:	414b      	adcs	r3, r1
 800a27a:	607b      	str	r3, [r7, #4]
 800a27c:	f04f 0200 	mov.w	r2, #0
 800a280:	f04f 0300 	mov.w	r3, #0
 800a284:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a288:	4659      	mov	r1, fp
 800a28a:	00cb      	lsls	r3, r1, #3
 800a28c:	4651      	mov	r1, sl
 800a28e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a292:	4651      	mov	r1, sl
 800a294:	00ca      	lsls	r2, r1, #3
 800a296:	4610      	mov	r0, r2
 800a298:	4619      	mov	r1, r3
 800a29a:	4603      	mov	r3, r0
 800a29c:	4642      	mov	r2, r8
 800a29e:	189b      	adds	r3, r3, r2
 800a2a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a2a2:	464b      	mov	r3, r9
 800a2a4:	460a      	mov	r2, r1
 800a2a6:	eb42 0303 	adc.w	r3, r2, r3
 800a2aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a2ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a2b0:	685b      	ldr	r3, [r3, #4]
 800a2b2:	2200      	movs	r2, #0
 800a2b4:	663b      	str	r3, [r7, #96]	@ 0x60
 800a2b6:	667a      	str	r2, [r7, #100]	@ 0x64
 800a2b8:	f04f 0200 	mov.w	r2, #0
 800a2bc:	f04f 0300 	mov.w	r3, #0
 800a2c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a2c4:	4649      	mov	r1, r9
 800a2c6:	008b      	lsls	r3, r1, #2
 800a2c8:	4641      	mov	r1, r8
 800a2ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a2ce:	4641      	mov	r1, r8
 800a2d0:	008a      	lsls	r2, r1, #2
 800a2d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a2d6:	f7f6 fcd7 	bl	8000c88 <__aeabi_uldivmod>
 800a2da:	4602      	mov	r2, r0
 800a2dc:	460b      	mov	r3, r1
 800a2de:	4b0d      	ldr	r3, [pc, #52]	@ (800a314 <UART_SetConfig+0x4e4>)
 800a2e0:	fba3 1302 	umull	r1, r3, r3, r2
 800a2e4:	095b      	lsrs	r3, r3, #5
 800a2e6:	2164      	movs	r1, #100	@ 0x64
 800a2e8:	fb01 f303 	mul.w	r3, r1, r3
 800a2ec:	1ad3      	subs	r3, r2, r3
 800a2ee:	011b      	lsls	r3, r3, #4
 800a2f0:	3332      	adds	r3, #50	@ 0x32
 800a2f2:	4a08      	ldr	r2, [pc, #32]	@ (800a314 <UART_SetConfig+0x4e4>)
 800a2f4:	fba2 2303 	umull	r2, r3, r2, r3
 800a2f8:	095b      	lsrs	r3, r3, #5
 800a2fa:	f003 020f 	and.w	r2, r3, #15
 800a2fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	4422      	add	r2, r4
 800a306:	609a      	str	r2, [r3, #8]
}
 800a308:	bf00      	nop
 800a30a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a30e:	46bd      	mov	sp, r7
 800a310:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a314:	51eb851f 	.word	0x51eb851f

0800a318 <__cvt>:
 800a318:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a31c:	ec57 6b10 	vmov	r6, r7, d0
 800a320:	2f00      	cmp	r7, #0
 800a322:	460c      	mov	r4, r1
 800a324:	4619      	mov	r1, r3
 800a326:	463b      	mov	r3, r7
 800a328:	bfbb      	ittet	lt
 800a32a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a32e:	461f      	movlt	r7, r3
 800a330:	2300      	movge	r3, #0
 800a332:	232d      	movlt	r3, #45	@ 0x2d
 800a334:	700b      	strb	r3, [r1, #0]
 800a336:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a338:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a33c:	4691      	mov	r9, r2
 800a33e:	f023 0820 	bic.w	r8, r3, #32
 800a342:	bfbc      	itt	lt
 800a344:	4632      	movlt	r2, r6
 800a346:	4616      	movlt	r6, r2
 800a348:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a34c:	d005      	beq.n	800a35a <__cvt+0x42>
 800a34e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a352:	d100      	bne.n	800a356 <__cvt+0x3e>
 800a354:	3401      	adds	r4, #1
 800a356:	2102      	movs	r1, #2
 800a358:	e000      	b.n	800a35c <__cvt+0x44>
 800a35a:	2103      	movs	r1, #3
 800a35c:	ab03      	add	r3, sp, #12
 800a35e:	9301      	str	r3, [sp, #4]
 800a360:	ab02      	add	r3, sp, #8
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	ec47 6b10 	vmov	d0, r6, r7
 800a368:	4653      	mov	r3, sl
 800a36a:	4622      	mov	r2, r4
 800a36c:	f001 f8bc 	bl	800b4e8 <_dtoa_r>
 800a370:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a374:	4605      	mov	r5, r0
 800a376:	d119      	bne.n	800a3ac <__cvt+0x94>
 800a378:	f019 0f01 	tst.w	r9, #1
 800a37c:	d00e      	beq.n	800a39c <__cvt+0x84>
 800a37e:	eb00 0904 	add.w	r9, r0, r4
 800a382:	2200      	movs	r2, #0
 800a384:	2300      	movs	r3, #0
 800a386:	4630      	mov	r0, r6
 800a388:	4639      	mov	r1, r7
 800a38a:	f7f6 fb9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a38e:	b108      	cbz	r0, 800a394 <__cvt+0x7c>
 800a390:	f8cd 900c 	str.w	r9, [sp, #12]
 800a394:	2230      	movs	r2, #48	@ 0x30
 800a396:	9b03      	ldr	r3, [sp, #12]
 800a398:	454b      	cmp	r3, r9
 800a39a:	d31e      	bcc.n	800a3da <__cvt+0xc2>
 800a39c:	9b03      	ldr	r3, [sp, #12]
 800a39e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a3a0:	1b5b      	subs	r3, r3, r5
 800a3a2:	4628      	mov	r0, r5
 800a3a4:	6013      	str	r3, [r2, #0]
 800a3a6:	b004      	add	sp, #16
 800a3a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a3b0:	eb00 0904 	add.w	r9, r0, r4
 800a3b4:	d1e5      	bne.n	800a382 <__cvt+0x6a>
 800a3b6:	7803      	ldrb	r3, [r0, #0]
 800a3b8:	2b30      	cmp	r3, #48	@ 0x30
 800a3ba:	d10a      	bne.n	800a3d2 <__cvt+0xba>
 800a3bc:	2200      	movs	r2, #0
 800a3be:	2300      	movs	r3, #0
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	4639      	mov	r1, r7
 800a3c4:	f7f6 fb80 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3c8:	b918      	cbnz	r0, 800a3d2 <__cvt+0xba>
 800a3ca:	f1c4 0401 	rsb	r4, r4, #1
 800a3ce:	f8ca 4000 	str.w	r4, [sl]
 800a3d2:	f8da 3000 	ldr.w	r3, [sl]
 800a3d6:	4499      	add	r9, r3
 800a3d8:	e7d3      	b.n	800a382 <__cvt+0x6a>
 800a3da:	1c59      	adds	r1, r3, #1
 800a3dc:	9103      	str	r1, [sp, #12]
 800a3de:	701a      	strb	r2, [r3, #0]
 800a3e0:	e7d9      	b.n	800a396 <__cvt+0x7e>

0800a3e2 <__exponent>:
 800a3e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3e4:	2900      	cmp	r1, #0
 800a3e6:	bfba      	itte	lt
 800a3e8:	4249      	neglt	r1, r1
 800a3ea:	232d      	movlt	r3, #45	@ 0x2d
 800a3ec:	232b      	movge	r3, #43	@ 0x2b
 800a3ee:	2909      	cmp	r1, #9
 800a3f0:	7002      	strb	r2, [r0, #0]
 800a3f2:	7043      	strb	r3, [r0, #1]
 800a3f4:	dd29      	ble.n	800a44a <__exponent+0x68>
 800a3f6:	f10d 0307 	add.w	r3, sp, #7
 800a3fa:	461d      	mov	r5, r3
 800a3fc:	270a      	movs	r7, #10
 800a3fe:	461a      	mov	r2, r3
 800a400:	fbb1 f6f7 	udiv	r6, r1, r7
 800a404:	fb07 1416 	mls	r4, r7, r6, r1
 800a408:	3430      	adds	r4, #48	@ 0x30
 800a40a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a40e:	460c      	mov	r4, r1
 800a410:	2c63      	cmp	r4, #99	@ 0x63
 800a412:	f103 33ff 	add.w	r3, r3, #4294967295
 800a416:	4631      	mov	r1, r6
 800a418:	dcf1      	bgt.n	800a3fe <__exponent+0x1c>
 800a41a:	3130      	adds	r1, #48	@ 0x30
 800a41c:	1e94      	subs	r4, r2, #2
 800a41e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a422:	1c41      	adds	r1, r0, #1
 800a424:	4623      	mov	r3, r4
 800a426:	42ab      	cmp	r3, r5
 800a428:	d30a      	bcc.n	800a440 <__exponent+0x5e>
 800a42a:	f10d 0309 	add.w	r3, sp, #9
 800a42e:	1a9b      	subs	r3, r3, r2
 800a430:	42ac      	cmp	r4, r5
 800a432:	bf88      	it	hi
 800a434:	2300      	movhi	r3, #0
 800a436:	3302      	adds	r3, #2
 800a438:	4403      	add	r3, r0
 800a43a:	1a18      	subs	r0, r3, r0
 800a43c:	b003      	add	sp, #12
 800a43e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a440:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a444:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a448:	e7ed      	b.n	800a426 <__exponent+0x44>
 800a44a:	2330      	movs	r3, #48	@ 0x30
 800a44c:	3130      	adds	r1, #48	@ 0x30
 800a44e:	7083      	strb	r3, [r0, #2]
 800a450:	70c1      	strb	r1, [r0, #3]
 800a452:	1d03      	adds	r3, r0, #4
 800a454:	e7f1      	b.n	800a43a <__exponent+0x58>
	...

0800a458 <_printf_float>:
 800a458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a45c:	b08d      	sub	sp, #52	@ 0x34
 800a45e:	460c      	mov	r4, r1
 800a460:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a464:	4616      	mov	r6, r2
 800a466:	461f      	mov	r7, r3
 800a468:	4605      	mov	r5, r0
 800a46a:	f000 ff27 	bl	800b2bc <_localeconv_r>
 800a46e:	6803      	ldr	r3, [r0, #0]
 800a470:	9304      	str	r3, [sp, #16]
 800a472:	4618      	mov	r0, r3
 800a474:	f7f5 fefc 	bl	8000270 <strlen>
 800a478:	2300      	movs	r3, #0
 800a47a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a47c:	f8d8 3000 	ldr.w	r3, [r8]
 800a480:	9005      	str	r0, [sp, #20]
 800a482:	3307      	adds	r3, #7
 800a484:	f023 0307 	bic.w	r3, r3, #7
 800a488:	f103 0208 	add.w	r2, r3, #8
 800a48c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a490:	f8d4 b000 	ldr.w	fp, [r4]
 800a494:	f8c8 2000 	str.w	r2, [r8]
 800a498:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a49c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a4a0:	9307      	str	r3, [sp, #28]
 800a4a2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a4a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a4aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4ae:	4b9c      	ldr	r3, [pc, #624]	@ (800a720 <_printf_float+0x2c8>)
 800a4b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b4:	f7f6 fb3a 	bl	8000b2c <__aeabi_dcmpun>
 800a4b8:	bb70      	cbnz	r0, 800a518 <_printf_float+0xc0>
 800a4ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4be:	4b98      	ldr	r3, [pc, #608]	@ (800a720 <_printf_float+0x2c8>)
 800a4c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4c4:	f7f6 fb14 	bl	8000af0 <__aeabi_dcmple>
 800a4c8:	bb30      	cbnz	r0, 800a518 <_printf_float+0xc0>
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	4640      	mov	r0, r8
 800a4d0:	4649      	mov	r1, r9
 800a4d2:	f7f6 fb03 	bl	8000adc <__aeabi_dcmplt>
 800a4d6:	b110      	cbz	r0, 800a4de <_printf_float+0x86>
 800a4d8:	232d      	movs	r3, #45	@ 0x2d
 800a4da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4de:	4a91      	ldr	r2, [pc, #580]	@ (800a724 <_printf_float+0x2cc>)
 800a4e0:	4b91      	ldr	r3, [pc, #580]	@ (800a728 <_printf_float+0x2d0>)
 800a4e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a4e6:	bf8c      	ite	hi
 800a4e8:	4690      	movhi	r8, r2
 800a4ea:	4698      	movls	r8, r3
 800a4ec:	2303      	movs	r3, #3
 800a4ee:	6123      	str	r3, [r4, #16]
 800a4f0:	f02b 0304 	bic.w	r3, fp, #4
 800a4f4:	6023      	str	r3, [r4, #0]
 800a4f6:	f04f 0900 	mov.w	r9, #0
 800a4fa:	9700      	str	r7, [sp, #0]
 800a4fc:	4633      	mov	r3, r6
 800a4fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a500:	4621      	mov	r1, r4
 800a502:	4628      	mov	r0, r5
 800a504:	f000 f9d2 	bl	800a8ac <_printf_common>
 800a508:	3001      	adds	r0, #1
 800a50a:	f040 808d 	bne.w	800a628 <_printf_float+0x1d0>
 800a50e:	f04f 30ff 	mov.w	r0, #4294967295
 800a512:	b00d      	add	sp, #52	@ 0x34
 800a514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a518:	4642      	mov	r2, r8
 800a51a:	464b      	mov	r3, r9
 800a51c:	4640      	mov	r0, r8
 800a51e:	4649      	mov	r1, r9
 800a520:	f7f6 fb04 	bl	8000b2c <__aeabi_dcmpun>
 800a524:	b140      	cbz	r0, 800a538 <_printf_float+0xe0>
 800a526:	464b      	mov	r3, r9
 800a528:	2b00      	cmp	r3, #0
 800a52a:	bfbc      	itt	lt
 800a52c:	232d      	movlt	r3, #45	@ 0x2d
 800a52e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a532:	4a7e      	ldr	r2, [pc, #504]	@ (800a72c <_printf_float+0x2d4>)
 800a534:	4b7e      	ldr	r3, [pc, #504]	@ (800a730 <_printf_float+0x2d8>)
 800a536:	e7d4      	b.n	800a4e2 <_printf_float+0x8a>
 800a538:	6863      	ldr	r3, [r4, #4]
 800a53a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a53e:	9206      	str	r2, [sp, #24]
 800a540:	1c5a      	adds	r2, r3, #1
 800a542:	d13b      	bne.n	800a5bc <_printf_float+0x164>
 800a544:	2306      	movs	r3, #6
 800a546:	6063      	str	r3, [r4, #4]
 800a548:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a54c:	2300      	movs	r3, #0
 800a54e:	6022      	str	r2, [r4, #0]
 800a550:	9303      	str	r3, [sp, #12]
 800a552:	ab0a      	add	r3, sp, #40	@ 0x28
 800a554:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a558:	ab09      	add	r3, sp, #36	@ 0x24
 800a55a:	9300      	str	r3, [sp, #0]
 800a55c:	6861      	ldr	r1, [r4, #4]
 800a55e:	ec49 8b10 	vmov	d0, r8, r9
 800a562:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a566:	4628      	mov	r0, r5
 800a568:	f7ff fed6 	bl	800a318 <__cvt>
 800a56c:	9b06      	ldr	r3, [sp, #24]
 800a56e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a570:	2b47      	cmp	r3, #71	@ 0x47
 800a572:	4680      	mov	r8, r0
 800a574:	d129      	bne.n	800a5ca <_printf_float+0x172>
 800a576:	1cc8      	adds	r0, r1, #3
 800a578:	db02      	blt.n	800a580 <_printf_float+0x128>
 800a57a:	6863      	ldr	r3, [r4, #4]
 800a57c:	4299      	cmp	r1, r3
 800a57e:	dd41      	ble.n	800a604 <_printf_float+0x1ac>
 800a580:	f1aa 0a02 	sub.w	sl, sl, #2
 800a584:	fa5f fa8a 	uxtb.w	sl, sl
 800a588:	3901      	subs	r1, #1
 800a58a:	4652      	mov	r2, sl
 800a58c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a590:	9109      	str	r1, [sp, #36]	@ 0x24
 800a592:	f7ff ff26 	bl	800a3e2 <__exponent>
 800a596:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a598:	1813      	adds	r3, r2, r0
 800a59a:	2a01      	cmp	r2, #1
 800a59c:	4681      	mov	r9, r0
 800a59e:	6123      	str	r3, [r4, #16]
 800a5a0:	dc02      	bgt.n	800a5a8 <_printf_float+0x150>
 800a5a2:	6822      	ldr	r2, [r4, #0]
 800a5a4:	07d2      	lsls	r2, r2, #31
 800a5a6:	d501      	bpl.n	800a5ac <_printf_float+0x154>
 800a5a8:	3301      	adds	r3, #1
 800a5aa:	6123      	str	r3, [r4, #16]
 800a5ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d0a2      	beq.n	800a4fa <_printf_float+0xa2>
 800a5b4:	232d      	movs	r3, #45	@ 0x2d
 800a5b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5ba:	e79e      	b.n	800a4fa <_printf_float+0xa2>
 800a5bc:	9a06      	ldr	r2, [sp, #24]
 800a5be:	2a47      	cmp	r2, #71	@ 0x47
 800a5c0:	d1c2      	bne.n	800a548 <_printf_float+0xf0>
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d1c0      	bne.n	800a548 <_printf_float+0xf0>
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e7bd      	b.n	800a546 <_printf_float+0xee>
 800a5ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a5ce:	d9db      	bls.n	800a588 <_printf_float+0x130>
 800a5d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a5d4:	d118      	bne.n	800a608 <_printf_float+0x1b0>
 800a5d6:	2900      	cmp	r1, #0
 800a5d8:	6863      	ldr	r3, [r4, #4]
 800a5da:	dd0b      	ble.n	800a5f4 <_printf_float+0x19c>
 800a5dc:	6121      	str	r1, [r4, #16]
 800a5de:	b913      	cbnz	r3, 800a5e6 <_printf_float+0x18e>
 800a5e0:	6822      	ldr	r2, [r4, #0]
 800a5e2:	07d0      	lsls	r0, r2, #31
 800a5e4:	d502      	bpl.n	800a5ec <_printf_float+0x194>
 800a5e6:	3301      	adds	r3, #1
 800a5e8:	440b      	add	r3, r1
 800a5ea:	6123      	str	r3, [r4, #16]
 800a5ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a5ee:	f04f 0900 	mov.w	r9, #0
 800a5f2:	e7db      	b.n	800a5ac <_printf_float+0x154>
 800a5f4:	b913      	cbnz	r3, 800a5fc <_printf_float+0x1a4>
 800a5f6:	6822      	ldr	r2, [r4, #0]
 800a5f8:	07d2      	lsls	r2, r2, #31
 800a5fa:	d501      	bpl.n	800a600 <_printf_float+0x1a8>
 800a5fc:	3302      	adds	r3, #2
 800a5fe:	e7f4      	b.n	800a5ea <_printf_float+0x192>
 800a600:	2301      	movs	r3, #1
 800a602:	e7f2      	b.n	800a5ea <_printf_float+0x192>
 800a604:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a60a:	4299      	cmp	r1, r3
 800a60c:	db05      	blt.n	800a61a <_printf_float+0x1c2>
 800a60e:	6823      	ldr	r3, [r4, #0]
 800a610:	6121      	str	r1, [r4, #16]
 800a612:	07d8      	lsls	r0, r3, #31
 800a614:	d5ea      	bpl.n	800a5ec <_printf_float+0x194>
 800a616:	1c4b      	adds	r3, r1, #1
 800a618:	e7e7      	b.n	800a5ea <_printf_float+0x192>
 800a61a:	2900      	cmp	r1, #0
 800a61c:	bfd4      	ite	le
 800a61e:	f1c1 0202 	rsble	r2, r1, #2
 800a622:	2201      	movgt	r2, #1
 800a624:	4413      	add	r3, r2
 800a626:	e7e0      	b.n	800a5ea <_printf_float+0x192>
 800a628:	6823      	ldr	r3, [r4, #0]
 800a62a:	055a      	lsls	r2, r3, #21
 800a62c:	d407      	bmi.n	800a63e <_printf_float+0x1e6>
 800a62e:	6923      	ldr	r3, [r4, #16]
 800a630:	4642      	mov	r2, r8
 800a632:	4631      	mov	r1, r6
 800a634:	4628      	mov	r0, r5
 800a636:	47b8      	blx	r7
 800a638:	3001      	adds	r0, #1
 800a63a:	d12b      	bne.n	800a694 <_printf_float+0x23c>
 800a63c:	e767      	b.n	800a50e <_printf_float+0xb6>
 800a63e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a642:	f240 80dd 	bls.w	800a800 <_printf_float+0x3a8>
 800a646:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a64a:	2200      	movs	r2, #0
 800a64c:	2300      	movs	r3, #0
 800a64e:	f7f6 fa3b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a652:	2800      	cmp	r0, #0
 800a654:	d033      	beq.n	800a6be <_printf_float+0x266>
 800a656:	4a37      	ldr	r2, [pc, #220]	@ (800a734 <_printf_float+0x2dc>)
 800a658:	2301      	movs	r3, #1
 800a65a:	4631      	mov	r1, r6
 800a65c:	4628      	mov	r0, r5
 800a65e:	47b8      	blx	r7
 800a660:	3001      	adds	r0, #1
 800a662:	f43f af54 	beq.w	800a50e <_printf_float+0xb6>
 800a666:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a66a:	4543      	cmp	r3, r8
 800a66c:	db02      	blt.n	800a674 <_printf_float+0x21c>
 800a66e:	6823      	ldr	r3, [r4, #0]
 800a670:	07d8      	lsls	r0, r3, #31
 800a672:	d50f      	bpl.n	800a694 <_printf_float+0x23c>
 800a674:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a678:	4631      	mov	r1, r6
 800a67a:	4628      	mov	r0, r5
 800a67c:	47b8      	blx	r7
 800a67e:	3001      	adds	r0, #1
 800a680:	f43f af45 	beq.w	800a50e <_printf_float+0xb6>
 800a684:	f04f 0900 	mov.w	r9, #0
 800a688:	f108 38ff 	add.w	r8, r8, #4294967295
 800a68c:	f104 0a1a 	add.w	sl, r4, #26
 800a690:	45c8      	cmp	r8, r9
 800a692:	dc09      	bgt.n	800a6a8 <_printf_float+0x250>
 800a694:	6823      	ldr	r3, [r4, #0]
 800a696:	079b      	lsls	r3, r3, #30
 800a698:	f100 8103 	bmi.w	800a8a2 <_printf_float+0x44a>
 800a69c:	68e0      	ldr	r0, [r4, #12]
 800a69e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6a0:	4298      	cmp	r0, r3
 800a6a2:	bfb8      	it	lt
 800a6a4:	4618      	movlt	r0, r3
 800a6a6:	e734      	b.n	800a512 <_printf_float+0xba>
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	4652      	mov	r2, sl
 800a6ac:	4631      	mov	r1, r6
 800a6ae:	4628      	mov	r0, r5
 800a6b0:	47b8      	blx	r7
 800a6b2:	3001      	adds	r0, #1
 800a6b4:	f43f af2b 	beq.w	800a50e <_printf_float+0xb6>
 800a6b8:	f109 0901 	add.w	r9, r9, #1
 800a6bc:	e7e8      	b.n	800a690 <_printf_float+0x238>
 800a6be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	dc39      	bgt.n	800a738 <_printf_float+0x2e0>
 800a6c4:	4a1b      	ldr	r2, [pc, #108]	@ (800a734 <_printf_float+0x2dc>)
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	4631      	mov	r1, r6
 800a6ca:	4628      	mov	r0, r5
 800a6cc:	47b8      	blx	r7
 800a6ce:	3001      	adds	r0, #1
 800a6d0:	f43f af1d 	beq.w	800a50e <_printf_float+0xb6>
 800a6d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a6d8:	ea59 0303 	orrs.w	r3, r9, r3
 800a6dc:	d102      	bne.n	800a6e4 <_printf_float+0x28c>
 800a6de:	6823      	ldr	r3, [r4, #0]
 800a6e0:	07d9      	lsls	r1, r3, #31
 800a6e2:	d5d7      	bpl.n	800a694 <_printf_float+0x23c>
 800a6e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a6e8:	4631      	mov	r1, r6
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	47b8      	blx	r7
 800a6ee:	3001      	adds	r0, #1
 800a6f0:	f43f af0d 	beq.w	800a50e <_printf_float+0xb6>
 800a6f4:	f04f 0a00 	mov.w	sl, #0
 800a6f8:	f104 0b1a 	add.w	fp, r4, #26
 800a6fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a6fe:	425b      	negs	r3, r3
 800a700:	4553      	cmp	r3, sl
 800a702:	dc01      	bgt.n	800a708 <_printf_float+0x2b0>
 800a704:	464b      	mov	r3, r9
 800a706:	e793      	b.n	800a630 <_printf_float+0x1d8>
 800a708:	2301      	movs	r3, #1
 800a70a:	465a      	mov	r2, fp
 800a70c:	4631      	mov	r1, r6
 800a70e:	4628      	mov	r0, r5
 800a710:	47b8      	blx	r7
 800a712:	3001      	adds	r0, #1
 800a714:	f43f aefb 	beq.w	800a50e <_printf_float+0xb6>
 800a718:	f10a 0a01 	add.w	sl, sl, #1
 800a71c:	e7ee      	b.n	800a6fc <_printf_float+0x2a4>
 800a71e:	bf00      	nop
 800a720:	7fefffff 	.word	0x7fefffff
 800a724:	0800f9d4 	.word	0x0800f9d4
 800a728:	0800f9d0 	.word	0x0800f9d0
 800a72c:	0800f9dc 	.word	0x0800f9dc
 800a730:	0800f9d8 	.word	0x0800f9d8
 800a734:	0800fb16 	.word	0x0800fb16
 800a738:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a73a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a73e:	4553      	cmp	r3, sl
 800a740:	bfa8      	it	ge
 800a742:	4653      	movge	r3, sl
 800a744:	2b00      	cmp	r3, #0
 800a746:	4699      	mov	r9, r3
 800a748:	dc36      	bgt.n	800a7b8 <_printf_float+0x360>
 800a74a:	f04f 0b00 	mov.w	fp, #0
 800a74e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a752:	f104 021a 	add.w	r2, r4, #26
 800a756:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a758:	9306      	str	r3, [sp, #24]
 800a75a:	eba3 0309 	sub.w	r3, r3, r9
 800a75e:	455b      	cmp	r3, fp
 800a760:	dc31      	bgt.n	800a7c6 <_printf_float+0x36e>
 800a762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a764:	459a      	cmp	sl, r3
 800a766:	dc3a      	bgt.n	800a7de <_printf_float+0x386>
 800a768:	6823      	ldr	r3, [r4, #0]
 800a76a:	07da      	lsls	r2, r3, #31
 800a76c:	d437      	bmi.n	800a7de <_printf_float+0x386>
 800a76e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a770:	ebaa 0903 	sub.w	r9, sl, r3
 800a774:	9b06      	ldr	r3, [sp, #24]
 800a776:	ebaa 0303 	sub.w	r3, sl, r3
 800a77a:	4599      	cmp	r9, r3
 800a77c:	bfa8      	it	ge
 800a77e:	4699      	movge	r9, r3
 800a780:	f1b9 0f00 	cmp.w	r9, #0
 800a784:	dc33      	bgt.n	800a7ee <_printf_float+0x396>
 800a786:	f04f 0800 	mov.w	r8, #0
 800a78a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a78e:	f104 0b1a 	add.w	fp, r4, #26
 800a792:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a794:	ebaa 0303 	sub.w	r3, sl, r3
 800a798:	eba3 0309 	sub.w	r3, r3, r9
 800a79c:	4543      	cmp	r3, r8
 800a79e:	f77f af79 	ble.w	800a694 <_printf_float+0x23c>
 800a7a2:	2301      	movs	r3, #1
 800a7a4:	465a      	mov	r2, fp
 800a7a6:	4631      	mov	r1, r6
 800a7a8:	4628      	mov	r0, r5
 800a7aa:	47b8      	blx	r7
 800a7ac:	3001      	adds	r0, #1
 800a7ae:	f43f aeae 	beq.w	800a50e <_printf_float+0xb6>
 800a7b2:	f108 0801 	add.w	r8, r8, #1
 800a7b6:	e7ec      	b.n	800a792 <_printf_float+0x33a>
 800a7b8:	4642      	mov	r2, r8
 800a7ba:	4631      	mov	r1, r6
 800a7bc:	4628      	mov	r0, r5
 800a7be:	47b8      	blx	r7
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	d1c2      	bne.n	800a74a <_printf_float+0x2f2>
 800a7c4:	e6a3      	b.n	800a50e <_printf_float+0xb6>
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	4631      	mov	r1, r6
 800a7ca:	4628      	mov	r0, r5
 800a7cc:	9206      	str	r2, [sp, #24]
 800a7ce:	47b8      	blx	r7
 800a7d0:	3001      	adds	r0, #1
 800a7d2:	f43f ae9c 	beq.w	800a50e <_printf_float+0xb6>
 800a7d6:	9a06      	ldr	r2, [sp, #24]
 800a7d8:	f10b 0b01 	add.w	fp, fp, #1
 800a7dc:	e7bb      	b.n	800a756 <_printf_float+0x2fe>
 800a7de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a7e2:	4631      	mov	r1, r6
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	47b8      	blx	r7
 800a7e8:	3001      	adds	r0, #1
 800a7ea:	d1c0      	bne.n	800a76e <_printf_float+0x316>
 800a7ec:	e68f      	b.n	800a50e <_printf_float+0xb6>
 800a7ee:	9a06      	ldr	r2, [sp, #24]
 800a7f0:	464b      	mov	r3, r9
 800a7f2:	4442      	add	r2, r8
 800a7f4:	4631      	mov	r1, r6
 800a7f6:	4628      	mov	r0, r5
 800a7f8:	47b8      	blx	r7
 800a7fa:	3001      	adds	r0, #1
 800a7fc:	d1c3      	bne.n	800a786 <_printf_float+0x32e>
 800a7fe:	e686      	b.n	800a50e <_printf_float+0xb6>
 800a800:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a804:	f1ba 0f01 	cmp.w	sl, #1
 800a808:	dc01      	bgt.n	800a80e <_printf_float+0x3b6>
 800a80a:	07db      	lsls	r3, r3, #31
 800a80c:	d536      	bpl.n	800a87c <_printf_float+0x424>
 800a80e:	2301      	movs	r3, #1
 800a810:	4642      	mov	r2, r8
 800a812:	4631      	mov	r1, r6
 800a814:	4628      	mov	r0, r5
 800a816:	47b8      	blx	r7
 800a818:	3001      	adds	r0, #1
 800a81a:	f43f ae78 	beq.w	800a50e <_printf_float+0xb6>
 800a81e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a822:	4631      	mov	r1, r6
 800a824:	4628      	mov	r0, r5
 800a826:	47b8      	blx	r7
 800a828:	3001      	adds	r0, #1
 800a82a:	f43f ae70 	beq.w	800a50e <_printf_float+0xb6>
 800a82e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a832:	2200      	movs	r2, #0
 800a834:	2300      	movs	r3, #0
 800a836:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a83a:	f7f6 f945 	bl	8000ac8 <__aeabi_dcmpeq>
 800a83e:	b9c0      	cbnz	r0, 800a872 <_printf_float+0x41a>
 800a840:	4653      	mov	r3, sl
 800a842:	f108 0201 	add.w	r2, r8, #1
 800a846:	4631      	mov	r1, r6
 800a848:	4628      	mov	r0, r5
 800a84a:	47b8      	blx	r7
 800a84c:	3001      	adds	r0, #1
 800a84e:	d10c      	bne.n	800a86a <_printf_float+0x412>
 800a850:	e65d      	b.n	800a50e <_printf_float+0xb6>
 800a852:	2301      	movs	r3, #1
 800a854:	465a      	mov	r2, fp
 800a856:	4631      	mov	r1, r6
 800a858:	4628      	mov	r0, r5
 800a85a:	47b8      	blx	r7
 800a85c:	3001      	adds	r0, #1
 800a85e:	f43f ae56 	beq.w	800a50e <_printf_float+0xb6>
 800a862:	f108 0801 	add.w	r8, r8, #1
 800a866:	45d0      	cmp	r8, sl
 800a868:	dbf3      	blt.n	800a852 <_printf_float+0x3fa>
 800a86a:	464b      	mov	r3, r9
 800a86c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a870:	e6df      	b.n	800a632 <_printf_float+0x1da>
 800a872:	f04f 0800 	mov.w	r8, #0
 800a876:	f104 0b1a 	add.w	fp, r4, #26
 800a87a:	e7f4      	b.n	800a866 <_printf_float+0x40e>
 800a87c:	2301      	movs	r3, #1
 800a87e:	4642      	mov	r2, r8
 800a880:	e7e1      	b.n	800a846 <_printf_float+0x3ee>
 800a882:	2301      	movs	r3, #1
 800a884:	464a      	mov	r2, r9
 800a886:	4631      	mov	r1, r6
 800a888:	4628      	mov	r0, r5
 800a88a:	47b8      	blx	r7
 800a88c:	3001      	adds	r0, #1
 800a88e:	f43f ae3e 	beq.w	800a50e <_printf_float+0xb6>
 800a892:	f108 0801 	add.w	r8, r8, #1
 800a896:	68e3      	ldr	r3, [r4, #12]
 800a898:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a89a:	1a5b      	subs	r3, r3, r1
 800a89c:	4543      	cmp	r3, r8
 800a89e:	dcf0      	bgt.n	800a882 <_printf_float+0x42a>
 800a8a0:	e6fc      	b.n	800a69c <_printf_float+0x244>
 800a8a2:	f04f 0800 	mov.w	r8, #0
 800a8a6:	f104 0919 	add.w	r9, r4, #25
 800a8aa:	e7f4      	b.n	800a896 <_printf_float+0x43e>

0800a8ac <_printf_common>:
 800a8ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8b0:	4616      	mov	r6, r2
 800a8b2:	4698      	mov	r8, r3
 800a8b4:	688a      	ldr	r2, [r1, #8]
 800a8b6:	690b      	ldr	r3, [r1, #16]
 800a8b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a8bc:	4293      	cmp	r3, r2
 800a8be:	bfb8      	it	lt
 800a8c0:	4613      	movlt	r3, r2
 800a8c2:	6033      	str	r3, [r6, #0]
 800a8c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a8c8:	4607      	mov	r7, r0
 800a8ca:	460c      	mov	r4, r1
 800a8cc:	b10a      	cbz	r2, 800a8d2 <_printf_common+0x26>
 800a8ce:	3301      	adds	r3, #1
 800a8d0:	6033      	str	r3, [r6, #0]
 800a8d2:	6823      	ldr	r3, [r4, #0]
 800a8d4:	0699      	lsls	r1, r3, #26
 800a8d6:	bf42      	ittt	mi
 800a8d8:	6833      	ldrmi	r3, [r6, #0]
 800a8da:	3302      	addmi	r3, #2
 800a8dc:	6033      	strmi	r3, [r6, #0]
 800a8de:	6825      	ldr	r5, [r4, #0]
 800a8e0:	f015 0506 	ands.w	r5, r5, #6
 800a8e4:	d106      	bne.n	800a8f4 <_printf_common+0x48>
 800a8e6:	f104 0a19 	add.w	sl, r4, #25
 800a8ea:	68e3      	ldr	r3, [r4, #12]
 800a8ec:	6832      	ldr	r2, [r6, #0]
 800a8ee:	1a9b      	subs	r3, r3, r2
 800a8f0:	42ab      	cmp	r3, r5
 800a8f2:	dc26      	bgt.n	800a942 <_printf_common+0x96>
 800a8f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a8f8:	6822      	ldr	r2, [r4, #0]
 800a8fa:	3b00      	subs	r3, #0
 800a8fc:	bf18      	it	ne
 800a8fe:	2301      	movne	r3, #1
 800a900:	0692      	lsls	r2, r2, #26
 800a902:	d42b      	bmi.n	800a95c <_printf_common+0xb0>
 800a904:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a908:	4641      	mov	r1, r8
 800a90a:	4638      	mov	r0, r7
 800a90c:	47c8      	blx	r9
 800a90e:	3001      	adds	r0, #1
 800a910:	d01e      	beq.n	800a950 <_printf_common+0xa4>
 800a912:	6823      	ldr	r3, [r4, #0]
 800a914:	6922      	ldr	r2, [r4, #16]
 800a916:	f003 0306 	and.w	r3, r3, #6
 800a91a:	2b04      	cmp	r3, #4
 800a91c:	bf02      	ittt	eq
 800a91e:	68e5      	ldreq	r5, [r4, #12]
 800a920:	6833      	ldreq	r3, [r6, #0]
 800a922:	1aed      	subeq	r5, r5, r3
 800a924:	68a3      	ldr	r3, [r4, #8]
 800a926:	bf0c      	ite	eq
 800a928:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a92c:	2500      	movne	r5, #0
 800a92e:	4293      	cmp	r3, r2
 800a930:	bfc4      	itt	gt
 800a932:	1a9b      	subgt	r3, r3, r2
 800a934:	18ed      	addgt	r5, r5, r3
 800a936:	2600      	movs	r6, #0
 800a938:	341a      	adds	r4, #26
 800a93a:	42b5      	cmp	r5, r6
 800a93c:	d11a      	bne.n	800a974 <_printf_common+0xc8>
 800a93e:	2000      	movs	r0, #0
 800a940:	e008      	b.n	800a954 <_printf_common+0xa8>
 800a942:	2301      	movs	r3, #1
 800a944:	4652      	mov	r2, sl
 800a946:	4641      	mov	r1, r8
 800a948:	4638      	mov	r0, r7
 800a94a:	47c8      	blx	r9
 800a94c:	3001      	adds	r0, #1
 800a94e:	d103      	bne.n	800a958 <_printf_common+0xac>
 800a950:	f04f 30ff 	mov.w	r0, #4294967295
 800a954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a958:	3501      	adds	r5, #1
 800a95a:	e7c6      	b.n	800a8ea <_printf_common+0x3e>
 800a95c:	18e1      	adds	r1, r4, r3
 800a95e:	1c5a      	adds	r2, r3, #1
 800a960:	2030      	movs	r0, #48	@ 0x30
 800a962:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a966:	4422      	add	r2, r4
 800a968:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a96c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a970:	3302      	adds	r3, #2
 800a972:	e7c7      	b.n	800a904 <_printf_common+0x58>
 800a974:	2301      	movs	r3, #1
 800a976:	4622      	mov	r2, r4
 800a978:	4641      	mov	r1, r8
 800a97a:	4638      	mov	r0, r7
 800a97c:	47c8      	blx	r9
 800a97e:	3001      	adds	r0, #1
 800a980:	d0e6      	beq.n	800a950 <_printf_common+0xa4>
 800a982:	3601      	adds	r6, #1
 800a984:	e7d9      	b.n	800a93a <_printf_common+0x8e>
	...

0800a988 <_printf_i>:
 800a988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a98c:	7e0f      	ldrb	r7, [r1, #24]
 800a98e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a990:	2f78      	cmp	r7, #120	@ 0x78
 800a992:	4691      	mov	r9, r2
 800a994:	4680      	mov	r8, r0
 800a996:	460c      	mov	r4, r1
 800a998:	469a      	mov	sl, r3
 800a99a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a99e:	d807      	bhi.n	800a9b0 <_printf_i+0x28>
 800a9a0:	2f62      	cmp	r7, #98	@ 0x62
 800a9a2:	d80a      	bhi.n	800a9ba <_printf_i+0x32>
 800a9a4:	2f00      	cmp	r7, #0
 800a9a6:	f000 80d1 	beq.w	800ab4c <_printf_i+0x1c4>
 800a9aa:	2f58      	cmp	r7, #88	@ 0x58
 800a9ac:	f000 80b8 	beq.w	800ab20 <_printf_i+0x198>
 800a9b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a9b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a9b8:	e03a      	b.n	800aa30 <_printf_i+0xa8>
 800a9ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a9be:	2b15      	cmp	r3, #21
 800a9c0:	d8f6      	bhi.n	800a9b0 <_printf_i+0x28>
 800a9c2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9c8 <_printf_i+0x40>)
 800a9c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a9c8:	0800aa21 	.word	0x0800aa21
 800a9cc:	0800aa35 	.word	0x0800aa35
 800a9d0:	0800a9b1 	.word	0x0800a9b1
 800a9d4:	0800a9b1 	.word	0x0800a9b1
 800a9d8:	0800a9b1 	.word	0x0800a9b1
 800a9dc:	0800a9b1 	.word	0x0800a9b1
 800a9e0:	0800aa35 	.word	0x0800aa35
 800a9e4:	0800a9b1 	.word	0x0800a9b1
 800a9e8:	0800a9b1 	.word	0x0800a9b1
 800a9ec:	0800a9b1 	.word	0x0800a9b1
 800a9f0:	0800a9b1 	.word	0x0800a9b1
 800a9f4:	0800ab33 	.word	0x0800ab33
 800a9f8:	0800aa5f 	.word	0x0800aa5f
 800a9fc:	0800aaed 	.word	0x0800aaed
 800aa00:	0800a9b1 	.word	0x0800a9b1
 800aa04:	0800a9b1 	.word	0x0800a9b1
 800aa08:	0800ab55 	.word	0x0800ab55
 800aa0c:	0800a9b1 	.word	0x0800a9b1
 800aa10:	0800aa5f 	.word	0x0800aa5f
 800aa14:	0800a9b1 	.word	0x0800a9b1
 800aa18:	0800a9b1 	.word	0x0800a9b1
 800aa1c:	0800aaf5 	.word	0x0800aaf5
 800aa20:	6833      	ldr	r3, [r6, #0]
 800aa22:	1d1a      	adds	r2, r3, #4
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	6032      	str	r2, [r6, #0]
 800aa28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aa2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aa30:	2301      	movs	r3, #1
 800aa32:	e09c      	b.n	800ab6e <_printf_i+0x1e6>
 800aa34:	6833      	ldr	r3, [r6, #0]
 800aa36:	6820      	ldr	r0, [r4, #0]
 800aa38:	1d19      	adds	r1, r3, #4
 800aa3a:	6031      	str	r1, [r6, #0]
 800aa3c:	0606      	lsls	r6, r0, #24
 800aa3e:	d501      	bpl.n	800aa44 <_printf_i+0xbc>
 800aa40:	681d      	ldr	r5, [r3, #0]
 800aa42:	e003      	b.n	800aa4c <_printf_i+0xc4>
 800aa44:	0645      	lsls	r5, r0, #25
 800aa46:	d5fb      	bpl.n	800aa40 <_printf_i+0xb8>
 800aa48:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aa4c:	2d00      	cmp	r5, #0
 800aa4e:	da03      	bge.n	800aa58 <_printf_i+0xd0>
 800aa50:	232d      	movs	r3, #45	@ 0x2d
 800aa52:	426d      	negs	r5, r5
 800aa54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa58:	4858      	ldr	r0, [pc, #352]	@ (800abbc <_printf_i+0x234>)
 800aa5a:	230a      	movs	r3, #10
 800aa5c:	e011      	b.n	800aa82 <_printf_i+0xfa>
 800aa5e:	6821      	ldr	r1, [r4, #0]
 800aa60:	6833      	ldr	r3, [r6, #0]
 800aa62:	0608      	lsls	r0, r1, #24
 800aa64:	f853 5b04 	ldr.w	r5, [r3], #4
 800aa68:	d402      	bmi.n	800aa70 <_printf_i+0xe8>
 800aa6a:	0649      	lsls	r1, r1, #25
 800aa6c:	bf48      	it	mi
 800aa6e:	b2ad      	uxthmi	r5, r5
 800aa70:	2f6f      	cmp	r7, #111	@ 0x6f
 800aa72:	4852      	ldr	r0, [pc, #328]	@ (800abbc <_printf_i+0x234>)
 800aa74:	6033      	str	r3, [r6, #0]
 800aa76:	bf14      	ite	ne
 800aa78:	230a      	movne	r3, #10
 800aa7a:	2308      	moveq	r3, #8
 800aa7c:	2100      	movs	r1, #0
 800aa7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aa82:	6866      	ldr	r6, [r4, #4]
 800aa84:	60a6      	str	r6, [r4, #8]
 800aa86:	2e00      	cmp	r6, #0
 800aa88:	db05      	blt.n	800aa96 <_printf_i+0x10e>
 800aa8a:	6821      	ldr	r1, [r4, #0]
 800aa8c:	432e      	orrs	r6, r5
 800aa8e:	f021 0104 	bic.w	r1, r1, #4
 800aa92:	6021      	str	r1, [r4, #0]
 800aa94:	d04b      	beq.n	800ab2e <_printf_i+0x1a6>
 800aa96:	4616      	mov	r6, r2
 800aa98:	fbb5 f1f3 	udiv	r1, r5, r3
 800aa9c:	fb03 5711 	mls	r7, r3, r1, r5
 800aaa0:	5dc7      	ldrb	r7, [r0, r7]
 800aaa2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aaa6:	462f      	mov	r7, r5
 800aaa8:	42bb      	cmp	r3, r7
 800aaaa:	460d      	mov	r5, r1
 800aaac:	d9f4      	bls.n	800aa98 <_printf_i+0x110>
 800aaae:	2b08      	cmp	r3, #8
 800aab0:	d10b      	bne.n	800aaca <_printf_i+0x142>
 800aab2:	6823      	ldr	r3, [r4, #0]
 800aab4:	07df      	lsls	r7, r3, #31
 800aab6:	d508      	bpl.n	800aaca <_printf_i+0x142>
 800aab8:	6923      	ldr	r3, [r4, #16]
 800aaba:	6861      	ldr	r1, [r4, #4]
 800aabc:	4299      	cmp	r1, r3
 800aabe:	bfde      	ittt	le
 800aac0:	2330      	movle	r3, #48	@ 0x30
 800aac2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aac6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aaca:	1b92      	subs	r2, r2, r6
 800aacc:	6122      	str	r2, [r4, #16]
 800aace:	f8cd a000 	str.w	sl, [sp]
 800aad2:	464b      	mov	r3, r9
 800aad4:	aa03      	add	r2, sp, #12
 800aad6:	4621      	mov	r1, r4
 800aad8:	4640      	mov	r0, r8
 800aada:	f7ff fee7 	bl	800a8ac <_printf_common>
 800aade:	3001      	adds	r0, #1
 800aae0:	d14a      	bne.n	800ab78 <_printf_i+0x1f0>
 800aae2:	f04f 30ff 	mov.w	r0, #4294967295
 800aae6:	b004      	add	sp, #16
 800aae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaec:	6823      	ldr	r3, [r4, #0]
 800aaee:	f043 0320 	orr.w	r3, r3, #32
 800aaf2:	6023      	str	r3, [r4, #0]
 800aaf4:	4832      	ldr	r0, [pc, #200]	@ (800abc0 <_printf_i+0x238>)
 800aaf6:	2778      	movs	r7, #120	@ 0x78
 800aaf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aafc:	6823      	ldr	r3, [r4, #0]
 800aafe:	6831      	ldr	r1, [r6, #0]
 800ab00:	061f      	lsls	r7, r3, #24
 800ab02:	f851 5b04 	ldr.w	r5, [r1], #4
 800ab06:	d402      	bmi.n	800ab0e <_printf_i+0x186>
 800ab08:	065f      	lsls	r7, r3, #25
 800ab0a:	bf48      	it	mi
 800ab0c:	b2ad      	uxthmi	r5, r5
 800ab0e:	6031      	str	r1, [r6, #0]
 800ab10:	07d9      	lsls	r1, r3, #31
 800ab12:	bf44      	itt	mi
 800ab14:	f043 0320 	orrmi.w	r3, r3, #32
 800ab18:	6023      	strmi	r3, [r4, #0]
 800ab1a:	b11d      	cbz	r5, 800ab24 <_printf_i+0x19c>
 800ab1c:	2310      	movs	r3, #16
 800ab1e:	e7ad      	b.n	800aa7c <_printf_i+0xf4>
 800ab20:	4826      	ldr	r0, [pc, #152]	@ (800abbc <_printf_i+0x234>)
 800ab22:	e7e9      	b.n	800aaf8 <_printf_i+0x170>
 800ab24:	6823      	ldr	r3, [r4, #0]
 800ab26:	f023 0320 	bic.w	r3, r3, #32
 800ab2a:	6023      	str	r3, [r4, #0]
 800ab2c:	e7f6      	b.n	800ab1c <_printf_i+0x194>
 800ab2e:	4616      	mov	r6, r2
 800ab30:	e7bd      	b.n	800aaae <_printf_i+0x126>
 800ab32:	6833      	ldr	r3, [r6, #0]
 800ab34:	6825      	ldr	r5, [r4, #0]
 800ab36:	6961      	ldr	r1, [r4, #20]
 800ab38:	1d18      	adds	r0, r3, #4
 800ab3a:	6030      	str	r0, [r6, #0]
 800ab3c:	062e      	lsls	r6, r5, #24
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	d501      	bpl.n	800ab46 <_printf_i+0x1be>
 800ab42:	6019      	str	r1, [r3, #0]
 800ab44:	e002      	b.n	800ab4c <_printf_i+0x1c4>
 800ab46:	0668      	lsls	r0, r5, #25
 800ab48:	d5fb      	bpl.n	800ab42 <_printf_i+0x1ba>
 800ab4a:	8019      	strh	r1, [r3, #0]
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	6123      	str	r3, [r4, #16]
 800ab50:	4616      	mov	r6, r2
 800ab52:	e7bc      	b.n	800aace <_printf_i+0x146>
 800ab54:	6833      	ldr	r3, [r6, #0]
 800ab56:	1d1a      	adds	r2, r3, #4
 800ab58:	6032      	str	r2, [r6, #0]
 800ab5a:	681e      	ldr	r6, [r3, #0]
 800ab5c:	6862      	ldr	r2, [r4, #4]
 800ab5e:	2100      	movs	r1, #0
 800ab60:	4630      	mov	r0, r6
 800ab62:	f7f5 fb35 	bl	80001d0 <memchr>
 800ab66:	b108      	cbz	r0, 800ab6c <_printf_i+0x1e4>
 800ab68:	1b80      	subs	r0, r0, r6
 800ab6a:	6060      	str	r0, [r4, #4]
 800ab6c:	6863      	ldr	r3, [r4, #4]
 800ab6e:	6123      	str	r3, [r4, #16]
 800ab70:	2300      	movs	r3, #0
 800ab72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab76:	e7aa      	b.n	800aace <_printf_i+0x146>
 800ab78:	6923      	ldr	r3, [r4, #16]
 800ab7a:	4632      	mov	r2, r6
 800ab7c:	4649      	mov	r1, r9
 800ab7e:	4640      	mov	r0, r8
 800ab80:	47d0      	blx	sl
 800ab82:	3001      	adds	r0, #1
 800ab84:	d0ad      	beq.n	800aae2 <_printf_i+0x15a>
 800ab86:	6823      	ldr	r3, [r4, #0]
 800ab88:	079b      	lsls	r3, r3, #30
 800ab8a:	d413      	bmi.n	800abb4 <_printf_i+0x22c>
 800ab8c:	68e0      	ldr	r0, [r4, #12]
 800ab8e:	9b03      	ldr	r3, [sp, #12]
 800ab90:	4298      	cmp	r0, r3
 800ab92:	bfb8      	it	lt
 800ab94:	4618      	movlt	r0, r3
 800ab96:	e7a6      	b.n	800aae6 <_printf_i+0x15e>
 800ab98:	2301      	movs	r3, #1
 800ab9a:	4632      	mov	r2, r6
 800ab9c:	4649      	mov	r1, r9
 800ab9e:	4640      	mov	r0, r8
 800aba0:	47d0      	blx	sl
 800aba2:	3001      	adds	r0, #1
 800aba4:	d09d      	beq.n	800aae2 <_printf_i+0x15a>
 800aba6:	3501      	adds	r5, #1
 800aba8:	68e3      	ldr	r3, [r4, #12]
 800abaa:	9903      	ldr	r1, [sp, #12]
 800abac:	1a5b      	subs	r3, r3, r1
 800abae:	42ab      	cmp	r3, r5
 800abb0:	dcf2      	bgt.n	800ab98 <_printf_i+0x210>
 800abb2:	e7eb      	b.n	800ab8c <_printf_i+0x204>
 800abb4:	2500      	movs	r5, #0
 800abb6:	f104 0619 	add.w	r6, r4, #25
 800abba:	e7f5      	b.n	800aba8 <_printf_i+0x220>
 800abbc:	0800f9e0 	.word	0x0800f9e0
 800abc0:	0800f9f1 	.word	0x0800f9f1

0800abc4 <_scanf_float>:
 800abc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abc8:	b087      	sub	sp, #28
 800abca:	4691      	mov	r9, r2
 800abcc:	9303      	str	r3, [sp, #12]
 800abce:	688b      	ldr	r3, [r1, #8]
 800abd0:	1e5a      	subs	r2, r3, #1
 800abd2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800abd6:	bf81      	itttt	hi
 800abd8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800abdc:	eb03 0b05 	addhi.w	fp, r3, r5
 800abe0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800abe4:	608b      	strhi	r3, [r1, #8]
 800abe6:	680b      	ldr	r3, [r1, #0]
 800abe8:	460a      	mov	r2, r1
 800abea:	f04f 0500 	mov.w	r5, #0
 800abee:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800abf2:	f842 3b1c 	str.w	r3, [r2], #28
 800abf6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800abfa:	4680      	mov	r8, r0
 800abfc:	460c      	mov	r4, r1
 800abfe:	bf98      	it	ls
 800ac00:	f04f 0b00 	movls.w	fp, #0
 800ac04:	9201      	str	r2, [sp, #4]
 800ac06:	4616      	mov	r6, r2
 800ac08:	46aa      	mov	sl, r5
 800ac0a:	462f      	mov	r7, r5
 800ac0c:	9502      	str	r5, [sp, #8]
 800ac0e:	68a2      	ldr	r2, [r4, #8]
 800ac10:	b15a      	cbz	r2, 800ac2a <_scanf_float+0x66>
 800ac12:	f8d9 3000 	ldr.w	r3, [r9]
 800ac16:	781b      	ldrb	r3, [r3, #0]
 800ac18:	2b4e      	cmp	r3, #78	@ 0x4e
 800ac1a:	d863      	bhi.n	800ace4 <_scanf_float+0x120>
 800ac1c:	2b40      	cmp	r3, #64	@ 0x40
 800ac1e:	d83b      	bhi.n	800ac98 <_scanf_float+0xd4>
 800ac20:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ac24:	b2c8      	uxtb	r0, r1
 800ac26:	280e      	cmp	r0, #14
 800ac28:	d939      	bls.n	800ac9e <_scanf_float+0xda>
 800ac2a:	b11f      	cbz	r7, 800ac34 <_scanf_float+0x70>
 800ac2c:	6823      	ldr	r3, [r4, #0]
 800ac2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ac32:	6023      	str	r3, [r4, #0]
 800ac34:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac38:	f1ba 0f01 	cmp.w	sl, #1
 800ac3c:	f200 8114 	bhi.w	800ae68 <_scanf_float+0x2a4>
 800ac40:	9b01      	ldr	r3, [sp, #4]
 800ac42:	429e      	cmp	r6, r3
 800ac44:	f200 8105 	bhi.w	800ae52 <_scanf_float+0x28e>
 800ac48:	2001      	movs	r0, #1
 800ac4a:	b007      	add	sp, #28
 800ac4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac50:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800ac54:	2a0d      	cmp	r2, #13
 800ac56:	d8e8      	bhi.n	800ac2a <_scanf_float+0x66>
 800ac58:	a101      	add	r1, pc, #4	@ (adr r1, 800ac60 <_scanf_float+0x9c>)
 800ac5a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ac5e:	bf00      	nop
 800ac60:	0800ada9 	.word	0x0800ada9
 800ac64:	0800ac2b 	.word	0x0800ac2b
 800ac68:	0800ac2b 	.word	0x0800ac2b
 800ac6c:	0800ac2b 	.word	0x0800ac2b
 800ac70:	0800ae05 	.word	0x0800ae05
 800ac74:	0800addf 	.word	0x0800addf
 800ac78:	0800ac2b 	.word	0x0800ac2b
 800ac7c:	0800ac2b 	.word	0x0800ac2b
 800ac80:	0800adb7 	.word	0x0800adb7
 800ac84:	0800ac2b 	.word	0x0800ac2b
 800ac88:	0800ac2b 	.word	0x0800ac2b
 800ac8c:	0800ac2b 	.word	0x0800ac2b
 800ac90:	0800ac2b 	.word	0x0800ac2b
 800ac94:	0800ad73 	.word	0x0800ad73
 800ac98:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800ac9c:	e7da      	b.n	800ac54 <_scanf_float+0x90>
 800ac9e:	290e      	cmp	r1, #14
 800aca0:	d8c3      	bhi.n	800ac2a <_scanf_float+0x66>
 800aca2:	a001      	add	r0, pc, #4	@ (adr r0, 800aca8 <_scanf_float+0xe4>)
 800aca4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aca8:	0800ad63 	.word	0x0800ad63
 800acac:	0800ac2b 	.word	0x0800ac2b
 800acb0:	0800ad63 	.word	0x0800ad63
 800acb4:	0800adf3 	.word	0x0800adf3
 800acb8:	0800ac2b 	.word	0x0800ac2b
 800acbc:	0800ad05 	.word	0x0800ad05
 800acc0:	0800ad49 	.word	0x0800ad49
 800acc4:	0800ad49 	.word	0x0800ad49
 800acc8:	0800ad49 	.word	0x0800ad49
 800accc:	0800ad49 	.word	0x0800ad49
 800acd0:	0800ad49 	.word	0x0800ad49
 800acd4:	0800ad49 	.word	0x0800ad49
 800acd8:	0800ad49 	.word	0x0800ad49
 800acdc:	0800ad49 	.word	0x0800ad49
 800ace0:	0800ad49 	.word	0x0800ad49
 800ace4:	2b6e      	cmp	r3, #110	@ 0x6e
 800ace6:	d809      	bhi.n	800acfc <_scanf_float+0x138>
 800ace8:	2b60      	cmp	r3, #96	@ 0x60
 800acea:	d8b1      	bhi.n	800ac50 <_scanf_float+0x8c>
 800acec:	2b54      	cmp	r3, #84	@ 0x54
 800acee:	d07b      	beq.n	800ade8 <_scanf_float+0x224>
 800acf0:	2b59      	cmp	r3, #89	@ 0x59
 800acf2:	d19a      	bne.n	800ac2a <_scanf_float+0x66>
 800acf4:	2d07      	cmp	r5, #7
 800acf6:	d198      	bne.n	800ac2a <_scanf_float+0x66>
 800acf8:	2508      	movs	r5, #8
 800acfa:	e02f      	b.n	800ad5c <_scanf_float+0x198>
 800acfc:	2b74      	cmp	r3, #116	@ 0x74
 800acfe:	d073      	beq.n	800ade8 <_scanf_float+0x224>
 800ad00:	2b79      	cmp	r3, #121	@ 0x79
 800ad02:	e7f6      	b.n	800acf2 <_scanf_float+0x12e>
 800ad04:	6821      	ldr	r1, [r4, #0]
 800ad06:	05c8      	lsls	r0, r1, #23
 800ad08:	d51e      	bpl.n	800ad48 <_scanf_float+0x184>
 800ad0a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800ad0e:	6021      	str	r1, [r4, #0]
 800ad10:	3701      	adds	r7, #1
 800ad12:	f1bb 0f00 	cmp.w	fp, #0
 800ad16:	d003      	beq.n	800ad20 <_scanf_float+0x15c>
 800ad18:	3201      	adds	r2, #1
 800ad1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ad1e:	60a2      	str	r2, [r4, #8]
 800ad20:	68a3      	ldr	r3, [r4, #8]
 800ad22:	3b01      	subs	r3, #1
 800ad24:	60a3      	str	r3, [r4, #8]
 800ad26:	6923      	ldr	r3, [r4, #16]
 800ad28:	3301      	adds	r3, #1
 800ad2a:	6123      	str	r3, [r4, #16]
 800ad2c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800ad30:	3b01      	subs	r3, #1
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	f8c9 3004 	str.w	r3, [r9, #4]
 800ad38:	f340 8082 	ble.w	800ae40 <_scanf_float+0x27c>
 800ad3c:	f8d9 3000 	ldr.w	r3, [r9]
 800ad40:	3301      	adds	r3, #1
 800ad42:	f8c9 3000 	str.w	r3, [r9]
 800ad46:	e762      	b.n	800ac0e <_scanf_float+0x4a>
 800ad48:	eb1a 0105 	adds.w	r1, sl, r5
 800ad4c:	f47f af6d 	bne.w	800ac2a <_scanf_float+0x66>
 800ad50:	6822      	ldr	r2, [r4, #0]
 800ad52:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800ad56:	6022      	str	r2, [r4, #0]
 800ad58:	460d      	mov	r5, r1
 800ad5a:	468a      	mov	sl, r1
 800ad5c:	f806 3b01 	strb.w	r3, [r6], #1
 800ad60:	e7de      	b.n	800ad20 <_scanf_float+0x15c>
 800ad62:	6822      	ldr	r2, [r4, #0]
 800ad64:	0610      	lsls	r0, r2, #24
 800ad66:	f57f af60 	bpl.w	800ac2a <_scanf_float+0x66>
 800ad6a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800ad6e:	6022      	str	r2, [r4, #0]
 800ad70:	e7f4      	b.n	800ad5c <_scanf_float+0x198>
 800ad72:	f1ba 0f00 	cmp.w	sl, #0
 800ad76:	d10c      	bne.n	800ad92 <_scanf_float+0x1ce>
 800ad78:	b977      	cbnz	r7, 800ad98 <_scanf_float+0x1d4>
 800ad7a:	6822      	ldr	r2, [r4, #0]
 800ad7c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ad80:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ad84:	d108      	bne.n	800ad98 <_scanf_float+0x1d4>
 800ad86:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ad8a:	6022      	str	r2, [r4, #0]
 800ad8c:	f04f 0a01 	mov.w	sl, #1
 800ad90:	e7e4      	b.n	800ad5c <_scanf_float+0x198>
 800ad92:	f1ba 0f02 	cmp.w	sl, #2
 800ad96:	d050      	beq.n	800ae3a <_scanf_float+0x276>
 800ad98:	2d01      	cmp	r5, #1
 800ad9a:	d002      	beq.n	800ada2 <_scanf_float+0x1de>
 800ad9c:	2d04      	cmp	r5, #4
 800ad9e:	f47f af44 	bne.w	800ac2a <_scanf_float+0x66>
 800ada2:	3501      	adds	r5, #1
 800ada4:	b2ed      	uxtb	r5, r5
 800ada6:	e7d9      	b.n	800ad5c <_scanf_float+0x198>
 800ada8:	f1ba 0f01 	cmp.w	sl, #1
 800adac:	f47f af3d 	bne.w	800ac2a <_scanf_float+0x66>
 800adb0:	f04f 0a02 	mov.w	sl, #2
 800adb4:	e7d2      	b.n	800ad5c <_scanf_float+0x198>
 800adb6:	b975      	cbnz	r5, 800add6 <_scanf_float+0x212>
 800adb8:	2f00      	cmp	r7, #0
 800adba:	f47f af37 	bne.w	800ac2c <_scanf_float+0x68>
 800adbe:	6822      	ldr	r2, [r4, #0]
 800adc0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800adc4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800adc8:	f040 8103 	bne.w	800afd2 <_scanf_float+0x40e>
 800adcc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800add0:	6022      	str	r2, [r4, #0]
 800add2:	2501      	movs	r5, #1
 800add4:	e7c2      	b.n	800ad5c <_scanf_float+0x198>
 800add6:	2d03      	cmp	r5, #3
 800add8:	d0e3      	beq.n	800ada2 <_scanf_float+0x1de>
 800adda:	2d05      	cmp	r5, #5
 800addc:	e7df      	b.n	800ad9e <_scanf_float+0x1da>
 800adde:	2d02      	cmp	r5, #2
 800ade0:	f47f af23 	bne.w	800ac2a <_scanf_float+0x66>
 800ade4:	2503      	movs	r5, #3
 800ade6:	e7b9      	b.n	800ad5c <_scanf_float+0x198>
 800ade8:	2d06      	cmp	r5, #6
 800adea:	f47f af1e 	bne.w	800ac2a <_scanf_float+0x66>
 800adee:	2507      	movs	r5, #7
 800adf0:	e7b4      	b.n	800ad5c <_scanf_float+0x198>
 800adf2:	6822      	ldr	r2, [r4, #0]
 800adf4:	0591      	lsls	r1, r2, #22
 800adf6:	f57f af18 	bpl.w	800ac2a <_scanf_float+0x66>
 800adfa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800adfe:	6022      	str	r2, [r4, #0]
 800ae00:	9702      	str	r7, [sp, #8]
 800ae02:	e7ab      	b.n	800ad5c <_scanf_float+0x198>
 800ae04:	6822      	ldr	r2, [r4, #0]
 800ae06:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ae0a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ae0e:	d005      	beq.n	800ae1c <_scanf_float+0x258>
 800ae10:	0550      	lsls	r0, r2, #21
 800ae12:	f57f af0a 	bpl.w	800ac2a <_scanf_float+0x66>
 800ae16:	2f00      	cmp	r7, #0
 800ae18:	f000 80db 	beq.w	800afd2 <_scanf_float+0x40e>
 800ae1c:	0591      	lsls	r1, r2, #22
 800ae1e:	bf58      	it	pl
 800ae20:	9902      	ldrpl	r1, [sp, #8]
 800ae22:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ae26:	bf58      	it	pl
 800ae28:	1a79      	subpl	r1, r7, r1
 800ae2a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ae2e:	bf58      	it	pl
 800ae30:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800ae34:	6022      	str	r2, [r4, #0]
 800ae36:	2700      	movs	r7, #0
 800ae38:	e790      	b.n	800ad5c <_scanf_float+0x198>
 800ae3a:	f04f 0a03 	mov.w	sl, #3
 800ae3e:	e78d      	b.n	800ad5c <_scanf_float+0x198>
 800ae40:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ae44:	4649      	mov	r1, r9
 800ae46:	4640      	mov	r0, r8
 800ae48:	4798      	blx	r3
 800ae4a:	2800      	cmp	r0, #0
 800ae4c:	f43f aedf 	beq.w	800ac0e <_scanf_float+0x4a>
 800ae50:	e6eb      	b.n	800ac2a <_scanf_float+0x66>
 800ae52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ae5a:	464a      	mov	r2, r9
 800ae5c:	4640      	mov	r0, r8
 800ae5e:	4798      	blx	r3
 800ae60:	6923      	ldr	r3, [r4, #16]
 800ae62:	3b01      	subs	r3, #1
 800ae64:	6123      	str	r3, [r4, #16]
 800ae66:	e6eb      	b.n	800ac40 <_scanf_float+0x7c>
 800ae68:	1e6b      	subs	r3, r5, #1
 800ae6a:	2b06      	cmp	r3, #6
 800ae6c:	d824      	bhi.n	800aeb8 <_scanf_float+0x2f4>
 800ae6e:	2d02      	cmp	r5, #2
 800ae70:	d836      	bhi.n	800aee0 <_scanf_float+0x31c>
 800ae72:	9b01      	ldr	r3, [sp, #4]
 800ae74:	429e      	cmp	r6, r3
 800ae76:	f67f aee7 	bls.w	800ac48 <_scanf_float+0x84>
 800ae7a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae7e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ae82:	464a      	mov	r2, r9
 800ae84:	4640      	mov	r0, r8
 800ae86:	4798      	blx	r3
 800ae88:	6923      	ldr	r3, [r4, #16]
 800ae8a:	3b01      	subs	r3, #1
 800ae8c:	6123      	str	r3, [r4, #16]
 800ae8e:	e7f0      	b.n	800ae72 <_scanf_float+0x2ae>
 800ae90:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ae94:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ae98:	464a      	mov	r2, r9
 800ae9a:	4640      	mov	r0, r8
 800ae9c:	4798      	blx	r3
 800ae9e:	6923      	ldr	r3, [r4, #16]
 800aea0:	3b01      	subs	r3, #1
 800aea2:	6123      	str	r3, [r4, #16]
 800aea4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aea8:	fa5f fa8a 	uxtb.w	sl, sl
 800aeac:	f1ba 0f02 	cmp.w	sl, #2
 800aeb0:	d1ee      	bne.n	800ae90 <_scanf_float+0x2cc>
 800aeb2:	3d03      	subs	r5, #3
 800aeb4:	b2ed      	uxtb	r5, r5
 800aeb6:	1b76      	subs	r6, r6, r5
 800aeb8:	6823      	ldr	r3, [r4, #0]
 800aeba:	05da      	lsls	r2, r3, #23
 800aebc:	d530      	bpl.n	800af20 <_scanf_float+0x35c>
 800aebe:	055b      	lsls	r3, r3, #21
 800aec0:	d511      	bpl.n	800aee6 <_scanf_float+0x322>
 800aec2:	9b01      	ldr	r3, [sp, #4]
 800aec4:	429e      	cmp	r6, r3
 800aec6:	f67f aebf 	bls.w	800ac48 <_scanf_float+0x84>
 800aeca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800aece:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800aed2:	464a      	mov	r2, r9
 800aed4:	4640      	mov	r0, r8
 800aed6:	4798      	blx	r3
 800aed8:	6923      	ldr	r3, [r4, #16]
 800aeda:	3b01      	subs	r3, #1
 800aedc:	6123      	str	r3, [r4, #16]
 800aede:	e7f0      	b.n	800aec2 <_scanf_float+0x2fe>
 800aee0:	46aa      	mov	sl, r5
 800aee2:	46b3      	mov	fp, r6
 800aee4:	e7de      	b.n	800aea4 <_scanf_float+0x2e0>
 800aee6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800aeea:	6923      	ldr	r3, [r4, #16]
 800aeec:	2965      	cmp	r1, #101	@ 0x65
 800aeee:	f103 33ff 	add.w	r3, r3, #4294967295
 800aef2:	f106 35ff 	add.w	r5, r6, #4294967295
 800aef6:	6123      	str	r3, [r4, #16]
 800aef8:	d00c      	beq.n	800af14 <_scanf_float+0x350>
 800aefa:	2945      	cmp	r1, #69	@ 0x45
 800aefc:	d00a      	beq.n	800af14 <_scanf_float+0x350>
 800aefe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800af02:	464a      	mov	r2, r9
 800af04:	4640      	mov	r0, r8
 800af06:	4798      	blx	r3
 800af08:	6923      	ldr	r3, [r4, #16]
 800af0a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800af0e:	3b01      	subs	r3, #1
 800af10:	1eb5      	subs	r5, r6, #2
 800af12:	6123      	str	r3, [r4, #16]
 800af14:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800af18:	464a      	mov	r2, r9
 800af1a:	4640      	mov	r0, r8
 800af1c:	4798      	blx	r3
 800af1e:	462e      	mov	r6, r5
 800af20:	6822      	ldr	r2, [r4, #0]
 800af22:	f012 0210 	ands.w	r2, r2, #16
 800af26:	d001      	beq.n	800af2c <_scanf_float+0x368>
 800af28:	2000      	movs	r0, #0
 800af2a:	e68e      	b.n	800ac4a <_scanf_float+0x86>
 800af2c:	7032      	strb	r2, [r6, #0]
 800af2e:	6823      	ldr	r3, [r4, #0]
 800af30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800af34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af38:	d125      	bne.n	800af86 <_scanf_float+0x3c2>
 800af3a:	9b02      	ldr	r3, [sp, #8]
 800af3c:	429f      	cmp	r7, r3
 800af3e:	d00a      	beq.n	800af56 <_scanf_float+0x392>
 800af40:	1bda      	subs	r2, r3, r7
 800af42:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800af46:	429e      	cmp	r6, r3
 800af48:	bf28      	it	cs
 800af4a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800af4e:	4922      	ldr	r1, [pc, #136]	@ (800afd8 <_scanf_float+0x414>)
 800af50:	4630      	mov	r0, r6
 800af52:	f000 f907 	bl	800b164 <siprintf>
 800af56:	9901      	ldr	r1, [sp, #4]
 800af58:	2200      	movs	r2, #0
 800af5a:	4640      	mov	r0, r8
 800af5c:	f002 fc40 	bl	800d7e0 <_strtod_r>
 800af60:	9b03      	ldr	r3, [sp, #12]
 800af62:	6821      	ldr	r1, [r4, #0]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f011 0f02 	tst.w	r1, #2
 800af6a:	ec57 6b10 	vmov	r6, r7, d0
 800af6e:	f103 0204 	add.w	r2, r3, #4
 800af72:	d015      	beq.n	800afa0 <_scanf_float+0x3dc>
 800af74:	9903      	ldr	r1, [sp, #12]
 800af76:	600a      	str	r2, [r1, #0]
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	e9c3 6700 	strd	r6, r7, [r3]
 800af7e:	68e3      	ldr	r3, [r4, #12]
 800af80:	3301      	adds	r3, #1
 800af82:	60e3      	str	r3, [r4, #12]
 800af84:	e7d0      	b.n	800af28 <_scanf_float+0x364>
 800af86:	9b04      	ldr	r3, [sp, #16]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d0e4      	beq.n	800af56 <_scanf_float+0x392>
 800af8c:	9905      	ldr	r1, [sp, #20]
 800af8e:	230a      	movs	r3, #10
 800af90:	3101      	adds	r1, #1
 800af92:	4640      	mov	r0, r8
 800af94:	f002 fca4 	bl	800d8e0 <_strtol_r>
 800af98:	9b04      	ldr	r3, [sp, #16]
 800af9a:	9e05      	ldr	r6, [sp, #20]
 800af9c:	1ac2      	subs	r2, r0, r3
 800af9e:	e7d0      	b.n	800af42 <_scanf_float+0x37e>
 800afa0:	f011 0f04 	tst.w	r1, #4
 800afa4:	9903      	ldr	r1, [sp, #12]
 800afa6:	600a      	str	r2, [r1, #0]
 800afa8:	d1e6      	bne.n	800af78 <_scanf_float+0x3b4>
 800afaa:	681d      	ldr	r5, [r3, #0]
 800afac:	4632      	mov	r2, r6
 800afae:	463b      	mov	r3, r7
 800afb0:	4630      	mov	r0, r6
 800afb2:	4639      	mov	r1, r7
 800afb4:	f7f5 fdba 	bl	8000b2c <__aeabi_dcmpun>
 800afb8:	b128      	cbz	r0, 800afc6 <_scanf_float+0x402>
 800afba:	4808      	ldr	r0, [pc, #32]	@ (800afdc <_scanf_float+0x418>)
 800afbc:	f000 fa04 	bl	800b3c8 <nanf>
 800afc0:	ed85 0a00 	vstr	s0, [r5]
 800afc4:	e7db      	b.n	800af7e <_scanf_float+0x3ba>
 800afc6:	4630      	mov	r0, r6
 800afc8:	4639      	mov	r1, r7
 800afca:	f7f5 fe0d 	bl	8000be8 <__aeabi_d2f>
 800afce:	6028      	str	r0, [r5, #0]
 800afd0:	e7d5      	b.n	800af7e <_scanf_float+0x3ba>
 800afd2:	2700      	movs	r7, #0
 800afd4:	e62e      	b.n	800ac34 <_scanf_float+0x70>
 800afd6:	bf00      	nop
 800afd8:	0800fa02 	.word	0x0800fa02
 800afdc:	0800fb5e 	.word	0x0800fb5e

0800afe0 <std>:
 800afe0:	2300      	movs	r3, #0
 800afe2:	b510      	push	{r4, lr}
 800afe4:	4604      	mov	r4, r0
 800afe6:	e9c0 3300 	strd	r3, r3, [r0]
 800afea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800afee:	6083      	str	r3, [r0, #8]
 800aff0:	8181      	strh	r1, [r0, #12]
 800aff2:	6643      	str	r3, [r0, #100]	@ 0x64
 800aff4:	81c2      	strh	r2, [r0, #14]
 800aff6:	6183      	str	r3, [r0, #24]
 800aff8:	4619      	mov	r1, r3
 800affa:	2208      	movs	r2, #8
 800affc:	305c      	adds	r0, #92	@ 0x5c
 800affe:	f000 f954 	bl	800b2aa <memset>
 800b002:	4b0d      	ldr	r3, [pc, #52]	@ (800b038 <std+0x58>)
 800b004:	6263      	str	r3, [r4, #36]	@ 0x24
 800b006:	4b0d      	ldr	r3, [pc, #52]	@ (800b03c <std+0x5c>)
 800b008:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b00a:	4b0d      	ldr	r3, [pc, #52]	@ (800b040 <std+0x60>)
 800b00c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b00e:	4b0d      	ldr	r3, [pc, #52]	@ (800b044 <std+0x64>)
 800b010:	6323      	str	r3, [r4, #48]	@ 0x30
 800b012:	4b0d      	ldr	r3, [pc, #52]	@ (800b048 <std+0x68>)
 800b014:	6224      	str	r4, [r4, #32]
 800b016:	429c      	cmp	r4, r3
 800b018:	d006      	beq.n	800b028 <std+0x48>
 800b01a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b01e:	4294      	cmp	r4, r2
 800b020:	d002      	beq.n	800b028 <std+0x48>
 800b022:	33d0      	adds	r3, #208	@ 0xd0
 800b024:	429c      	cmp	r4, r3
 800b026:	d105      	bne.n	800b034 <std+0x54>
 800b028:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b02c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b030:	f000 b9b8 	b.w	800b3a4 <__retarget_lock_init_recursive>
 800b034:	bd10      	pop	{r4, pc}
 800b036:	bf00      	nop
 800b038:	0800b201 	.word	0x0800b201
 800b03c:	0800b227 	.word	0x0800b227
 800b040:	0800b25f 	.word	0x0800b25f
 800b044:	0800b283 	.word	0x0800b283
 800b048:	20001558 	.word	0x20001558

0800b04c <stdio_exit_handler>:
 800b04c:	4a02      	ldr	r2, [pc, #8]	@ (800b058 <stdio_exit_handler+0xc>)
 800b04e:	4903      	ldr	r1, [pc, #12]	@ (800b05c <stdio_exit_handler+0x10>)
 800b050:	4803      	ldr	r0, [pc, #12]	@ (800b060 <stdio_exit_handler+0x14>)
 800b052:	f000 b869 	b.w	800b128 <_fwalk_sglue>
 800b056:	bf00      	nop
 800b058:	20000038 	.word	0x20000038
 800b05c:	0800e2d9 	.word	0x0800e2d9
 800b060:	20000048 	.word	0x20000048

0800b064 <cleanup_stdio>:
 800b064:	6841      	ldr	r1, [r0, #4]
 800b066:	4b0c      	ldr	r3, [pc, #48]	@ (800b098 <cleanup_stdio+0x34>)
 800b068:	4299      	cmp	r1, r3
 800b06a:	b510      	push	{r4, lr}
 800b06c:	4604      	mov	r4, r0
 800b06e:	d001      	beq.n	800b074 <cleanup_stdio+0x10>
 800b070:	f003 f932 	bl	800e2d8 <_fflush_r>
 800b074:	68a1      	ldr	r1, [r4, #8]
 800b076:	4b09      	ldr	r3, [pc, #36]	@ (800b09c <cleanup_stdio+0x38>)
 800b078:	4299      	cmp	r1, r3
 800b07a:	d002      	beq.n	800b082 <cleanup_stdio+0x1e>
 800b07c:	4620      	mov	r0, r4
 800b07e:	f003 f92b 	bl	800e2d8 <_fflush_r>
 800b082:	68e1      	ldr	r1, [r4, #12]
 800b084:	4b06      	ldr	r3, [pc, #24]	@ (800b0a0 <cleanup_stdio+0x3c>)
 800b086:	4299      	cmp	r1, r3
 800b088:	d004      	beq.n	800b094 <cleanup_stdio+0x30>
 800b08a:	4620      	mov	r0, r4
 800b08c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b090:	f003 b922 	b.w	800e2d8 <_fflush_r>
 800b094:	bd10      	pop	{r4, pc}
 800b096:	bf00      	nop
 800b098:	20001558 	.word	0x20001558
 800b09c:	200015c0 	.word	0x200015c0
 800b0a0:	20001628 	.word	0x20001628

0800b0a4 <global_stdio_init.part.0>:
 800b0a4:	b510      	push	{r4, lr}
 800b0a6:	4b0b      	ldr	r3, [pc, #44]	@ (800b0d4 <global_stdio_init.part.0+0x30>)
 800b0a8:	4c0b      	ldr	r4, [pc, #44]	@ (800b0d8 <global_stdio_init.part.0+0x34>)
 800b0aa:	4a0c      	ldr	r2, [pc, #48]	@ (800b0dc <global_stdio_init.part.0+0x38>)
 800b0ac:	601a      	str	r2, [r3, #0]
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	2104      	movs	r1, #4
 800b0b4:	f7ff ff94 	bl	800afe0 <std>
 800b0b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b0bc:	2201      	movs	r2, #1
 800b0be:	2109      	movs	r1, #9
 800b0c0:	f7ff ff8e 	bl	800afe0 <std>
 800b0c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b0c8:	2202      	movs	r2, #2
 800b0ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0ce:	2112      	movs	r1, #18
 800b0d0:	f7ff bf86 	b.w	800afe0 <std>
 800b0d4:	20001690 	.word	0x20001690
 800b0d8:	20001558 	.word	0x20001558
 800b0dc:	0800b04d 	.word	0x0800b04d

0800b0e0 <__sfp_lock_acquire>:
 800b0e0:	4801      	ldr	r0, [pc, #4]	@ (800b0e8 <__sfp_lock_acquire+0x8>)
 800b0e2:	f000 b960 	b.w	800b3a6 <__retarget_lock_acquire_recursive>
 800b0e6:	bf00      	nop
 800b0e8:	20001699 	.word	0x20001699

0800b0ec <__sfp_lock_release>:
 800b0ec:	4801      	ldr	r0, [pc, #4]	@ (800b0f4 <__sfp_lock_release+0x8>)
 800b0ee:	f000 b95b 	b.w	800b3a8 <__retarget_lock_release_recursive>
 800b0f2:	bf00      	nop
 800b0f4:	20001699 	.word	0x20001699

0800b0f8 <__sinit>:
 800b0f8:	b510      	push	{r4, lr}
 800b0fa:	4604      	mov	r4, r0
 800b0fc:	f7ff fff0 	bl	800b0e0 <__sfp_lock_acquire>
 800b100:	6a23      	ldr	r3, [r4, #32]
 800b102:	b11b      	cbz	r3, 800b10c <__sinit+0x14>
 800b104:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b108:	f7ff bff0 	b.w	800b0ec <__sfp_lock_release>
 800b10c:	4b04      	ldr	r3, [pc, #16]	@ (800b120 <__sinit+0x28>)
 800b10e:	6223      	str	r3, [r4, #32]
 800b110:	4b04      	ldr	r3, [pc, #16]	@ (800b124 <__sinit+0x2c>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d1f5      	bne.n	800b104 <__sinit+0xc>
 800b118:	f7ff ffc4 	bl	800b0a4 <global_stdio_init.part.0>
 800b11c:	e7f2      	b.n	800b104 <__sinit+0xc>
 800b11e:	bf00      	nop
 800b120:	0800b065 	.word	0x0800b065
 800b124:	20001690 	.word	0x20001690

0800b128 <_fwalk_sglue>:
 800b128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b12c:	4607      	mov	r7, r0
 800b12e:	4688      	mov	r8, r1
 800b130:	4614      	mov	r4, r2
 800b132:	2600      	movs	r6, #0
 800b134:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b138:	f1b9 0901 	subs.w	r9, r9, #1
 800b13c:	d505      	bpl.n	800b14a <_fwalk_sglue+0x22>
 800b13e:	6824      	ldr	r4, [r4, #0]
 800b140:	2c00      	cmp	r4, #0
 800b142:	d1f7      	bne.n	800b134 <_fwalk_sglue+0xc>
 800b144:	4630      	mov	r0, r6
 800b146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b14a:	89ab      	ldrh	r3, [r5, #12]
 800b14c:	2b01      	cmp	r3, #1
 800b14e:	d907      	bls.n	800b160 <_fwalk_sglue+0x38>
 800b150:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b154:	3301      	adds	r3, #1
 800b156:	d003      	beq.n	800b160 <_fwalk_sglue+0x38>
 800b158:	4629      	mov	r1, r5
 800b15a:	4638      	mov	r0, r7
 800b15c:	47c0      	blx	r8
 800b15e:	4306      	orrs	r6, r0
 800b160:	3568      	adds	r5, #104	@ 0x68
 800b162:	e7e9      	b.n	800b138 <_fwalk_sglue+0x10>

0800b164 <siprintf>:
 800b164:	b40e      	push	{r1, r2, r3}
 800b166:	b510      	push	{r4, lr}
 800b168:	b09d      	sub	sp, #116	@ 0x74
 800b16a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b16c:	9002      	str	r0, [sp, #8]
 800b16e:	9006      	str	r0, [sp, #24]
 800b170:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b174:	480a      	ldr	r0, [pc, #40]	@ (800b1a0 <siprintf+0x3c>)
 800b176:	9107      	str	r1, [sp, #28]
 800b178:	9104      	str	r1, [sp, #16]
 800b17a:	490a      	ldr	r1, [pc, #40]	@ (800b1a4 <siprintf+0x40>)
 800b17c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b180:	9105      	str	r1, [sp, #20]
 800b182:	2400      	movs	r4, #0
 800b184:	a902      	add	r1, sp, #8
 800b186:	6800      	ldr	r0, [r0, #0]
 800b188:	9301      	str	r3, [sp, #4]
 800b18a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b18c:	f002 fc06 	bl	800d99c <_svfiprintf_r>
 800b190:	9b02      	ldr	r3, [sp, #8]
 800b192:	701c      	strb	r4, [r3, #0]
 800b194:	b01d      	add	sp, #116	@ 0x74
 800b196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b19a:	b003      	add	sp, #12
 800b19c:	4770      	bx	lr
 800b19e:	bf00      	nop
 800b1a0:	20000044 	.word	0x20000044
 800b1a4:	ffff0208 	.word	0xffff0208

0800b1a8 <siscanf>:
 800b1a8:	b40e      	push	{r1, r2, r3}
 800b1aa:	b570      	push	{r4, r5, r6, lr}
 800b1ac:	b09d      	sub	sp, #116	@ 0x74
 800b1ae:	ac21      	add	r4, sp, #132	@ 0x84
 800b1b0:	2500      	movs	r5, #0
 800b1b2:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800b1b6:	f854 6b04 	ldr.w	r6, [r4], #4
 800b1ba:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b1be:	951b      	str	r5, [sp, #108]	@ 0x6c
 800b1c0:	9002      	str	r0, [sp, #8]
 800b1c2:	9006      	str	r0, [sp, #24]
 800b1c4:	f7f5 f854 	bl	8000270 <strlen>
 800b1c8:	4b0b      	ldr	r3, [pc, #44]	@ (800b1f8 <siscanf+0x50>)
 800b1ca:	9003      	str	r0, [sp, #12]
 800b1cc:	9007      	str	r0, [sp, #28]
 800b1ce:	480b      	ldr	r0, [pc, #44]	@ (800b1fc <siscanf+0x54>)
 800b1d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b1d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b1d6:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b1da:	4632      	mov	r2, r6
 800b1dc:	4623      	mov	r3, r4
 800b1de:	a902      	add	r1, sp, #8
 800b1e0:	6800      	ldr	r0, [r0, #0]
 800b1e2:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b1e4:	9514      	str	r5, [sp, #80]	@ 0x50
 800b1e6:	9401      	str	r4, [sp, #4]
 800b1e8:	f002 fd2e 	bl	800dc48 <__ssvfiscanf_r>
 800b1ec:	b01d      	add	sp, #116	@ 0x74
 800b1ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b1f2:	b003      	add	sp, #12
 800b1f4:	4770      	bx	lr
 800b1f6:	bf00      	nop
 800b1f8:	0800b223 	.word	0x0800b223
 800b1fc:	20000044 	.word	0x20000044

0800b200 <__sread>:
 800b200:	b510      	push	{r4, lr}
 800b202:	460c      	mov	r4, r1
 800b204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b208:	f000 f87e 	bl	800b308 <_read_r>
 800b20c:	2800      	cmp	r0, #0
 800b20e:	bfab      	itete	ge
 800b210:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b212:	89a3      	ldrhlt	r3, [r4, #12]
 800b214:	181b      	addge	r3, r3, r0
 800b216:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b21a:	bfac      	ite	ge
 800b21c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b21e:	81a3      	strhlt	r3, [r4, #12]
 800b220:	bd10      	pop	{r4, pc}

0800b222 <__seofread>:
 800b222:	2000      	movs	r0, #0
 800b224:	4770      	bx	lr

0800b226 <__swrite>:
 800b226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b22a:	461f      	mov	r7, r3
 800b22c:	898b      	ldrh	r3, [r1, #12]
 800b22e:	05db      	lsls	r3, r3, #23
 800b230:	4605      	mov	r5, r0
 800b232:	460c      	mov	r4, r1
 800b234:	4616      	mov	r6, r2
 800b236:	d505      	bpl.n	800b244 <__swrite+0x1e>
 800b238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b23c:	2302      	movs	r3, #2
 800b23e:	2200      	movs	r2, #0
 800b240:	f000 f850 	bl	800b2e4 <_lseek_r>
 800b244:	89a3      	ldrh	r3, [r4, #12]
 800b246:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b24a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b24e:	81a3      	strh	r3, [r4, #12]
 800b250:	4632      	mov	r2, r6
 800b252:	463b      	mov	r3, r7
 800b254:	4628      	mov	r0, r5
 800b256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b25a:	f000 b867 	b.w	800b32c <_write_r>

0800b25e <__sseek>:
 800b25e:	b510      	push	{r4, lr}
 800b260:	460c      	mov	r4, r1
 800b262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b266:	f000 f83d 	bl	800b2e4 <_lseek_r>
 800b26a:	1c43      	adds	r3, r0, #1
 800b26c:	89a3      	ldrh	r3, [r4, #12]
 800b26e:	bf15      	itete	ne
 800b270:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b272:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b276:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b27a:	81a3      	strheq	r3, [r4, #12]
 800b27c:	bf18      	it	ne
 800b27e:	81a3      	strhne	r3, [r4, #12]
 800b280:	bd10      	pop	{r4, pc}

0800b282 <__sclose>:
 800b282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b286:	f000 b81d 	b.w	800b2c4 <_close_r>

0800b28a <memcmp>:
 800b28a:	b510      	push	{r4, lr}
 800b28c:	3901      	subs	r1, #1
 800b28e:	4402      	add	r2, r0
 800b290:	4290      	cmp	r0, r2
 800b292:	d101      	bne.n	800b298 <memcmp+0xe>
 800b294:	2000      	movs	r0, #0
 800b296:	e005      	b.n	800b2a4 <memcmp+0x1a>
 800b298:	7803      	ldrb	r3, [r0, #0]
 800b29a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b29e:	42a3      	cmp	r3, r4
 800b2a0:	d001      	beq.n	800b2a6 <memcmp+0x1c>
 800b2a2:	1b18      	subs	r0, r3, r4
 800b2a4:	bd10      	pop	{r4, pc}
 800b2a6:	3001      	adds	r0, #1
 800b2a8:	e7f2      	b.n	800b290 <memcmp+0x6>

0800b2aa <memset>:
 800b2aa:	4402      	add	r2, r0
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	4293      	cmp	r3, r2
 800b2b0:	d100      	bne.n	800b2b4 <memset+0xa>
 800b2b2:	4770      	bx	lr
 800b2b4:	f803 1b01 	strb.w	r1, [r3], #1
 800b2b8:	e7f9      	b.n	800b2ae <memset+0x4>
	...

0800b2bc <_localeconv_r>:
 800b2bc:	4800      	ldr	r0, [pc, #0]	@ (800b2c0 <_localeconv_r+0x4>)
 800b2be:	4770      	bx	lr
 800b2c0:	20000184 	.word	0x20000184

0800b2c4 <_close_r>:
 800b2c4:	b538      	push	{r3, r4, r5, lr}
 800b2c6:	4d06      	ldr	r5, [pc, #24]	@ (800b2e0 <_close_r+0x1c>)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	4608      	mov	r0, r1
 800b2ce:	602b      	str	r3, [r5, #0]
 800b2d0:	f7f6 fefc 	bl	80020cc <_close>
 800b2d4:	1c43      	adds	r3, r0, #1
 800b2d6:	d102      	bne.n	800b2de <_close_r+0x1a>
 800b2d8:	682b      	ldr	r3, [r5, #0]
 800b2da:	b103      	cbz	r3, 800b2de <_close_r+0x1a>
 800b2dc:	6023      	str	r3, [r4, #0]
 800b2de:	bd38      	pop	{r3, r4, r5, pc}
 800b2e0:	20001694 	.word	0x20001694

0800b2e4 <_lseek_r>:
 800b2e4:	b538      	push	{r3, r4, r5, lr}
 800b2e6:	4d07      	ldr	r5, [pc, #28]	@ (800b304 <_lseek_r+0x20>)
 800b2e8:	4604      	mov	r4, r0
 800b2ea:	4608      	mov	r0, r1
 800b2ec:	4611      	mov	r1, r2
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	602a      	str	r2, [r5, #0]
 800b2f2:	461a      	mov	r2, r3
 800b2f4:	f7f6 ff11 	bl	800211a <_lseek>
 800b2f8:	1c43      	adds	r3, r0, #1
 800b2fa:	d102      	bne.n	800b302 <_lseek_r+0x1e>
 800b2fc:	682b      	ldr	r3, [r5, #0]
 800b2fe:	b103      	cbz	r3, 800b302 <_lseek_r+0x1e>
 800b300:	6023      	str	r3, [r4, #0]
 800b302:	bd38      	pop	{r3, r4, r5, pc}
 800b304:	20001694 	.word	0x20001694

0800b308 <_read_r>:
 800b308:	b538      	push	{r3, r4, r5, lr}
 800b30a:	4d07      	ldr	r5, [pc, #28]	@ (800b328 <_read_r+0x20>)
 800b30c:	4604      	mov	r4, r0
 800b30e:	4608      	mov	r0, r1
 800b310:	4611      	mov	r1, r2
 800b312:	2200      	movs	r2, #0
 800b314:	602a      	str	r2, [r5, #0]
 800b316:	461a      	mov	r2, r3
 800b318:	f7f6 fe9f 	bl	800205a <_read>
 800b31c:	1c43      	adds	r3, r0, #1
 800b31e:	d102      	bne.n	800b326 <_read_r+0x1e>
 800b320:	682b      	ldr	r3, [r5, #0]
 800b322:	b103      	cbz	r3, 800b326 <_read_r+0x1e>
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	bd38      	pop	{r3, r4, r5, pc}
 800b328:	20001694 	.word	0x20001694

0800b32c <_write_r>:
 800b32c:	b538      	push	{r3, r4, r5, lr}
 800b32e:	4d07      	ldr	r5, [pc, #28]	@ (800b34c <_write_r+0x20>)
 800b330:	4604      	mov	r4, r0
 800b332:	4608      	mov	r0, r1
 800b334:	4611      	mov	r1, r2
 800b336:	2200      	movs	r2, #0
 800b338:	602a      	str	r2, [r5, #0]
 800b33a:	461a      	mov	r2, r3
 800b33c:	f7f6 feaa 	bl	8002094 <_write>
 800b340:	1c43      	adds	r3, r0, #1
 800b342:	d102      	bne.n	800b34a <_write_r+0x1e>
 800b344:	682b      	ldr	r3, [r5, #0]
 800b346:	b103      	cbz	r3, 800b34a <_write_r+0x1e>
 800b348:	6023      	str	r3, [r4, #0]
 800b34a:	bd38      	pop	{r3, r4, r5, pc}
 800b34c:	20001694 	.word	0x20001694

0800b350 <__errno>:
 800b350:	4b01      	ldr	r3, [pc, #4]	@ (800b358 <__errno+0x8>)
 800b352:	6818      	ldr	r0, [r3, #0]
 800b354:	4770      	bx	lr
 800b356:	bf00      	nop
 800b358:	20000044 	.word	0x20000044

0800b35c <__libc_init_array>:
 800b35c:	b570      	push	{r4, r5, r6, lr}
 800b35e:	4d0d      	ldr	r5, [pc, #52]	@ (800b394 <__libc_init_array+0x38>)
 800b360:	4c0d      	ldr	r4, [pc, #52]	@ (800b398 <__libc_init_array+0x3c>)
 800b362:	1b64      	subs	r4, r4, r5
 800b364:	10a4      	asrs	r4, r4, #2
 800b366:	2600      	movs	r6, #0
 800b368:	42a6      	cmp	r6, r4
 800b36a:	d109      	bne.n	800b380 <__libc_init_array+0x24>
 800b36c:	4d0b      	ldr	r5, [pc, #44]	@ (800b39c <__libc_init_array+0x40>)
 800b36e:	4c0c      	ldr	r4, [pc, #48]	@ (800b3a0 <__libc_init_array+0x44>)
 800b370:	f003 ff7a 	bl	800f268 <_init>
 800b374:	1b64      	subs	r4, r4, r5
 800b376:	10a4      	asrs	r4, r4, #2
 800b378:	2600      	movs	r6, #0
 800b37a:	42a6      	cmp	r6, r4
 800b37c:	d105      	bne.n	800b38a <__libc_init_array+0x2e>
 800b37e:	bd70      	pop	{r4, r5, r6, pc}
 800b380:	f855 3b04 	ldr.w	r3, [r5], #4
 800b384:	4798      	blx	r3
 800b386:	3601      	adds	r6, #1
 800b388:	e7ee      	b.n	800b368 <__libc_init_array+0xc>
 800b38a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b38e:	4798      	blx	r3
 800b390:	3601      	adds	r6, #1
 800b392:	e7f2      	b.n	800b37a <__libc_init_array+0x1e>
 800b394:	0800fe1c 	.word	0x0800fe1c
 800b398:	0800fe1c 	.word	0x0800fe1c
 800b39c:	0800fe1c 	.word	0x0800fe1c
 800b3a0:	0800fe20 	.word	0x0800fe20

0800b3a4 <__retarget_lock_init_recursive>:
 800b3a4:	4770      	bx	lr

0800b3a6 <__retarget_lock_acquire_recursive>:
 800b3a6:	4770      	bx	lr

0800b3a8 <__retarget_lock_release_recursive>:
 800b3a8:	4770      	bx	lr

0800b3aa <memcpy>:
 800b3aa:	440a      	add	r2, r1
 800b3ac:	4291      	cmp	r1, r2
 800b3ae:	f100 33ff 	add.w	r3, r0, #4294967295
 800b3b2:	d100      	bne.n	800b3b6 <memcpy+0xc>
 800b3b4:	4770      	bx	lr
 800b3b6:	b510      	push	{r4, lr}
 800b3b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b3bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b3c0:	4291      	cmp	r1, r2
 800b3c2:	d1f9      	bne.n	800b3b8 <memcpy+0xe>
 800b3c4:	bd10      	pop	{r4, pc}
	...

0800b3c8 <nanf>:
 800b3c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b3d0 <nanf+0x8>
 800b3cc:	4770      	bx	lr
 800b3ce:	bf00      	nop
 800b3d0:	7fc00000 	.word	0x7fc00000

0800b3d4 <quorem>:
 800b3d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3d8:	6903      	ldr	r3, [r0, #16]
 800b3da:	690c      	ldr	r4, [r1, #16]
 800b3dc:	42a3      	cmp	r3, r4
 800b3de:	4607      	mov	r7, r0
 800b3e0:	db7e      	blt.n	800b4e0 <quorem+0x10c>
 800b3e2:	3c01      	subs	r4, #1
 800b3e4:	f101 0814 	add.w	r8, r1, #20
 800b3e8:	00a3      	lsls	r3, r4, #2
 800b3ea:	f100 0514 	add.w	r5, r0, #20
 800b3ee:	9300      	str	r3, [sp, #0]
 800b3f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3f4:	9301      	str	r3, [sp, #4]
 800b3f6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b3fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3fe:	3301      	adds	r3, #1
 800b400:	429a      	cmp	r2, r3
 800b402:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b406:	fbb2 f6f3 	udiv	r6, r2, r3
 800b40a:	d32e      	bcc.n	800b46a <quorem+0x96>
 800b40c:	f04f 0a00 	mov.w	sl, #0
 800b410:	46c4      	mov	ip, r8
 800b412:	46ae      	mov	lr, r5
 800b414:	46d3      	mov	fp, sl
 800b416:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b41a:	b298      	uxth	r0, r3
 800b41c:	fb06 a000 	mla	r0, r6, r0, sl
 800b420:	0c02      	lsrs	r2, r0, #16
 800b422:	0c1b      	lsrs	r3, r3, #16
 800b424:	fb06 2303 	mla	r3, r6, r3, r2
 800b428:	f8de 2000 	ldr.w	r2, [lr]
 800b42c:	b280      	uxth	r0, r0
 800b42e:	b292      	uxth	r2, r2
 800b430:	1a12      	subs	r2, r2, r0
 800b432:	445a      	add	r2, fp
 800b434:	f8de 0000 	ldr.w	r0, [lr]
 800b438:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b43c:	b29b      	uxth	r3, r3
 800b43e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b442:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b446:	b292      	uxth	r2, r2
 800b448:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b44c:	45e1      	cmp	r9, ip
 800b44e:	f84e 2b04 	str.w	r2, [lr], #4
 800b452:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b456:	d2de      	bcs.n	800b416 <quorem+0x42>
 800b458:	9b00      	ldr	r3, [sp, #0]
 800b45a:	58eb      	ldr	r3, [r5, r3]
 800b45c:	b92b      	cbnz	r3, 800b46a <quorem+0x96>
 800b45e:	9b01      	ldr	r3, [sp, #4]
 800b460:	3b04      	subs	r3, #4
 800b462:	429d      	cmp	r5, r3
 800b464:	461a      	mov	r2, r3
 800b466:	d32f      	bcc.n	800b4c8 <quorem+0xf4>
 800b468:	613c      	str	r4, [r7, #16]
 800b46a:	4638      	mov	r0, r7
 800b46c:	f001 f9c8 	bl	800c800 <__mcmp>
 800b470:	2800      	cmp	r0, #0
 800b472:	db25      	blt.n	800b4c0 <quorem+0xec>
 800b474:	4629      	mov	r1, r5
 800b476:	2000      	movs	r0, #0
 800b478:	f858 2b04 	ldr.w	r2, [r8], #4
 800b47c:	f8d1 c000 	ldr.w	ip, [r1]
 800b480:	fa1f fe82 	uxth.w	lr, r2
 800b484:	fa1f f38c 	uxth.w	r3, ip
 800b488:	eba3 030e 	sub.w	r3, r3, lr
 800b48c:	4403      	add	r3, r0
 800b48e:	0c12      	lsrs	r2, r2, #16
 800b490:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b494:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b498:	b29b      	uxth	r3, r3
 800b49a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b49e:	45c1      	cmp	r9, r8
 800b4a0:	f841 3b04 	str.w	r3, [r1], #4
 800b4a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b4a8:	d2e6      	bcs.n	800b478 <quorem+0xa4>
 800b4aa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b4ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b4b2:	b922      	cbnz	r2, 800b4be <quorem+0xea>
 800b4b4:	3b04      	subs	r3, #4
 800b4b6:	429d      	cmp	r5, r3
 800b4b8:	461a      	mov	r2, r3
 800b4ba:	d30b      	bcc.n	800b4d4 <quorem+0x100>
 800b4bc:	613c      	str	r4, [r7, #16]
 800b4be:	3601      	adds	r6, #1
 800b4c0:	4630      	mov	r0, r6
 800b4c2:	b003      	add	sp, #12
 800b4c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4c8:	6812      	ldr	r2, [r2, #0]
 800b4ca:	3b04      	subs	r3, #4
 800b4cc:	2a00      	cmp	r2, #0
 800b4ce:	d1cb      	bne.n	800b468 <quorem+0x94>
 800b4d0:	3c01      	subs	r4, #1
 800b4d2:	e7c6      	b.n	800b462 <quorem+0x8e>
 800b4d4:	6812      	ldr	r2, [r2, #0]
 800b4d6:	3b04      	subs	r3, #4
 800b4d8:	2a00      	cmp	r2, #0
 800b4da:	d1ef      	bne.n	800b4bc <quorem+0xe8>
 800b4dc:	3c01      	subs	r4, #1
 800b4de:	e7ea      	b.n	800b4b6 <quorem+0xe2>
 800b4e0:	2000      	movs	r0, #0
 800b4e2:	e7ee      	b.n	800b4c2 <quorem+0xee>
 800b4e4:	0000      	movs	r0, r0
	...

0800b4e8 <_dtoa_r>:
 800b4e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4ec:	69c7      	ldr	r7, [r0, #28]
 800b4ee:	b097      	sub	sp, #92	@ 0x5c
 800b4f0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b4f4:	ec55 4b10 	vmov	r4, r5, d0
 800b4f8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b4fa:	9107      	str	r1, [sp, #28]
 800b4fc:	4681      	mov	r9, r0
 800b4fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800b500:	9311      	str	r3, [sp, #68]	@ 0x44
 800b502:	b97f      	cbnz	r7, 800b524 <_dtoa_r+0x3c>
 800b504:	2010      	movs	r0, #16
 800b506:	f000 fe09 	bl	800c11c <malloc>
 800b50a:	4602      	mov	r2, r0
 800b50c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b510:	b920      	cbnz	r0, 800b51c <_dtoa_r+0x34>
 800b512:	4ba9      	ldr	r3, [pc, #676]	@ (800b7b8 <_dtoa_r+0x2d0>)
 800b514:	21ef      	movs	r1, #239	@ 0xef
 800b516:	48a9      	ldr	r0, [pc, #676]	@ (800b7bc <_dtoa_r+0x2d4>)
 800b518:	f002 ffbe 	bl	800e498 <__assert_func>
 800b51c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b520:	6007      	str	r7, [r0, #0]
 800b522:	60c7      	str	r7, [r0, #12]
 800b524:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b528:	6819      	ldr	r1, [r3, #0]
 800b52a:	b159      	cbz	r1, 800b544 <_dtoa_r+0x5c>
 800b52c:	685a      	ldr	r2, [r3, #4]
 800b52e:	604a      	str	r2, [r1, #4]
 800b530:	2301      	movs	r3, #1
 800b532:	4093      	lsls	r3, r2
 800b534:	608b      	str	r3, [r1, #8]
 800b536:	4648      	mov	r0, r9
 800b538:	f000 fee6 	bl	800c308 <_Bfree>
 800b53c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b540:	2200      	movs	r2, #0
 800b542:	601a      	str	r2, [r3, #0]
 800b544:	1e2b      	subs	r3, r5, #0
 800b546:	bfb9      	ittee	lt
 800b548:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b54c:	9305      	strlt	r3, [sp, #20]
 800b54e:	2300      	movge	r3, #0
 800b550:	6033      	strge	r3, [r6, #0]
 800b552:	9f05      	ldr	r7, [sp, #20]
 800b554:	4b9a      	ldr	r3, [pc, #616]	@ (800b7c0 <_dtoa_r+0x2d8>)
 800b556:	bfbc      	itt	lt
 800b558:	2201      	movlt	r2, #1
 800b55a:	6032      	strlt	r2, [r6, #0]
 800b55c:	43bb      	bics	r3, r7
 800b55e:	d112      	bne.n	800b586 <_dtoa_r+0x9e>
 800b560:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b562:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b566:	6013      	str	r3, [r2, #0]
 800b568:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b56c:	4323      	orrs	r3, r4
 800b56e:	f000 855a 	beq.w	800c026 <_dtoa_r+0xb3e>
 800b572:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b574:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b7d4 <_dtoa_r+0x2ec>
 800b578:	2b00      	cmp	r3, #0
 800b57a:	f000 855c 	beq.w	800c036 <_dtoa_r+0xb4e>
 800b57e:	f10a 0303 	add.w	r3, sl, #3
 800b582:	f000 bd56 	b.w	800c032 <_dtoa_r+0xb4a>
 800b586:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b58a:	2200      	movs	r2, #0
 800b58c:	ec51 0b17 	vmov	r0, r1, d7
 800b590:	2300      	movs	r3, #0
 800b592:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b596:	f7f5 fa97 	bl	8000ac8 <__aeabi_dcmpeq>
 800b59a:	4680      	mov	r8, r0
 800b59c:	b158      	cbz	r0, 800b5b6 <_dtoa_r+0xce>
 800b59e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	6013      	str	r3, [r2, #0]
 800b5a4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b5a6:	b113      	cbz	r3, 800b5ae <_dtoa_r+0xc6>
 800b5a8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b5aa:	4b86      	ldr	r3, [pc, #536]	@ (800b7c4 <_dtoa_r+0x2dc>)
 800b5ac:	6013      	str	r3, [r2, #0]
 800b5ae:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b7d8 <_dtoa_r+0x2f0>
 800b5b2:	f000 bd40 	b.w	800c036 <_dtoa_r+0xb4e>
 800b5b6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b5ba:	aa14      	add	r2, sp, #80	@ 0x50
 800b5bc:	a915      	add	r1, sp, #84	@ 0x54
 800b5be:	4648      	mov	r0, r9
 800b5c0:	f001 fa3e 	bl	800ca40 <__d2b>
 800b5c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b5c8:	9002      	str	r0, [sp, #8]
 800b5ca:	2e00      	cmp	r6, #0
 800b5cc:	d078      	beq.n	800b6c0 <_dtoa_r+0x1d8>
 800b5ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5d0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b5d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b5d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b5dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b5e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b5e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b5e8:	4619      	mov	r1, r3
 800b5ea:	2200      	movs	r2, #0
 800b5ec:	4b76      	ldr	r3, [pc, #472]	@ (800b7c8 <_dtoa_r+0x2e0>)
 800b5ee:	f7f4 fe4b 	bl	8000288 <__aeabi_dsub>
 800b5f2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b7a0 <_dtoa_r+0x2b8>)
 800b5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f8:	f7f4 fffe 	bl	80005f8 <__aeabi_dmul>
 800b5fc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b7a8 <_dtoa_r+0x2c0>)
 800b5fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b602:	f7f4 fe43 	bl	800028c <__adddf3>
 800b606:	4604      	mov	r4, r0
 800b608:	4630      	mov	r0, r6
 800b60a:	460d      	mov	r5, r1
 800b60c:	f7f4 ff8a 	bl	8000524 <__aeabi_i2d>
 800b610:	a367      	add	r3, pc, #412	@ (adr r3, 800b7b0 <_dtoa_r+0x2c8>)
 800b612:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b616:	f7f4 ffef 	bl	80005f8 <__aeabi_dmul>
 800b61a:	4602      	mov	r2, r0
 800b61c:	460b      	mov	r3, r1
 800b61e:	4620      	mov	r0, r4
 800b620:	4629      	mov	r1, r5
 800b622:	f7f4 fe33 	bl	800028c <__adddf3>
 800b626:	4604      	mov	r4, r0
 800b628:	460d      	mov	r5, r1
 800b62a:	f7f5 fa95 	bl	8000b58 <__aeabi_d2iz>
 800b62e:	2200      	movs	r2, #0
 800b630:	4607      	mov	r7, r0
 800b632:	2300      	movs	r3, #0
 800b634:	4620      	mov	r0, r4
 800b636:	4629      	mov	r1, r5
 800b638:	f7f5 fa50 	bl	8000adc <__aeabi_dcmplt>
 800b63c:	b140      	cbz	r0, 800b650 <_dtoa_r+0x168>
 800b63e:	4638      	mov	r0, r7
 800b640:	f7f4 ff70 	bl	8000524 <__aeabi_i2d>
 800b644:	4622      	mov	r2, r4
 800b646:	462b      	mov	r3, r5
 800b648:	f7f5 fa3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800b64c:	b900      	cbnz	r0, 800b650 <_dtoa_r+0x168>
 800b64e:	3f01      	subs	r7, #1
 800b650:	2f16      	cmp	r7, #22
 800b652:	d852      	bhi.n	800b6fa <_dtoa_r+0x212>
 800b654:	4b5d      	ldr	r3, [pc, #372]	@ (800b7cc <_dtoa_r+0x2e4>)
 800b656:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b65a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b65e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b662:	f7f5 fa3b 	bl	8000adc <__aeabi_dcmplt>
 800b666:	2800      	cmp	r0, #0
 800b668:	d049      	beq.n	800b6fe <_dtoa_r+0x216>
 800b66a:	3f01      	subs	r7, #1
 800b66c:	2300      	movs	r3, #0
 800b66e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b670:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b672:	1b9b      	subs	r3, r3, r6
 800b674:	1e5a      	subs	r2, r3, #1
 800b676:	bf45      	ittet	mi
 800b678:	f1c3 0301 	rsbmi	r3, r3, #1
 800b67c:	9300      	strmi	r3, [sp, #0]
 800b67e:	2300      	movpl	r3, #0
 800b680:	2300      	movmi	r3, #0
 800b682:	9206      	str	r2, [sp, #24]
 800b684:	bf54      	ite	pl
 800b686:	9300      	strpl	r3, [sp, #0]
 800b688:	9306      	strmi	r3, [sp, #24]
 800b68a:	2f00      	cmp	r7, #0
 800b68c:	db39      	blt.n	800b702 <_dtoa_r+0x21a>
 800b68e:	9b06      	ldr	r3, [sp, #24]
 800b690:	970d      	str	r7, [sp, #52]	@ 0x34
 800b692:	443b      	add	r3, r7
 800b694:	9306      	str	r3, [sp, #24]
 800b696:	2300      	movs	r3, #0
 800b698:	9308      	str	r3, [sp, #32]
 800b69a:	9b07      	ldr	r3, [sp, #28]
 800b69c:	2b09      	cmp	r3, #9
 800b69e:	d863      	bhi.n	800b768 <_dtoa_r+0x280>
 800b6a0:	2b05      	cmp	r3, #5
 800b6a2:	bfc4      	itt	gt
 800b6a4:	3b04      	subgt	r3, #4
 800b6a6:	9307      	strgt	r3, [sp, #28]
 800b6a8:	9b07      	ldr	r3, [sp, #28]
 800b6aa:	f1a3 0302 	sub.w	r3, r3, #2
 800b6ae:	bfcc      	ite	gt
 800b6b0:	2400      	movgt	r4, #0
 800b6b2:	2401      	movle	r4, #1
 800b6b4:	2b03      	cmp	r3, #3
 800b6b6:	d863      	bhi.n	800b780 <_dtoa_r+0x298>
 800b6b8:	e8df f003 	tbb	[pc, r3]
 800b6bc:	2b375452 	.word	0x2b375452
 800b6c0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b6c4:	441e      	add	r6, r3
 800b6c6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b6ca:	2b20      	cmp	r3, #32
 800b6cc:	bfc1      	itttt	gt
 800b6ce:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b6d2:	409f      	lslgt	r7, r3
 800b6d4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b6d8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b6dc:	bfd6      	itet	le
 800b6de:	f1c3 0320 	rsble	r3, r3, #32
 800b6e2:	ea47 0003 	orrgt.w	r0, r7, r3
 800b6e6:	fa04 f003 	lslle.w	r0, r4, r3
 800b6ea:	f7f4 ff0b 	bl	8000504 <__aeabi_ui2d>
 800b6ee:	2201      	movs	r2, #1
 800b6f0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b6f4:	3e01      	subs	r6, #1
 800b6f6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b6f8:	e776      	b.n	800b5e8 <_dtoa_r+0x100>
 800b6fa:	2301      	movs	r3, #1
 800b6fc:	e7b7      	b.n	800b66e <_dtoa_r+0x186>
 800b6fe:	9010      	str	r0, [sp, #64]	@ 0x40
 800b700:	e7b6      	b.n	800b670 <_dtoa_r+0x188>
 800b702:	9b00      	ldr	r3, [sp, #0]
 800b704:	1bdb      	subs	r3, r3, r7
 800b706:	9300      	str	r3, [sp, #0]
 800b708:	427b      	negs	r3, r7
 800b70a:	9308      	str	r3, [sp, #32]
 800b70c:	2300      	movs	r3, #0
 800b70e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b710:	e7c3      	b.n	800b69a <_dtoa_r+0x1b2>
 800b712:	2301      	movs	r3, #1
 800b714:	9309      	str	r3, [sp, #36]	@ 0x24
 800b716:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b718:	eb07 0b03 	add.w	fp, r7, r3
 800b71c:	f10b 0301 	add.w	r3, fp, #1
 800b720:	2b01      	cmp	r3, #1
 800b722:	9303      	str	r3, [sp, #12]
 800b724:	bfb8      	it	lt
 800b726:	2301      	movlt	r3, #1
 800b728:	e006      	b.n	800b738 <_dtoa_r+0x250>
 800b72a:	2301      	movs	r3, #1
 800b72c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b72e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b730:	2b00      	cmp	r3, #0
 800b732:	dd28      	ble.n	800b786 <_dtoa_r+0x29e>
 800b734:	469b      	mov	fp, r3
 800b736:	9303      	str	r3, [sp, #12]
 800b738:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b73c:	2100      	movs	r1, #0
 800b73e:	2204      	movs	r2, #4
 800b740:	f102 0514 	add.w	r5, r2, #20
 800b744:	429d      	cmp	r5, r3
 800b746:	d926      	bls.n	800b796 <_dtoa_r+0x2ae>
 800b748:	6041      	str	r1, [r0, #4]
 800b74a:	4648      	mov	r0, r9
 800b74c:	f000 fd9c 	bl	800c288 <_Balloc>
 800b750:	4682      	mov	sl, r0
 800b752:	2800      	cmp	r0, #0
 800b754:	d142      	bne.n	800b7dc <_dtoa_r+0x2f4>
 800b756:	4b1e      	ldr	r3, [pc, #120]	@ (800b7d0 <_dtoa_r+0x2e8>)
 800b758:	4602      	mov	r2, r0
 800b75a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b75e:	e6da      	b.n	800b516 <_dtoa_r+0x2e>
 800b760:	2300      	movs	r3, #0
 800b762:	e7e3      	b.n	800b72c <_dtoa_r+0x244>
 800b764:	2300      	movs	r3, #0
 800b766:	e7d5      	b.n	800b714 <_dtoa_r+0x22c>
 800b768:	2401      	movs	r4, #1
 800b76a:	2300      	movs	r3, #0
 800b76c:	9307      	str	r3, [sp, #28]
 800b76e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b770:	f04f 3bff 	mov.w	fp, #4294967295
 800b774:	2200      	movs	r2, #0
 800b776:	f8cd b00c 	str.w	fp, [sp, #12]
 800b77a:	2312      	movs	r3, #18
 800b77c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b77e:	e7db      	b.n	800b738 <_dtoa_r+0x250>
 800b780:	2301      	movs	r3, #1
 800b782:	9309      	str	r3, [sp, #36]	@ 0x24
 800b784:	e7f4      	b.n	800b770 <_dtoa_r+0x288>
 800b786:	f04f 0b01 	mov.w	fp, #1
 800b78a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b78e:	465b      	mov	r3, fp
 800b790:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b794:	e7d0      	b.n	800b738 <_dtoa_r+0x250>
 800b796:	3101      	adds	r1, #1
 800b798:	0052      	lsls	r2, r2, #1
 800b79a:	e7d1      	b.n	800b740 <_dtoa_r+0x258>
 800b79c:	f3af 8000 	nop.w
 800b7a0:	636f4361 	.word	0x636f4361
 800b7a4:	3fd287a7 	.word	0x3fd287a7
 800b7a8:	8b60c8b3 	.word	0x8b60c8b3
 800b7ac:	3fc68a28 	.word	0x3fc68a28
 800b7b0:	509f79fb 	.word	0x509f79fb
 800b7b4:	3fd34413 	.word	0x3fd34413
 800b7b8:	0800fa14 	.word	0x0800fa14
 800b7bc:	0800fa2b 	.word	0x0800fa2b
 800b7c0:	7ff00000 	.word	0x7ff00000
 800b7c4:	0800fb17 	.word	0x0800fb17
 800b7c8:	3ff80000 	.word	0x3ff80000
 800b7cc:	0800fbf8 	.word	0x0800fbf8
 800b7d0:	0800fa83 	.word	0x0800fa83
 800b7d4:	0800fa10 	.word	0x0800fa10
 800b7d8:	0800fb16 	.word	0x0800fb16
 800b7dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b7e0:	6018      	str	r0, [r3, #0]
 800b7e2:	9b03      	ldr	r3, [sp, #12]
 800b7e4:	2b0e      	cmp	r3, #14
 800b7e6:	f200 80a1 	bhi.w	800b92c <_dtoa_r+0x444>
 800b7ea:	2c00      	cmp	r4, #0
 800b7ec:	f000 809e 	beq.w	800b92c <_dtoa_r+0x444>
 800b7f0:	2f00      	cmp	r7, #0
 800b7f2:	dd33      	ble.n	800b85c <_dtoa_r+0x374>
 800b7f4:	4b9c      	ldr	r3, [pc, #624]	@ (800ba68 <_dtoa_r+0x580>)
 800b7f6:	f007 020f 	and.w	r2, r7, #15
 800b7fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7fe:	ed93 7b00 	vldr	d7, [r3]
 800b802:	05f8      	lsls	r0, r7, #23
 800b804:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b808:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b80c:	d516      	bpl.n	800b83c <_dtoa_r+0x354>
 800b80e:	4b97      	ldr	r3, [pc, #604]	@ (800ba6c <_dtoa_r+0x584>)
 800b810:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b814:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b818:	f7f5 f818 	bl	800084c <__aeabi_ddiv>
 800b81c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b820:	f004 040f 	and.w	r4, r4, #15
 800b824:	2603      	movs	r6, #3
 800b826:	4d91      	ldr	r5, [pc, #580]	@ (800ba6c <_dtoa_r+0x584>)
 800b828:	b954      	cbnz	r4, 800b840 <_dtoa_r+0x358>
 800b82a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b82e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b832:	f7f5 f80b 	bl	800084c <__aeabi_ddiv>
 800b836:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b83a:	e028      	b.n	800b88e <_dtoa_r+0x3a6>
 800b83c:	2602      	movs	r6, #2
 800b83e:	e7f2      	b.n	800b826 <_dtoa_r+0x33e>
 800b840:	07e1      	lsls	r1, r4, #31
 800b842:	d508      	bpl.n	800b856 <_dtoa_r+0x36e>
 800b844:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b848:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b84c:	f7f4 fed4 	bl	80005f8 <__aeabi_dmul>
 800b850:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b854:	3601      	adds	r6, #1
 800b856:	1064      	asrs	r4, r4, #1
 800b858:	3508      	adds	r5, #8
 800b85a:	e7e5      	b.n	800b828 <_dtoa_r+0x340>
 800b85c:	f000 80af 	beq.w	800b9be <_dtoa_r+0x4d6>
 800b860:	427c      	negs	r4, r7
 800b862:	4b81      	ldr	r3, [pc, #516]	@ (800ba68 <_dtoa_r+0x580>)
 800b864:	4d81      	ldr	r5, [pc, #516]	@ (800ba6c <_dtoa_r+0x584>)
 800b866:	f004 020f 	and.w	r2, r4, #15
 800b86a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b86e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b872:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b876:	f7f4 febf 	bl	80005f8 <__aeabi_dmul>
 800b87a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b87e:	1124      	asrs	r4, r4, #4
 800b880:	2300      	movs	r3, #0
 800b882:	2602      	movs	r6, #2
 800b884:	2c00      	cmp	r4, #0
 800b886:	f040 808f 	bne.w	800b9a8 <_dtoa_r+0x4c0>
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d1d3      	bne.n	800b836 <_dtoa_r+0x34e>
 800b88e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b890:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b894:	2b00      	cmp	r3, #0
 800b896:	f000 8094 	beq.w	800b9c2 <_dtoa_r+0x4da>
 800b89a:	4b75      	ldr	r3, [pc, #468]	@ (800ba70 <_dtoa_r+0x588>)
 800b89c:	2200      	movs	r2, #0
 800b89e:	4620      	mov	r0, r4
 800b8a0:	4629      	mov	r1, r5
 800b8a2:	f7f5 f91b 	bl	8000adc <__aeabi_dcmplt>
 800b8a6:	2800      	cmp	r0, #0
 800b8a8:	f000 808b 	beq.w	800b9c2 <_dtoa_r+0x4da>
 800b8ac:	9b03      	ldr	r3, [sp, #12]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	f000 8087 	beq.w	800b9c2 <_dtoa_r+0x4da>
 800b8b4:	f1bb 0f00 	cmp.w	fp, #0
 800b8b8:	dd34      	ble.n	800b924 <_dtoa_r+0x43c>
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	4b6d      	ldr	r3, [pc, #436]	@ (800ba74 <_dtoa_r+0x58c>)
 800b8be:	2200      	movs	r2, #0
 800b8c0:	4629      	mov	r1, r5
 800b8c2:	f7f4 fe99 	bl	80005f8 <__aeabi_dmul>
 800b8c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b8ca:	f107 38ff 	add.w	r8, r7, #4294967295
 800b8ce:	3601      	adds	r6, #1
 800b8d0:	465c      	mov	r4, fp
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f7f4 fe26 	bl	8000524 <__aeabi_i2d>
 800b8d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8dc:	f7f4 fe8c 	bl	80005f8 <__aeabi_dmul>
 800b8e0:	4b65      	ldr	r3, [pc, #404]	@ (800ba78 <_dtoa_r+0x590>)
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	f7f4 fcd2 	bl	800028c <__adddf3>
 800b8e8:	4605      	mov	r5, r0
 800b8ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b8ee:	2c00      	cmp	r4, #0
 800b8f0:	d16a      	bne.n	800b9c8 <_dtoa_r+0x4e0>
 800b8f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8f6:	4b61      	ldr	r3, [pc, #388]	@ (800ba7c <_dtoa_r+0x594>)
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f7f4 fcc5 	bl	8000288 <__aeabi_dsub>
 800b8fe:	4602      	mov	r2, r0
 800b900:	460b      	mov	r3, r1
 800b902:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b906:	462a      	mov	r2, r5
 800b908:	4633      	mov	r3, r6
 800b90a:	f7f5 f905 	bl	8000b18 <__aeabi_dcmpgt>
 800b90e:	2800      	cmp	r0, #0
 800b910:	f040 8298 	bne.w	800be44 <_dtoa_r+0x95c>
 800b914:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b918:	462a      	mov	r2, r5
 800b91a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b91e:	f7f5 f8dd 	bl	8000adc <__aeabi_dcmplt>
 800b922:	bb38      	cbnz	r0, 800b974 <_dtoa_r+0x48c>
 800b924:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b928:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b92c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b92e:	2b00      	cmp	r3, #0
 800b930:	f2c0 8157 	blt.w	800bbe2 <_dtoa_r+0x6fa>
 800b934:	2f0e      	cmp	r7, #14
 800b936:	f300 8154 	bgt.w	800bbe2 <_dtoa_r+0x6fa>
 800b93a:	4b4b      	ldr	r3, [pc, #300]	@ (800ba68 <_dtoa_r+0x580>)
 800b93c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b940:	ed93 7b00 	vldr	d7, [r3]
 800b944:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b946:	2b00      	cmp	r3, #0
 800b948:	ed8d 7b00 	vstr	d7, [sp]
 800b94c:	f280 80e5 	bge.w	800bb1a <_dtoa_r+0x632>
 800b950:	9b03      	ldr	r3, [sp, #12]
 800b952:	2b00      	cmp	r3, #0
 800b954:	f300 80e1 	bgt.w	800bb1a <_dtoa_r+0x632>
 800b958:	d10c      	bne.n	800b974 <_dtoa_r+0x48c>
 800b95a:	4b48      	ldr	r3, [pc, #288]	@ (800ba7c <_dtoa_r+0x594>)
 800b95c:	2200      	movs	r2, #0
 800b95e:	ec51 0b17 	vmov	r0, r1, d7
 800b962:	f7f4 fe49 	bl	80005f8 <__aeabi_dmul>
 800b966:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b96a:	f7f5 f8cb 	bl	8000b04 <__aeabi_dcmpge>
 800b96e:	2800      	cmp	r0, #0
 800b970:	f000 8266 	beq.w	800be40 <_dtoa_r+0x958>
 800b974:	2400      	movs	r4, #0
 800b976:	4625      	mov	r5, r4
 800b978:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b97a:	4656      	mov	r6, sl
 800b97c:	ea6f 0803 	mvn.w	r8, r3
 800b980:	2700      	movs	r7, #0
 800b982:	4621      	mov	r1, r4
 800b984:	4648      	mov	r0, r9
 800b986:	f000 fcbf 	bl	800c308 <_Bfree>
 800b98a:	2d00      	cmp	r5, #0
 800b98c:	f000 80bd 	beq.w	800bb0a <_dtoa_r+0x622>
 800b990:	b12f      	cbz	r7, 800b99e <_dtoa_r+0x4b6>
 800b992:	42af      	cmp	r7, r5
 800b994:	d003      	beq.n	800b99e <_dtoa_r+0x4b6>
 800b996:	4639      	mov	r1, r7
 800b998:	4648      	mov	r0, r9
 800b99a:	f000 fcb5 	bl	800c308 <_Bfree>
 800b99e:	4629      	mov	r1, r5
 800b9a0:	4648      	mov	r0, r9
 800b9a2:	f000 fcb1 	bl	800c308 <_Bfree>
 800b9a6:	e0b0      	b.n	800bb0a <_dtoa_r+0x622>
 800b9a8:	07e2      	lsls	r2, r4, #31
 800b9aa:	d505      	bpl.n	800b9b8 <_dtoa_r+0x4d0>
 800b9ac:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b9b0:	f7f4 fe22 	bl	80005f8 <__aeabi_dmul>
 800b9b4:	3601      	adds	r6, #1
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	1064      	asrs	r4, r4, #1
 800b9ba:	3508      	adds	r5, #8
 800b9bc:	e762      	b.n	800b884 <_dtoa_r+0x39c>
 800b9be:	2602      	movs	r6, #2
 800b9c0:	e765      	b.n	800b88e <_dtoa_r+0x3a6>
 800b9c2:	9c03      	ldr	r4, [sp, #12]
 800b9c4:	46b8      	mov	r8, r7
 800b9c6:	e784      	b.n	800b8d2 <_dtoa_r+0x3ea>
 800b9c8:	4b27      	ldr	r3, [pc, #156]	@ (800ba68 <_dtoa_r+0x580>)
 800b9ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b9cc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b9d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b9d4:	4454      	add	r4, sl
 800b9d6:	2900      	cmp	r1, #0
 800b9d8:	d054      	beq.n	800ba84 <_dtoa_r+0x59c>
 800b9da:	4929      	ldr	r1, [pc, #164]	@ (800ba80 <_dtoa_r+0x598>)
 800b9dc:	2000      	movs	r0, #0
 800b9de:	f7f4 ff35 	bl	800084c <__aeabi_ddiv>
 800b9e2:	4633      	mov	r3, r6
 800b9e4:	462a      	mov	r2, r5
 800b9e6:	f7f4 fc4f 	bl	8000288 <__aeabi_dsub>
 800b9ea:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b9ee:	4656      	mov	r6, sl
 800b9f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9f4:	f7f5 f8b0 	bl	8000b58 <__aeabi_d2iz>
 800b9f8:	4605      	mov	r5, r0
 800b9fa:	f7f4 fd93 	bl	8000524 <__aeabi_i2d>
 800b9fe:	4602      	mov	r2, r0
 800ba00:	460b      	mov	r3, r1
 800ba02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba06:	f7f4 fc3f 	bl	8000288 <__aeabi_dsub>
 800ba0a:	3530      	adds	r5, #48	@ 0x30
 800ba0c:	4602      	mov	r2, r0
 800ba0e:	460b      	mov	r3, r1
 800ba10:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba14:	f806 5b01 	strb.w	r5, [r6], #1
 800ba18:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba1c:	f7f5 f85e 	bl	8000adc <__aeabi_dcmplt>
 800ba20:	2800      	cmp	r0, #0
 800ba22:	d172      	bne.n	800bb0a <_dtoa_r+0x622>
 800ba24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba28:	4911      	ldr	r1, [pc, #68]	@ (800ba70 <_dtoa_r+0x588>)
 800ba2a:	2000      	movs	r0, #0
 800ba2c:	f7f4 fc2c 	bl	8000288 <__aeabi_dsub>
 800ba30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba34:	f7f5 f852 	bl	8000adc <__aeabi_dcmplt>
 800ba38:	2800      	cmp	r0, #0
 800ba3a:	f040 80b4 	bne.w	800bba6 <_dtoa_r+0x6be>
 800ba3e:	42a6      	cmp	r6, r4
 800ba40:	f43f af70 	beq.w	800b924 <_dtoa_r+0x43c>
 800ba44:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ba48:	4b0a      	ldr	r3, [pc, #40]	@ (800ba74 <_dtoa_r+0x58c>)
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	f7f4 fdd4 	bl	80005f8 <__aeabi_dmul>
 800ba50:	4b08      	ldr	r3, [pc, #32]	@ (800ba74 <_dtoa_r+0x58c>)
 800ba52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba56:	2200      	movs	r2, #0
 800ba58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba5c:	f7f4 fdcc 	bl	80005f8 <__aeabi_dmul>
 800ba60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba64:	e7c4      	b.n	800b9f0 <_dtoa_r+0x508>
 800ba66:	bf00      	nop
 800ba68:	0800fbf8 	.word	0x0800fbf8
 800ba6c:	0800fbd0 	.word	0x0800fbd0
 800ba70:	3ff00000 	.word	0x3ff00000
 800ba74:	40240000 	.word	0x40240000
 800ba78:	401c0000 	.word	0x401c0000
 800ba7c:	40140000 	.word	0x40140000
 800ba80:	3fe00000 	.word	0x3fe00000
 800ba84:	4631      	mov	r1, r6
 800ba86:	4628      	mov	r0, r5
 800ba88:	f7f4 fdb6 	bl	80005f8 <__aeabi_dmul>
 800ba8c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba90:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ba92:	4656      	mov	r6, sl
 800ba94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba98:	f7f5 f85e 	bl	8000b58 <__aeabi_d2iz>
 800ba9c:	4605      	mov	r5, r0
 800ba9e:	f7f4 fd41 	bl	8000524 <__aeabi_i2d>
 800baa2:	4602      	mov	r2, r0
 800baa4:	460b      	mov	r3, r1
 800baa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800baaa:	f7f4 fbed 	bl	8000288 <__aeabi_dsub>
 800baae:	3530      	adds	r5, #48	@ 0x30
 800bab0:	f806 5b01 	strb.w	r5, [r6], #1
 800bab4:	4602      	mov	r2, r0
 800bab6:	460b      	mov	r3, r1
 800bab8:	42a6      	cmp	r6, r4
 800baba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800babe:	f04f 0200 	mov.w	r2, #0
 800bac2:	d124      	bne.n	800bb0e <_dtoa_r+0x626>
 800bac4:	4baf      	ldr	r3, [pc, #700]	@ (800bd84 <_dtoa_r+0x89c>)
 800bac6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800baca:	f7f4 fbdf 	bl	800028c <__adddf3>
 800bace:	4602      	mov	r2, r0
 800bad0:	460b      	mov	r3, r1
 800bad2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bad6:	f7f5 f81f 	bl	8000b18 <__aeabi_dcmpgt>
 800bada:	2800      	cmp	r0, #0
 800badc:	d163      	bne.n	800bba6 <_dtoa_r+0x6be>
 800bade:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bae2:	49a8      	ldr	r1, [pc, #672]	@ (800bd84 <_dtoa_r+0x89c>)
 800bae4:	2000      	movs	r0, #0
 800bae6:	f7f4 fbcf 	bl	8000288 <__aeabi_dsub>
 800baea:	4602      	mov	r2, r0
 800baec:	460b      	mov	r3, r1
 800baee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800baf2:	f7f4 fff3 	bl	8000adc <__aeabi_dcmplt>
 800baf6:	2800      	cmp	r0, #0
 800baf8:	f43f af14 	beq.w	800b924 <_dtoa_r+0x43c>
 800bafc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bafe:	1e73      	subs	r3, r6, #1
 800bb00:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bb02:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bb06:	2b30      	cmp	r3, #48	@ 0x30
 800bb08:	d0f8      	beq.n	800bafc <_dtoa_r+0x614>
 800bb0a:	4647      	mov	r7, r8
 800bb0c:	e03b      	b.n	800bb86 <_dtoa_r+0x69e>
 800bb0e:	4b9e      	ldr	r3, [pc, #632]	@ (800bd88 <_dtoa_r+0x8a0>)
 800bb10:	f7f4 fd72 	bl	80005f8 <__aeabi_dmul>
 800bb14:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb18:	e7bc      	b.n	800ba94 <_dtoa_r+0x5ac>
 800bb1a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bb1e:	4656      	mov	r6, sl
 800bb20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb24:	4620      	mov	r0, r4
 800bb26:	4629      	mov	r1, r5
 800bb28:	f7f4 fe90 	bl	800084c <__aeabi_ddiv>
 800bb2c:	f7f5 f814 	bl	8000b58 <__aeabi_d2iz>
 800bb30:	4680      	mov	r8, r0
 800bb32:	f7f4 fcf7 	bl	8000524 <__aeabi_i2d>
 800bb36:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb3a:	f7f4 fd5d 	bl	80005f8 <__aeabi_dmul>
 800bb3e:	4602      	mov	r2, r0
 800bb40:	460b      	mov	r3, r1
 800bb42:	4620      	mov	r0, r4
 800bb44:	4629      	mov	r1, r5
 800bb46:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bb4a:	f7f4 fb9d 	bl	8000288 <__aeabi_dsub>
 800bb4e:	f806 4b01 	strb.w	r4, [r6], #1
 800bb52:	9d03      	ldr	r5, [sp, #12]
 800bb54:	eba6 040a 	sub.w	r4, r6, sl
 800bb58:	42a5      	cmp	r5, r4
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	460b      	mov	r3, r1
 800bb5e:	d133      	bne.n	800bbc8 <_dtoa_r+0x6e0>
 800bb60:	f7f4 fb94 	bl	800028c <__adddf3>
 800bb64:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb68:	4604      	mov	r4, r0
 800bb6a:	460d      	mov	r5, r1
 800bb6c:	f7f4 ffd4 	bl	8000b18 <__aeabi_dcmpgt>
 800bb70:	b9c0      	cbnz	r0, 800bba4 <_dtoa_r+0x6bc>
 800bb72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb76:	4620      	mov	r0, r4
 800bb78:	4629      	mov	r1, r5
 800bb7a:	f7f4 ffa5 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb7e:	b110      	cbz	r0, 800bb86 <_dtoa_r+0x69e>
 800bb80:	f018 0f01 	tst.w	r8, #1
 800bb84:	d10e      	bne.n	800bba4 <_dtoa_r+0x6bc>
 800bb86:	9902      	ldr	r1, [sp, #8]
 800bb88:	4648      	mov	r0, r9
 800bb8a:	f000 fbbd 	bl	800c308 <_Bfree>
 800bb8e:	2300      	movs	r3, #0
 800bb90:	7033      	strb	r3, [r6, #0]
 800bb92:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb94:	3701      	adds	r7, #1
 800bb96:	601f      	str	r7, [r3, #0]
 800bb98:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	f000 824b 	beq.w	800c036 <_dtoa_r+0xb4e>
 800bba0:	601e      	str	r6, [r3, #0]
 800bba2:	e248      	b.n	800c036 <_dtoa_r+0xb4e>
 800bba4:	46b8      	mov	r8, r7
 800bba6:	4633      	mov	r3, r6
 800bba8:	461e      	mov	r6, r3
 800bbaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bbae:	2a39      	cmp	r2, #57	@ 0x39
 800bbb0:	d106      	bne.n	800bbc0 <_dtoa_r+0x6d8>
 800bbb2:	459a      	cmp	sl, r3
 800bbb4:	d1f8      	bne.n	800bba8 <_dtoa_r+0x6c0>
 800bbb6:	2230      	movs	r2, #48	@ 0x30
 800bbb8:	f108 0801 	add.w	r8, r8, #1
 800bbbc:	f88a 2000 	strb.w	r2, [sl]
 800bbc0:	781a      	ldrb	r2, [r3, #0]
 800bbc2:	3201      	adds	r2, #1
 800bbc4:	701a      	strb	r2, [r3, #0]
 800bbc6:	e7a0      	b.n	800bb0a <_dtoa_r+0x622>
 800bbc8:	4b6f      	ldr	r3, [pc, #444]	@ (800bd88 <_dtoa_r+0x8a0>)
 800bbca:	2200      	movs	r2, #0
 800bbcc:	f7f4 fd14 	bl	80005f8 <__aeabi_dmul>
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	2300      	movs	r3, #0
 800bbd4:	4604      	mov	r4, r0
 800bbd6:	460d      	mov	r5, r1
 800bbd8:	f7f4 ff76 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbdc:	2800      	cmp	r0, #0
 800bbde:	d09f      	beq.n	800bb20 <_dtoa_r+0x638>
 800bbe0:	e7d1      	b.n	800bb86 <_dtoa_r+0x69e>
 800bbe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bbe4:	2a00      	cmp	r2, #0
 800bbe6:	f000 80ea 	beq.w	800bdbe <_dtoa_r+0x8d6>
 800bbea:	9a07      	ldr	r2, [sp, #28]
 800bbec:	2a01      	cmp	r2, #1
 800bbee:	f300 80cd 	bgt.w	800bd8c <_dtoa_r+0x8a4>
 800bbf2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bbf4:	2a00      	cmp	r2, #0
 800bbf6:	f000 80c1 	beq.w	800bd7c <_dtoa_r+0x894>
 800bbfa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bbfe:	9c08      	ldr	r4, [sp, #32]
 800bc00:	9e00      	ldr	r6, [sp, #0]
 800bc02:	9a00      	ldr	r2, [sp, #0]
 800bc04:	441a      	add	r2, r3
 800bc06:	9200      	str	r2, [sp, #0]
 800bc08:	9a06      	ldr	r2, [sp, #24]
 800bc0a:	2101      	movs	r1, #1
 800bc0c:	441a      	add	r2, r3
 800bc0e:	4648      	mov	r0, r9
 800bc10:	9206      	str	r2, [sp, #24]
 800bc12:	f000 fc77 	bl	800c504 <__i2b>
 800bc16:	4605      	mov	r5, r0
 800bc18:	b166      	cbz	r6, 800bc34 <_dtoa_r+0x74c>
 800bc1a:	9b06      	ldr	r3, [sp, #24]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	dd09      	ble.n	800bc34 <_dtoa_r+0x74c>
 800bc20:	42b3      	cmp	r3, r6
 800bc22:	9a00      	ldr	r2, [sp, #0]
 800bc24:	bfa8      	it	ge
 800bc26:	4633      	movge	r3, r6
 800bc28:	1ad2      	subs	r2, r2, r3
 800bc2a:	9200      	str	r2, [sp, #0]
 800bc2c:	9a06      	ldr	r2, [sp, #24]
 800bc2e:	1af6      	subs	r6, r6, r3
 800bc30:	1ad3      	subs	r3, r2, r3
 800bc32:	9306      	str	r3, [sp, #24]
 800bc34:	9b08      	ldr	r3, [sp, #32]
 800bc36:	b30b      	cbz	r3, 800bc7c <_dtoa_r+0x794>
 800bc38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	f000 80c6 	beq.w	800bdcc <_dtoa_r+0x8e4>
 800bc40:	2c00      	cmp	r4, #0
 800bc42:	f000 80c0 	beq.w	800bdc6 <_dtoa_r+0x8de>
 800bc46:	4629      	mov	r1, r5
 800bc48:	4622      	mov	r2, r4
 800bc4a:	4648      	mov	r0, r9
 800bc4c:	f000 fd12 	bl	800c674 <__pow5mult>
 800bc50:	9a02      	ldr	r2, [sp, #8]
 800bc52:	4601      	mov	r1, r0
 800bc54:	4605      	mov	r5, r0
 800bc56:	4648      	mov	r0, r9
 800bc58:	f000 fc6a 	bl	800c530 <__multiply>
 800bc5c:	9902      	ldr	r1, [sp, #8]
 800bc5e:	4680      	mov	r8, r0
 800bc60:	4648      	mov	r0, r9
 800bc62:	f000 fb51 	bl	800c308 <_Bfree>
 800bc66:	9b08      	ldr	r3, [sp, #32]
 800bc68:	1b1b      	subs	r3, r3, r4
 800bc6a:	9308      	str	r3, [sp, #32]
 800bc6c:	f000 80b1 	beq.w	800bdd2 <_dtoa_r+0x8ea>
 800bc70:	9a08      	ldr	r2, [sp, #32]
 800bc72:	4641      	mov	r1, r8
 800bc74:	4648      	mov	r0, r9
 800bc76:	f000 fcfd 	bl	800c674 <__pow5mult>
 800bc7a:	9002      	str	r0, [sp, #8]
 800bc7c:	2101      	movs	r1, #1
 800bc7e:	4648      	mov	r0, r9
 800bc80:	f000 fc40 	bl	800c504 <__i2b>
 800bc84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc86:	4604      	mov	r4, r0
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	f000 81d8 	beq.w	800c03e <_dtoa_r+0xb56>
 800bc8e:	461a      	mov	r2, r3
 800bc90:	4601      	mov	r1, r0
 800bc92:	4648      	mov	r0, r9
 800bc94:	f000 fcee 	bl	800c674 <__pow5mult>
 800bc98:	9b07      	ldr	r3, [sp, #28]
 800bc9a:	2b01      	cmp	r3, #1
 800bc9c:	4604      	mov	r4, r0
 800bc9e:	f300 809f 	bgt.w	800bde0 <_dtoa_r+0x8f8>
 800bca2:	9b04      	ldr	r3, [sp, #16]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	f040 8097 	bne.w	800bdd8 <_dtoa_r+0x8f0>
 800bcaa:	9b05      	ldr	r3, [sp, #20]
 800bcac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	f040 8093 	bne.w	800bddc <_dtoa_r+0x8f4>
 800bcb6:	9b05      	ldr	r3, [sp, #20]
 800bcb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bcbc:	0d1b      	lsrs	r3, r3, #20
 800bcbe:	051b      	lsls	r3, r3, #20
 800bcc0:	b133      	cbz	r3, 800bcd0 <_dtoa_r+0x7e8>
 800bcc2:	9b00      	ldr	r3, [sp, #0]
 800bcc4:	3301      	adds	r3, #1
 800bcc6:	9300      	str	r3, [sp, #0]
 800bcc8:	9b06      	ldr	r3, [sp, #24]
 800bcca:	3301      	adds	r3, #1
 800bccc:	9306      	str	r3, [sp, #24]
 800bcce:	2301      	movs	r3, #1
 800bcd0:	9308      	str	r3, [sp, #32]
 800bcd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	f000 81b8 	beq.w	800c04a <_dtoa_r+0xb62>
 800bcda:	6923      	ldr	r3, [r4, #16]
 800bcdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bce0:	6918      	ldr	r0, [r3, #16]
 800bce2:	f000 fbc3 	bl	800c46c <__hi0bits>
 800bce6:	f1c0 0020 	rsb	r0, r0, #32
 800bcea:	9b06      	ldr	r3, [sp, #24]
 800bcec:	4418      	add	r0, r3
 800bcee:	f010 001f 	ands.w	r0, r0, #31
 800bcf2:	f000 8082 	beq.w	800bdfa <_dtoa_r+0x912>
 800bcf6:	f1c0 0320 	rsb	r3, r0, #32
 800bcfa:	2b04      	cmp	r3, #4
 800bcfc:	dd73      	ble.n	800bde6 <_dtoa_r+0x8fe>
 800bcfe:	9b00      	ldr	r3, [sp, #0]
 800bd00:	f1c0 001c 	rsb	r0, r0, #28
 800bd04:	4403      	add	r3, r0
 800bd06:	9300      	str	r3, [sp, #0]
 800bd08:	9b06      	ldr	r3, [sp, #24]
 800bd0a:	4403      	add	r3, r0
 800bd0c:	4406      	add	r6, r0
 800bd0e:	9306      	str	r3, [sp, #24]
 800bd10:	9b00      	ldr	r3, [sp, #0]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	dd05      	ble.n	800bd22 <_dtoa_r+0x83a>
 800bd16:	9902      	ldr	r1, [sp, #8]
 800bd18:	461a      	mov	r2, r3
 800bd1a:	4648      	mov	r0, r9
 800bd1c:	f000 fd04 	bl	800c728 <__lshift>
 800bd20:	9002      	str	r0, [sp, #8]
 800bd22:	9b06      	ldr	r3, [sp, #24]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	dd05      	ble.n	800bd34 <_dtoa_r+0x84c>
 800bd28:	4621      	mov	r1, r4
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	4648      	mov	r0, r9
 800bd2e:	f000 fcfb 	bl	800c728 <__lshift>
 800bd32:	4604      	mov	r4, r0
 800bd34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d061      	beq.n	800bdfe <_dtoa_r+0x916>
 800bd3a:	9802      	ldr	r0, [sp, #8]
 800bd3c:	4621      	mov	r1, r4
 800bd3e:	f000 fd5f 	bl	800c800 <__mcmp>
 800bd42:	2800      	cmp	r0, #0
 800bd44:	da5b      	bge.n	800bdfe <_dtoa_r+0x916>
 800bd46:	2300      	movs	r3, #0
 800bd48:	9902      	ldr	r1, [sp, #8]
 800bd4a:	220a      	movs	r2, #10
 800bd4c:	4648      	mov	r0, r9
 800bd4e:	f000 fafd 	bl	800c34c <__multadd>
 800bd52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd54:	9002      	str	r0, [sp, #8]
 800bd56:	f107 38ff 	add.w	r8, r7, #4294967295
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	f000 8177 	beq.w	800c04e <_dtoa_r+0xb66>
 800bd60:	4629      	mov	r1, r5
 800bd62:	2300      	movs	r3, #0
 800bd64:	220a      	movs	r2, #10
 800bd66:	4648      	mov	r0, r9
 800bd68:	f000 faf0 	bl	800c34c <__multadd>
 800bd6c:	f1bb 0f00 	cmp.w	fp, #0
 800bd70:	4605      	mov	r5, r0
 800bd72:	dc6f      	bgt.n	800be54 <_dtoa_r+0x96c>
 800bd74:	9b07      	ldr	r3, [sp, #28]
 800bd76:	2b02      	cmp	r3, #2
 800bd78:	dc49      	bgt.n	800be0e <_dtoa_r+0x926>
 800bd7a:	e06b      	b.n	800be54 <_dtoa_r+0x96c>
 800bd7c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bd82:	e73c      	b.n	800bbfe <_dtoa_r+0x716>
 800bd84:	3fe00000 	.word	0x3fe00000
 800bd88:	40240000 	.word	0x40240000
 800bd8c:	9b03      	ldr	r3, [sp, #12]
 800bd8e:	1e5c      	subs	r4, r3, #1
 800bd90:	9b08      	ldr	r3, [sp, #32]
 800bd92:	42a3      	cmp	r3, r4
 800bd94:	db09      	blt.n	800bdaa <_dtoa_r+0x8c2>
 800bd96:	1b1c      	subs	r4, r3, r4
 800bd98:	9b03      	ldr	r3, [sp, #12]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	f6bf af30 	bge.w	800bc00 <_dtoa_r+0x718>
 800bda0:	9b00      	ldr	r3, [sp, #0]
 800bda2:	9a03      	ldr	r2, [sp, #12]
 800bda4:	1a9e      	subs	r6, r3, r2
 800bda6:	2300      	movs	r3, #0
 800bda8:	e72b      	b.n	800bc02 <_dtoa_r+0x71a>
 800bdaa:	9b08      	ldr	r3, [sp, #32]
 800bdac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bdae:	9408      	str	r4, [sp, #32]
 800bdb0:	1ae3      	subs	r3, r4, r3
 800bdb2:	441a      	add	r2, r3
 800bdb4:	9e00      	ldr	r6, [sp, #0]
 800bdb6:	9b03      	ldr	r3, [sp, #12]
 800bdb8:	920d      	str	r2, [sp, #52]	@ 0x34
 800bdba:	2400      	movs	r4, #0
 800bdbc:	e721      	b.n	800bc02 <_dtoa_r+0x71a>
 800bdbe:	9c08      	ldr	r4, [sp, #32]
 800bdc0:	9e00      	ldr	r6, [sp, #0]
 800bdc2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bdc4:	e728      	b.n	800bc18 <_dtoa_r+0x730>
 800bdc6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bdca:	e751      	b.n	800bc70 <_dtoa_r+0x788>
 800bdcc:	9a08      	ldr	r2, [sp, #32]
 800bdce:	9902      	ldr	r1, [sp, #8]
 800bdd0:	e750      	b.n	800bc74 <_dtoa_r+0x78c>
 800bdd2:	f8cd 8008 	str.w	r8, [sp, #8]
 800bdd6:	e751      	b.n	800bc7c <_dtoa_r+0x794>
 800bdd8:	2300      	movs	r3, #0
 800bdda:	e779      	b.n	800bcd0 <_dtoa_r+0x7e8>
 800bddc:	9b04      	ldr	r3, [sp, #16]
 800bdde:	e777      	b.n	800bcd0 <_dtoa_r+0x7e8>
 800bde0:	2300      	movs	r3, #0
 800bde2:	9308      	str	r3, [sp, #32]
 800bde4:	e779      	b.n	800bcda <_dtoa_r+0x7f2>
 800bde6:	d093      	beq.n	800bd10 <_dtoa_r+0x828>
 800bde8:	9a00      	ldr	r2, [sp, #0]
 800bdea:	331c      	adds	r3, #28
 800bdec:	441a      	add	r2, r3
 800bdee:	9200      	str	r2, [sp, #0]
 800bdf0:	9a06      	ldr	r2, [sp, #24]
 800bdf2:	441a      	add	r2, r3
 800bdf4:	441e      	add	r6, r3
 800bdf6:	9206      	str	r2, [sp, #24]
 800bdf8:	e78a      	b.n	800bd10 <_dtoa_r+0x828>
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	e7f4      	b.n	800bde8 <_dtoa_r+0x900>
 800bdfe:	9b03      	ldr	r3, [sp, #12]
 800be00:	2b00      	cmp	r3, #0
 800be02:	46b8      	mov	r8, r7
 800be04:	dc20      	bgt.n	800be48 <_dtoa_r+0x960>
 800be06:	469b      	mov	fp, r3
 800be08:	9b07      	ldr	r3, [sp, #28]
 800be0a:	2b02      	cmp	r3, #2
 800be0c:	dd1e      	ble.n	800be4c <_dtoa_r+0x964>
 800be0e:	f1bb 0f00 	cmp.w	fp, #0
 800be12:	f47f adb1 	bne.w	800b978 <_dtoa_r+0x490>
 800be16:	4621      	mov	r1, r4
 800be18:	465b      	mov	r3, fp
 800be1a:	2205      	movs	r2, #5
 800be1c:	4648      	mov	r0, r9
 800be1e:	f000 fa95 	bl	800c34c <__multadd>
 800be22:	4601      	mov	r1, r0
 800be24:	4604      	mov	r4, r0
 800be26:	9802      	ldr	r0, [sp, #8]
 800be28:	f000 fcea 	bl	800c800 <__mcmp>
 800be2c:	2800      	cmp	r0, #0
 800be2e:	f77f ada3 	ble.w	800b978 <_dtoa_r+0x490>
 800be32:	4656      	mov	r6, sl
 800be34:	2331      	movs	r3, #49	@ 0x31
 800be36:	f806 3b01 	strb.w	r3, [r6], #1
 800be3a:	f108 0801 	add.w	r8, r8, #1
 800be3e:	e59f      	b.n	800b980 <_dtoa_r+0x498>
 800be40:	9c03      	ldr	r4, [sp, #12]
 800be42:	46b8      	mov	r8, r7
 800be44:	4625      	mov	r5, r4
 800be46:	e7f4      	b.n	800be32 <_dtoa_r+0x94a>
 800be48:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800be4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be4e:	2b00      	cmp	r3, #0
 800be50:	f000 8101 	beq.w	800c056 <_dtoa_r+0xb6e>
 800be54:	2e00      	cmp	r6, #0
 800be56:	dd05      	ble.n	800be64 <_dtoa_r+0x97c>
 800be58:	4629      	mov	r1, r5
 800be5a:	4632      	mov	r2, r6
 800be5c:	4648      	mov	r0, r9
 800be5e:	f000 fc63 	bl	800c728 <__lshift>
 800be62:	4605      	mov	r5, r0
 800be64:	9b08      	ldr	r3, [sp, #32]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d05c      	beq.n	800bf24 <_dtoa_r+0xa3c>
 800be6a:	6869      	ldr	r1, [r5, #4]
 800be6c:	4648      	mov	r0, r9
 800be6e:	f000 fa0b 	bl	800c288 <_Balloc>
 800be72:	4606      	mov	r6, r0
 800be74:	b928      	cbnz	r0, 800be82 <_dtoa_r+0x99a>
 800be76:	4b82      	ldr	r3, [pc, #520]	@ (800c080 <_dtoa_r+0xb98>)
 800be78:	4602      	mov	r2, r0
 800be7a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800be7e:	f7ff bb4a 	b.w	800b516 <_dtoa_r+0x2e>
 800be82:	692a      	ldr	r2, [r5, #16]
 800be84:	3202      	adds	r2, #2
 800be86:	0092      	lsls	r2, r2, #2
 800be88:	f105 010c 	add.w	r1, r5, #12
 800be8c:	300c      	adds	r0, #12
 800be8e:	f7ff fa8c 	bl	800b3aa <memcpy>
 800be92:	2201      	movs	r2, #1
 800be94:	4631      	mov	r1, r6
 800be96:	4648      	mov	r0, r9
 800be98:	f000 fc46 	bl	800c728 <__lshift>
 800be9c:	f10a 0301 	add.w	r3, sl, #1
 800bea0:	9300      	str	r3, [sp, #0]
 800bea2:	eb0a 030b 	add.w	r3, sl, fp
 800bea6:	9308      	str	r3, [sp, #32]
 800bea8:	9b04      	ldr	r3, [sp, #16]
 800beaa:	f003 0301 	and.w	r3, r3, #1
 800beae:	462f      	mov	r7, r5
 800beb0:	9306      	str	r3, [sp, #24]
 800beb2:	4605      	mov	r5, r0
 800beb4:	9b00      	ldr	r3, [sp, #0]
 800beb6:	9802      	ldr	r0, [sp, #8]
 800beb8:	4621      	mov	r1, r4
 800beba:	f103 3bff 	add.w	fp, r3, #4294967295
 800bebe:	f7ff fa89 	bl	800b3d4 <quorem>
 800bec2:	4603      	mov	r3, r0
 800bec4:	3330      	adds	r3, #48	@ 0x30
 800bec6:	9003      	str	r0, [sp, #12]
 800bec8:	4639      	mov	r1, r7
 800beca:	9802      	ldr	r0, [sp, #8]
 800becc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bece:	f000 fc97 	bl	800c800 <__mcmp>
 800bed2:	462a      	mov	r2, r5
 800bed4:	9004      	str	r0, [sp, #16]
 800bed6:	4621      	mov	r1, r4
 800bed8:	4648      	mov	r0, r9
 800beda:	f000 fcad 	bl	800c838 <__mdiff>
 800bede:	68c2      	ldr	r2, [r0, #12]
 800bee0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bee2:	4606      	mov	r6, r0
 800bee4:	bb02      	cbnz	r2, 800bf28 <_dtoa_r+0xa40>
 800bee6:	4601      	mov	r1, r0
 800bee8:	9802      	ldr	r0, [sp, #8]
 800beea:	f000 fc89 	bl	800c800 <__mcmp>
 800beee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bef0:	4602      	mov	r2, r0
 800bef2:	4631      	mov	r1, r6
 800bef4:	4648      	mov	r0, r9
 800bef6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bef8:	9309      	str	r3, [sp, #36]	@ 0x24
 800befa:	f000 fa05 	bl	800c308 <_Bfree>
 800befe:	9b07      	ldr	r3, [sp, #28]
 800bf00:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bf02:	9e00      	ldr	r6, [sp, #0]
 800bf04:	ea42 0103 	orr.w	r1, r2, r3
 800bf08:	9b06      	ldr	r3, [sp, #24]
 800bf0a:	4319      	orrs	r1, r3
 800bf0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf0e:	d10d      	bne.n	800bf2c <_dtoa_r+0xa44>
 800bf10:	2b39      	cmp	r3, #57	@ 0x39
 800bf12:	d027      	beq.n	800bf64 <_dtoa_r+0xa7c>
 800bf14:	9a04      	ldr	r2, [sp, #16]
 800bf16:	2a00      	cmp	r2, #0
 800bf18:	dd01      	ble.n	800bf1e <_dtoa_r+0xa36>
 800bf1a:	9b03      	ldr	r3, [sp, #12]
 800bf1c:	3331      	adds	r3, #49	@ 0x31
 800bf1e:	f88b 3000 	strb.w	r3, [fp]
 800bf22:	e52e      	b.n	800b982 <_dtoa_r+0x49a>
 800bf24:	4628      	mov	r0, r5
 800bf26:	e7b9      	b.n	800be9c <_dtoa_r+0x9b4>
 800bf28:	2201      	movs	r2, #1
 800bf2a:	e7e2      	b.n	800bef2 <_dtoa_r+0xa0a>
 800bf2c:	9904      	ldr	r1, [sp, #16]
 800bf2e:	2900      	cmp	r1, #0
 800bf30:	db04      	blt.n	800bf3c <_dtoa_r+0xa54>
 800bf32:	9807      	ldr	r0, [sp, #28]
 800bf34:	4301      	orrs	r1, r0
 800bf36:	9806      	ldr	r0, [sp, #24]
 800bf38:	4301      	orrs	r1, r0
 800bf3a:	d120      	bne.n	800bf7e <_dtoa_r+0xa96>
 800bf3c:	2a00      	cmp	r2, #0
 800bf3e:	ddee      	ble.n	800bf1e <_dtoa_r+0xa36>
 800bf40:	9902      	ldr	r1, [sp, #8]
 800bf42:	9300      	str	r3, [sp, #0]
 800bf44:	2201      	movs	r2, #1
 800bf46:	4648      	mov	r0, r9
 800bf48:	f000 fbee 	bl	800c728 <__lshift>
 800bf4c:	4621      	mov	r1, r4
 800bf4e:	9002      	str	r0, [sp, #8]
 800bf50:	f000 fc56 	bl	800c800 <__mcmp>
 800bf54:	2800      	cmp	r0, #0
 800bf56:	9b00      	ldr	r3, [sp, #0]
 800bf58:	dc02      	bgt.n	800bf60 <_dtoa_r+0xa78>
 800bf5a:	d1e0      	bne.n	800bf1e <_dtoa_r+0xa36>
 800bf5c:	07da      	lsls	r2, r3, #31
 800bf5e:	d5de      	bpl.n	800bf1e <_dtoa_r+0xa36>
 800bf60:	2b39      	cmp	r3, #57	@ 0x39
 800bf62:	d1da      	bne.n	800bf1a <_dtoa_r+0xa32>
 800bf64:	2339      	movs	r3, #57	@ 0x39
 800bf66:	f88b 3000 	strb.w	r3, [fp]
 800bf6a:	4633      	mov	r3, r6
 800bf6c:	461e      	mov	r6, r3
 800bf6e:	3b01      	subs	r3, #1
 800bf70:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bf74:	2a39      	cmp	r2, #57	@ 0x39
 800bf76:	d04e      	beq.n	800c016 <_dtoa_r+0xb2e>
 800bf78:	3201      	adds	r2, #1
 800bf7a:	701a      	strb	r2, [r3, #0]
 800bf7c:	e501      	b.n	800b982 <_dtoa_r+0x49a>
 800bf7e:	2a00      	cmp	r2, #0
 800bf80:	dd03      	ble.n	800bf8a <_dtoa_r+0xaa2>
 800bf82:	2b39      	cmp	r3, #57	@ 0x39
 800bf84:	d0ee      	beq.n	800bf64 <_dtoa_r+0xa7c>
 800bf86:	3301      	adds	r3, #1
 800bf88:	e7c9      	b.n	800bf1e <_dtoa_r+0xa36>
 800bf8a:	9a00      	ldr	r2, [sp, #0]
 800bf8c:	9908      	ldr	r1, [sp, #32]
 800bf8e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf92:	428a      	cmp	r2, r1
 800bf94:	d028      	beq.n	800bfe8 <_dtoa_r+0xb00>
 800bf96:	9902      	ldr	r1, [sp, #8]
 800bf98:	2300      	movs	r3, #0
 800bf9a:	220a      	movs	r2, #10
 800bf9c:	4648      	mov	r0, r9
 800bf9e:	f000 f9d5 	bl	800c34c <__multadd>
 800bfa2:	42af      	cmp	r7, r5
 800bfa4:	9002      	str	r0, [sp, #8]
 800bfa6:	f04f 0300 	mov.w	r3, #0
 800bfaa:	f04f 020a 	mov.w	r2, #10
 800bfae:	4639      	mov	r1, r7
 800bfb0:	4648      	mov	r0, r9
 800bfb2:	d107      	bne.n	800bfc4 <_dtoa_r+0xadc>
 800bfb4:	f000 f9ca 	bl	800c34c <__multadd>
 800bfb8:	4607      	mov	r7, r0
 800bfba:	4605      	mov	r5, r0
 800bfbc:	9b00      	ldr	r3, [sp, #0]
 800bfbe:	3301      	adds	r3, #1
 800bfc0:	9300      	str	r3, [sp, #0]
 800bfc2:	e777      	b.n	800beb4 <_dtoa_r+0x9cc>
 800bfc4:	f000 f9c2 	bl	800c34c <__multadd>
 800bfc8:	4629      	mov	r1, r5
 800bfca:	4607      	mov	r7, r0
 800bfcc:	2300      	movs	r3, #0
 800bfce:	220a      	movs	r2, #10
 800bfd0:	4648      	mov	r0, r9
 800bfd2:	f000 f9bb 	bl	800c34c <__multadd>
 800bfd6:	4605      	mov	r5, r0
 800bfd8:	e7f0      	b.n	800bfbc <_dtoa_r+0xad4>
 800bfda:	f1bb 0f00 	cmp.w	fp, #0
 800bfde:	bfcc      	ite	gt
 800bfe0:	465e      	movgt	r6, fp
 800bfe2:	2601      	movle	r6, #1
 800bfe4:	4456      	add	r6, sl
 800bfe6:	2700      	movs	r7, #0
 800bfe8:	9902      	ldr	r1, [sp, #8]
 800bfea:	9300      	str	r3, [sp, #0]
 800bfec:	2201      	movs	r2, #1
 800bfee:	4648      	mov	r0, r9
 800bff0:	f000 fb9a 	bl	800c728 <__lshift>
 800bff4:	4621      	mov	r1, r4
 800bff6:	9002      	str	r0, [sp, #8]
 800bff8:	f000 fc02 	bl	800c800 <__mcmp>
 800bffc:	2800      	cmp	r0, #0
 800bffe:	dcb4      	bgt.n	800bf6a <_dtoa_r+0xa82>
 800c000:	d102      	bne.n	800c008 <_dtoa_r+0xb20>
 800c002:	9b00      	ldr	r3, [sp, #0]
 800c004:	07db      	lsls	r3, r3, #31
 800c006:	d4b0      	bmi.n	800bf6a <_dtoa_r+0xa82>
 800c008:	4633      	mov	r3, r6
 800c00a:	461e      	mov	r6, r3
 800c00c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c010:	2a30      	cmp	r2, #48	@ 0x30
 800c012:	d0fa      	beq.n	800c00a <_dtoa_r+0xb22>
 800c014:	e4b5      	b.n	800b982 <_dtoa_r+0x49a>
 800c016:	459a      	cmp	sl, r3
 800c018:	d1a8      	bne.n	800bf6c <_dtoa_r+0xa84>
 800c01a:	2331      	movs	r3, #49	@ 0x31
 800c01c:	f108 0801 	add.w	r8, r8, #1
 800c020:	f88a 3000 	strb.w	r3, [sl]
 800c024:	e4ad      	b.n	800b982 <_dtoa_r+0x49a>
 800c026:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c028:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c084 <_dtoa_r+0xb9c>
 800c02c:	b11b      	cbz	r3, 800c036 <_dtoa_r+0xb4e>
 800c02e:	f10a 0308 	add.w	r3, sl, #8
 800c032:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c034:	6013      	str	r3, [r2, #0]
 800c036:	4650      	mov	r0, sl
 800c038:	b017      	add	sp, #92	@ 0x5c
 800c03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c03e:	9b07      	ldr	r3, [sp, #28]
 800c040:	2b01      	cmp	r3, #1
 800c042:	f77f ae2e 	ble.w	800bca2 <_dtoa_r+0x7ba>
 800c046:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c048:	9308      	str	r3, [sp, #32]
 800c04a:	2001      	movs	r0, #1
 800c04c:	e64d      	b.n	800bcea <_dtoa_r+0x802>
 800c04e:	f1bb 0f00 	cmp.w	fp, #0
 800c052:	f77f aed9 	ble.w	800be08 <_dtoa_r+0x920>
 800c056:	4656      	mov	r6, sl
 800c058:	9802      	ldr	r0, [sp, #8]
 800c05a:	4621      	mov	r1, r4
 800c05c:	f7ff f9ba 	bl	800b3d4 <quorem>
 800c060:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c064:	f806 3b01 	strb.w	r3, [r6], #1
 800c068:	eba6 020a 	sub.w	r2, r6, sl
 800c06c:	4593      	cmp	fp, r2
 800c06e:	ddb4      	ble.n	800bfda <_dtoa_r+0xaf2>
 800c070:	9902      	ldr	r1, [sp, #8]
 800c072:	2300      	movs	r3, #0
 800c074:	220a      	movs	r2, #10
 800c076:	4648      	mov	r0, r9
 800c078:	f000 f968 	bl	800c34c <__multadd>
 800c07c:	9002      	str	r0, [sp, #8]
 800c07e:	e7eb      	b.n	800c058 <_dtoa_r+0xb70>
 800c080:	0800fa83 	.word	0x0800fa83
 800c084:	0800fa07 	.word	0x0800fa07

0800c088 <_free_r>:
 800c088:	b538      	push	{r3, r4, r5, lr}
 800c08a:	4605      	mov	r5, r0
 800c08c:	2900      	cmp	r1, #0
 800c08e:	d041      	beq.n	800c114 <_free_r+0x8c>
 800c090:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c094:	1f0c      	subs	r4, r1, #4
 800c096:	2b00      	cmp	r3, #0
 800c098:	bfb8      	it	lt
 800c09a:	18e4      	addlt	r4, r4, r3
 800c09c:	f000 f8e8 	bl	800c270 <__malloc_lock>
 800c0a0:	4a1d      	ldr	r2, [pc, #116]	@ (800c118 <_free_r+0x90>)
 800c0a2:	6813      	ldr	r3, [r2, #0]
 800c0a4:	b933      	cbnz	r3, 800c0b4 <_free_r+0x2c>
 800c0a6:	6063      	str	r3, [r4, #4]
 800c0a8:	6014      	str	r4, [r2, #0]
 800c0aa:	4628      	mov	r0, r5
 800c0ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0b0:	f000 b8e4 	b.w	800c27c <__malloc_unlock>
 800c0b4:	42a3      	cmp	r3, r4
 800c0b6:	d908      	bls.n	800c0ca <_free_r+0x42>
 800c0b8:	6820      	ldr	r0, [r4, #0]
 800c0ba:	1821      	adds	r1, r4, r0
 800c0bc:	428b      	cmp	r3, r1
 800c0be:	bf01      	itttt	eq
 800c0c0:	6819      	ldreq	r1, [r3, #0]
 800c0c2:	685b      	ldreq	r3, [r3, #4]
 800c0c4:	1809      	addeq	r1, r1, r0
 800c0c6:	6021      	streq	r1, [r4, #0]
 800c0c8:	e7ed      	b.n	800c0a6 <_free_r+0x1e>
 800c0ca:	461a      	mov	r2, r3
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	b10b      	cbz	r3, 800c0d4 <_free_r+0x4c>
 800c0d0:	42a3      	cmp	r3, r4
 800c0d2:	d9fa      	bls.n	800c0ca <_free_r+0x42>
 800c0d4:	6811      	ldr	r1, [r2, #0]
 800c0d6:	1850      	adds	r0, r2, r1
 800c0d8:	42a0      	cmp	r0, r4
 800c0da:	d10b      	bne.n	800c0f4 <_free_r+0x6c>
 800c0dc:	6820      	ldr	r0, [r4, #0]
 800c0de:	4401      	add	r1, r0
 800c0e0:	1850      	adds	r0, r2, r1
 800c0e2:	4283      	cmp	r3, r0
 800c0e4:	6011      	str	r1, [r2, #0]
 800c0e6:	d1e0      	bne.n	800c0aa <_free_r+0x22>
 800c0e8:	6818      	ldr	r0, [r3, #0]
 800c0ea:	685b      	ldr	r3, [r3, #4]
 800c0ec:	6053      	str	r3, [r2, #4]
 800c0ee:	4408      	add	r0, r1
 800c0f0:	6010      	str	r0, [r2, #0]
 800c0f2:	e7da      	b.n	800c0aa <_free_r+0x22>
 800c0f4:	d902      	bls.n	800c0fc <_free_r+0x74>
 800c0f6:	230c      	movs	r3, #12
 800c0f8:	602b      	str	r3, [r5, #0]
 800c0fa:	e7d6      	b.n	800c0aa <_free_r+0x22>
 800c0fc:	6820      	ldr	r0, [r4, #0]
 800c0fe:	1821      	adds	r1, r4, r0
 800c100:	428b      	cmp	r3, r1
 800c102:	bf04      	itt	eq
 800c104:	6819      	ldreq	r1, [r3, #0]
 800c106:	685b      	ldreq	r3, [r3, #4]
 800c108:	6063      	str	r3, [r4, #4]
 800c10a:	bf04      	itt	eq
 800c10c:	1809      	addeq	r1, r1, r0
 800c10e:	6021      	streq	r1, [r4, #0]
 800c110:	6054      	str	r4, [r2, #4]
 800c112:	e7ca      	b.n	800c0aa <_free_r+0x22>
 800c114:	bd38      	pop	{r3, r4, r5, pc}
 800c116:	bf00      	nop
 800c118:	200016a0 	.word	0x200016a0

0800c11c <malloc>:
 800c11c:	4b02      	ldr	r3, [pc, #8]	@ (800c128 <malloc+0xc>)
 800c11e:	4601      	mov	r1, r0
 800c120:	6818      	ldr	r0, [r3, #0]
 800c122:	f000 b825 	b.w	800c170 <_malloc_r>
 800c126:	bf00      	nop
 800c128:	20000044 	.word	0x20000044

0800c12c <sbrk_aligned>:
 800c12c:	b570      	push	{r4, r5, r6, lr}
 800c12e:	4e0f      	ldr	r6, [pc, #60]	@ (800c16c <sbrk_aligned+0x40>)
 800c130:	460c      	mov	r4, r1
 800c132:	6831      	ldr	r1, [r6, #0]
 800c134:	4605      	mov	r5, r0
 800c136:	b911      	cbnz	r1, 800c13e <sbrk_aligned+0x12>
 800c138:	f002 f996 	bl	800e468 <_sbrk_r>
 800c13c:	6030      	str	r0, [r6, #0]
 800c13e:	4621      	mov	r1, r4
 800c140:	4628      	mov	r0, r5
 800c142:	f002 f991 	bl	800e468 <_sbrk_r>
 800c146:	1c43      	adds	r3, r0, #1
 800c148:	d103      	bne.n	800c152 <sbrk_aligned+0x26>
 800c14a:	f04f 34ff 	mov.w	r4, #4294967295
 800c14e:	4620      	mov	r0, r4
 800c150:	bd70      	pop	{r4, r5, r6, pc}
 800c152:	1cc4      	adds	r4, r0, #3
 800c154:	f024 0403 	bic.w	r4, r4, #3
 800c158:	42a0      	cmp	r0, r4
 800c15a:	d0f8      	beq.n	800c14e <sbrk_aligned+0x22>
 800c15c:	1a21      	subs	r1, r4, r0
 800c15e:	4628      	mov	r0, r5
 800c160:	f002 f982 	bl	800e468 <_sbrk_r>
 800c164:	3001      	adds	r0, #1
 800c166:	d1f2      	bne.n	800c14e <sbrk_aligned+0x22>
 800c168:	e7ef      	b.n	800c14a <sbrk_aligned+0x1e>
 800c16a:	bf00      	nop
 800c16c:	2000169c 	.word	0x2000169c

0800c170 <_malloc_r>:
 800c170:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c174:	1ccd      	adds	r5, r1, #3
 800c176:	f025 0503 	bic.w	r5, r5, #3
 800c17a:	3508      	adds	r5, #8
 800c17c:	2d0c      	cmp	r5, #12
 800c17e:	bf38      	it	cc
 800c180:	250c      	movcc	r5, #12
 800c182:	2d00      	cmp	r5, #0
 800c184:	4606      	mov	r6, r0
 800c186:	db01      	blt.n	800c18c <_malloc_r+0x1c>
 800c188:	42a9      	cmp	r1, r5
 800c18a:	d904      	bls.n	800c196 <_malloc_r+0x26>
 800c18c:	230c      	movs	r3, #12
 800c18e:	6033      	str	r3, [r6, #0]
 800c190:	2000      	movs	r0, #0
 800c192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c196:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c26c <_malloc_r+0xfc>
 800c19a:	f000 f869 	bl	800c270 <__malloc_lock>
 800c19e:	f8d8 3000 	ldr.w	r3, [r8]
 800c1a2:	461c      	mov	r4, r3
 800c1a4:	bb44      	cbnz	r4, 800c1f8 <_malloc_r+0x88>
 800c1a6:	4629      	mov	r1, r5
 800c1a8:	4630      	mov	r0, r6
 800c1aa:	f7ff ffbf 	bl	800c12c <sbrk_aligned>
 800c1ae:	1c43      	adds	r3, r0, #1
 800c1b0:	4604      	mov	r4, r0
 800c1b2:	d158      	bne.n	800c266 <_malloc_r+0xf6>
 800c1b4:	f8d8 4000 	ldr.w	r4, [r8]
 800c1b8:	4627      	mov	r7, r4
 800c1ba:	2f00      	cmp	r7, #0
 800c1bc:	d143      	bne.n	800c246 <_malloc_r+0xd6>
 800c1be:	2c00      	cmp	r4, #0
 800c1c0:	d04b      	beq.n	800c25a <_malloc_r+0xea>
 800c1c2:	6823      	ldr	r3, [r4, #0]
 800c1c4:	4639      	mov	r1, r7
 800c1c6:	4630      	mov	r0, r6
 800c1c8:	eb04 0903 	add.w	r9, r4, r3
 800c1cc:	f002 f94c 	bl	800e468 <_sbrk_r>
 800c1d0:	4581      	cmp	r9, r0
 800c1d2:	d142      	bne.n	800c25a <_malloc_r+0xea>
 800c1d4:	6821      	ldr	r1, [r4, #0]
 800c1d6:	1a6d      	subs	r5, r5, r1
 800c1d8:	4629      	mov	r1, r5
 800c1da:	4630      	mov	r0, r6
 800c1dc:	f7ff ffa6 	bl	800c12c <sbrk_aligned>
 800c1e0:	3001      	adds	r0, #1
 800c1e2:	d03a      	beq.n	800c25a <_malloc_r+0xea>
 800c1e4:	6823      	ldr	r3, [r4, #0]
 800c1e6:	442b      	add	r3, r5
 800c1e8:	6023      	str	r3, [r4, #0]
 800c1ea:	f8d8 3000 	ldr.w	r3, [r8]
 800c1ee:	685a      	ldr	r2, [r3, #4]
 800c1f0:	bb62      	cbnz	r2, 800c24c <_malloc_r+0xdc>
 800c1f2:	f8c8 7000 	str.w	r7, [r8]
 800c1f6:	e00f      	b.n	800c218 <_malloc_r+0xa8>
 800c1f8:	6822      	ldr	r2, [r4, #0]
 800c1fa:	1b52      	subs	r2, r2, r5
 800c1fc:	d420      	bmi.n	800c240 <_malloc_r+0xd0>
 800c1fe:	2a0b      	cmp	r2, #11
 800c200:	d917      	bls.n	800c232 <_malloc_r+0xc2>
 800c202:	1961      	adds	r1, r4, r5
 800c204:	42a3      	cmp	r3, r4
 800c206:	6025      	str	r5, [r4, #0]
 800c208:	bf18      	it	ne
 800c20a:	6059      	strne	r1, [r3, #4]
 800c20c:	6863      	ldr	r3, [r4, #4]
 800c20e:	bf08      	it	eq
 800c210:	f8c8 1000 	streq.w	r1, [r8]
 800c214:	5162      	str	r2, [r4, r5]
 800c216:	604b      	str	r3, [r1, #4]
 800c218:	4630      	mov	r0, r6
 800c21a:	f000 f82f 	bl	800c27c <__malloc_unlock>
 800c21e:	f104 000b 	add.w	r0, r4, #11
 800c222:	1d23      	adds	r3, r4, #4
 800c224:	f020 0007 	bic.w	r0, r0, #7
 800c228:	1ac2      	subs	r2, r0, r3
 800c22a:	bf1c      	itt	ne
 800c22c:	1a1b      	subne	r3, r3, r0
 800c22e:	50a3      	strne	r3, [r4, r2]
 800c230:	e7af      	b.n	800c192 <_malloc_r+0x22>
 800c232:	6862      	ldr	r2, [r4, #4]
 800c234:	42a3      	cmp	r3, r4
 800c236:	bf0c      	ite	eq
 800c238:	f8c8 2000 	streq.w	r2, [r8]
 800c23c:	605a      	strne	r2, [r3, #4]
 800c23e:	e7eb      	b.n	800c218 <_malloc_r+0xa8>
 800c240:	4623      	mov	r3, r4
 800c242:	6864      	ldr	r4, [r4, #4]
 800c244:	e7ae      	b.n	800c1a4 <_malloc_r+0x34>
 800c246:	463c      	mov	r4, r7
 800c248:	687f      	ldr	r7, [r7, #4]
 800c24a:	e7b6      	b.n	800c1ba <_malloc_r+0x4a>
 800c24c:	461a      	mov	r2, r3
 800c24e:	685b      	ldr	r3, [r3, #4]
 800c250:	42a3      	cmp	r3, r4
 800c252:	d1fb      	bne.n	800c24c <_malloc_r+0xdc>
 800c254:	2300      	movs	r3, #0
 800c256:	6053      	str	r3, [r2, #4]
 800c258:	e7de      	b.n	800c218 <_malloc_r+0xa8>
 800c25a:	230c      	movs	r3, #12
 800c25c:	6033      	str	r3, [r6, #0]
 800c25e:	4630      	mov	r0, r6
 800c260:	f000 f80c 	bl	800c27c <__malloc_unlock>
 800c264:	e794      	b.n	800c190 <_malloc_r+0x20>
 800c266:	6005      	str	r5, [r0, #0]
 800c268:	e7d6      	b.n	800c218 <_malloc_r+0xa8>
 800c26a:	bf00      	nop
 800c26c:	200016a0 	.word	0x200016a0

0800c270 <__malloc_lock>:
 800c270:	4801      	ldr	r0, [pc, #4]	@ (800c278 <__malloc_lock+0x8>)
 800c272:	f7ff b898 	b.w	800b3a6 <__retarget_lock_acquire_recursive>
 800c276:	bf00      	nop
 800c278:	20001698 	.word	0x20001698

0800c27c <__malloc_unlock>:
 800c27c:	4801      	ldr	r0, [pc, #4]	@ (800c284 <__malloc_unlock+0x8>)
 800c27e:	f7ff b893 	b.w	800b3a8 <__retarget_lock_release_recursive>
 800c282:	bf00      	nop
 800c284:	20001698 	.word	0x20001698

0800c288 <_Balloc>:
 800c288:	b570      	push	{r4, r5, r6, lr}
 800c28a:	69c6      	ldr	r6, [r0, #28]
 800c28c:	4604      	mov	r4, r0
 800c28e:	460d      	mov	r5, r1
 800c290:	b976      	cbnz	r6, 800c2b0 <_Balloc+0x28>
 800c292:	2010      	movs	r0, #16
 800c294:	f7ff ff42 	bl	800c11c <malloc>
 800c298:	4602      	mov	r2, r0
 800c29a:	61e0      	str	r0, [r4, #28]
 800c29c:	b920      	cbnz	r0, 800c2a8 <_Balloc+0x20>
 800c29e:	4b18      	ldr	r3, [pc, #96]	@ (800c300 <_Balloc+0x78>)
 800c2a0:	4818      	ldr	r0, [pc, #96]	@ (800c304 <_Balloc+0x7c>)
 800c2a2:	216b      	movs	r1, #107	@ 0x6b
 800c2a4:	f002 f8f8 	bl	800e498 <__assert_func>
 800c2a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c2ac:	6006      	str	r6, [r0, #0]
 800c2ae:	60c6      	str	r6, [r0, #12]
 800c2b0:	69e6      	ldr	r6, [r4, #28]
 800c2b2:	68f3      	ldr	r3, [r6, #12]
 800c2b4:	b183      	cbz	r3, 800c2d8 <_Balloc+0x50>
 800c2b6:	69e3      	ldr	r3, [r4, #28]
 800c2b8:	68db      	ldr	r3, [r3, #12]
 800c2ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c2be:	b9b8      	cbnz	r0, 800c2f0 <_Balloc+0x68>
 800c2c0:	2101      	movs	r1, #1
 800c2c2:	fa01 f605 	lsl.w	r6, r1, r5
 800c2c6:	1d72      	adds	r2, r6, #5
 800c2c8:	0092      	lsls	r2, r2, #2
 800c2ca:	4620      	mov	r0, r4
 800c2cc:	f002 f902 	bl	800e4d4 <_calloc_r>
 800c2d0:	b160      	cbz	r0, 800c2ec <_Balloc+0x64>
 800c2d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c2d6:	e00e      	b.n	800c2f6 <_Balloc+0x6e>
 800c2d8:	2221      	movs	r2, #33	@ 0x21
 800c2da:	2104      	movs	r1, #4
 800c2dc:	4620      	mov	r0, r4
 800c2de:	f002 f8f9 	bl	800e4d4 <_calloc_r>
 800c2e2:	69e3      	ldr	r3, [r4, #28]
 800c2e4:	60f0      	str	r0, [r6, #12]
 800c2e6:	68db      	ldr	r3, [r3, #12]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d1e4      	bne.n	800c2b6 <_Balloc+0x2e>
 800c2ec:	2000      	movs	r0, #0
 800c2ee:	bd70      	pop	{r4, r5, r6, pc}
 800c2f0:	6802      	ldr	r2, [r0, #0]
 800c2f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c2fc:	e7f7      	b.n	800c2ee <_Balloc+0x66>
 800c2fe:	bf00      	nop
 800c300:	0800fa14 	.word	0x0800fa14
 800c304:	0800fa94 	.word	0x0800fa94

0800c308 <_Bfree>:
 800c308:	b570      	push	{r4, r5, r6, lr}
 800c30a:	69c6      	ldr	r6, [r0, #28]
 800c30c:	4605      	mov	r5, r0
 800c30e:	460c      	mov	r4, r1
 800c310:	b976      	cbnz	r6, 800c330 <_Bfree+0x28>
 800c312:	2010      	movs	r0, #16
 800c314:	f7ff ff02 	bl	800c11c <malloc>
 800c318:	4602      	mov	r2, r0
 800c31a:	61e8      	str	r0, [r5, #28]
 800c31c:	b920      	cbnz	r0, 800c328 <_Bfree+0x20>
 800c31e:	4b09      	ldr	r3, [pc, #36]	@ (800c344 <_Bfree+0x3c>)
 800c320:	4809      	ldr	r0, [pc, #36]	@ (800c348 <_Bfree+0x40>)
 800c322:	218f      	movs	r1, #143	@ 0x8f
 800c324:	f002 f8b8 	bl	800e498 <__assert_func>
 800c328:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c32c:	6006      	str	r6, [r0, #0]
 800c32e:	60c6      	str	r6, [r0, #12]
 800c330:	b13c      	cbz	r4, 800c342 <_Bfree+0x3a>
 800c332:	69eb      	ldr	r3, [r5, #28]
 800c334:	6862      	ldr	r2, [r4, #4]
 800c336:	68db      	ldr	r3, [r3, #12]
 800c338:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c33c:	6021      	str	r1, [r4, #0]
 800c33e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c342:	bd70      	pop	{r4, r5, r6, pc}
 800c344:	0800fa14 	.word	0x0800fa14
 800c348:	0800fa94 	.word	0x0800fa94

0800c34c <__multadd>:
 800c34c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c350:	690d      	ldr	r5, [r1, #16]
 800c352:	4607      	mov	r7, r0
 800c354:	460c      	mov	r4, r1
 800c356:	461e      	mov	r6, r3
 800c358:	f101 0c14 	add.w	ip, r1, #20
 800c35c:	2000      	movs	r0, #0
 800c35e:	f8dc 3000 	ldr.w	r3, [ip]
 800c362:	b299      	uxth	r1, r3
 800c364:	fb02 6101 	mla	r1, r2, r1, r6
 800c368:	0c1e      	lsrs	r6, r3, #16
 800c36a:	0c0b      	lsrs	r3, r1, #16
 800c36c:	fb02 3306 	mla	r3, r2, r6, r3
 800c370:	b289      	uxth	r1, r1
 800c372:	3001      	adds	r0, #1
 800c374:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c378:	4285      	cmp	r5, r0
 800c37a:	f84c 1b04 	str.w	r1, [ip], #4
 800c37e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c382:	dcec      	bgt.n	800c35e <__multadd+0x12>
 800c384:	b30e      	cbz	r6, 800c3ca <__multadd+0x7e>
 800c386:	68a3      	ldr	r3, [r4, #8]
 800c388:	42ab      	cmp	r3, r5
 800c38a:	dc19      	bgt.n	800c3c0 <__multadd+0x74>
 800c38c:	6861      	ldr	r1, [r4, #4]
 800c38e:	4638      	mov	r0, r7
 800c390:	3101      	adds	r1, #1
 800c392:	f7ff ff79 	bl	800c288 <_Balloc>
 800c396:	4680      	mov	r8, r0
 800c398:	b928      	cbnz	r0, 800c3a6 <__multadd+0x5a>
 800c39a:	4602      	mov	r2, r0
 800c39c:	4b0c      	ldr	r3, [pc, #48]	@ (800c3d0 <__multadd+0x84>)
 800c39e:	480d      	ldr	r0, [pc, #52]	@ (800c3d4 <__multadd+0x88>)
 800c3a0:	21ba      	movs	r1, #186	@ 0xba
 800c3a2:	f002 f879 	bl	800e498 <__assert_func>
 800c3a6:	6922      	ldr	r2, [r4, #16]
 800c3a8:	3202      	adds	r2, #2
 800c3aa:	f104 010c 	add.w	r1, r4, #12
 800c3ae:	0092      	lsls	r2, r2, #2
 800c3b0:	300c      	adds	r0, #12
 800c3b2:	f7fe fffa 	bl	800b3aa <memcpy>
 800c3b6:	4621      	mov	r1, r4
 800c3b8:	4638      	mov	r0, r7
 800c3ba:	f7ff ffa5 	bl	800c308 <_Bfree>
 800c3be:	4644      	mov	r4, r8
 800c3c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c3c4:	3501      	adds	r5, #1
 800c3c6:	615e      	str	r6, [r3, #20]
 800c3c8:	6125      	str	r5, [r4, #16]
 800c3ca:	4620      	mov	r0, r4
 800c3cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3d0:	0800fa83 	.word	0x0800fa83
 800c3d4:	0800fa94 	.word	0x0800fa94

0800c3d8 <__s2b>:
 800c3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3dc:	460c      	mov	r4, r1
 800c3de:	4615      	mov	r5, r2
 800c3e0:	461f      	mov	r7, r3
 800c3e2:	2209      	movs	r2, #9
 800c3e4:	3308      	adds	r3, #8
 800c3e6:	4606      	mov	r6, r0
 800c3e8:	fb93 f3f2 	sdiv	r3, r3, r2
 800c3ec:	2100      	movs	r1, #0
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	429a      	cmp	r2, r3
 800c3f2:	db09      	blt.n	800c408 <__s2b+0x30>
 800c3f4:	4630      	mov	r0, r6
 800c3f6:	f7ff ff47 	bl	800c288 <_Balloc>
 800c3fa:	b940      	cbnz	r0, 800c40e <__s2b+0x36>
 800c3fc:	4602      	mov	r2, r0
 800c3fe:	4b19      	ldr	r3, [pc, #100]	@ (800c464 <__s2b+0x8c>)
 800c400:	4819      	ldr	r0, [pc, #100]	@ (800c468 <__s2b+0x90>)
 800c402:	21d3      	movs	r1, #211	@ 0xd3
 800c404:	f002 f848 	bl	800e498 <__assert_func>
 800c408:	0052      	lsls	r2, r2, #1
 800c40a:	3101      	adds	r1, #1
 800c40c:	e7f0      	b.n	800c3f0 <__s2b+0x18>
 800c40e:	9b08      	ldr	r3, [sp, #32]
 800c410:	6143      	str	r3, [r0, #20]
 800c412:	2d09      	cmp	r5, #9
 800c414:	f04f 0301 	mov.w	r3, #1
 800c418:	6103      	str	r3, [r0, #16]
 800c41a:	dd16      	ble.n	800c44a <__s2b+0x72>
 800c41c:	f104 0909 	add.w	r9, r4, #9
 800c420:	46c8      	mov	r8, r9
 800c422:	442c      	add	r4, r5
 800c424:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c428:	4601      	mov	r1, r0
 800c42a:	3b30      	subs	r3, #48	@ 0x30
 800c42c:	220a      	movs	r2, #10
 800c42e:	4630      	mov	r0, r6
 800c430:	f7ff ff8c 	bl	800c34c <__multadd>
 800c434:	45a0      	cmp	r8, r4
 800c436:	d1f5      	bne.n	800c424 <__s2b+0x4c>
 800c438:	f1a5 0408 	sub.w	r4, r5, #8
 800c43c:	444c      	add	r4, r9
 800c43e:	1b2d      	subs	r5, r5, r4
 800c440:	1963      	adds	r3, r4, r5
 800c442:	42bb      	cmp	r3, r7
 800c444:	db04      	blt.n	800c450 <__s2b+0x78>
 800c446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c44a:	340a      	adds	r4, #10
 800c44c:	2509      	movs	r5, #9
 800c44e:	e7f6      	b.n	800c43e <__s2b+0x66>
 800c450:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c454:	4601      	mov	r1, r0
 800c456:	3b30      	subs	r3, #48	@ 0x30
 800c458:	220a      	movs	r2, #10
 800c45a:	4630      	mov	r0, r6
 800c45c:	f7ff ff76 	bl	800c34c <__multadd>
 800c460:	e7ee      	b.n	800c440 <__s2b+0x68>
 800c462:	bf00      	nop
 800c464:	0800fa83 	.word	0x0800fa83
 800c468:	0800fa94 	.word	0x0800fa94

0800c46c <__hi0bits>:
 800c46c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c470:	4603      	mov	r3, r0
 800c472:	bf36      	itet	cc
 800c474:	0403      	lslcc	r3, r0, #16
 800c476:	2000      	movcs	r0, #0
 800c478:	2010      	movcc	r0, #16
 800c47a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c47e:	bf3c      	itt	cc
 800c480:	021b      	lslcc	r3, r3, #8
 800c482:	3008      	addcc	r0, #8
 800c484:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c488:	bf3c      	itt	cc
 800c48a:	011b      	lslcc	r3, r3, #4
 800c48c:	3004      	addcc	r0, #4
 800c48e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c492:	bf3c      	itt	cc
 800c494:	009b      	lslcc	r3, r3, #2
 800c496:	3002      	addcc	r0, #2
 800c498:	2b00      	cmp	r3, #0
 800c49a:	db05      	blt.n	800c4a8 <__hi0bits+0x3c>
 800c49c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c4a0:	f100 0001 	add.w	r0, r0, #1
 800c4a4:	bf08      	it	eq
 800c4a6:	2020      	moveq	r0, #32
 800c4a8:	4770      	bx	lr

0800c4aa <__lo0bits>:
 800c4aa:	6803      	ldr	r3, [r0, #0]
 800c4ac:	4602      	mov	r2, r0
 800c4ae:	f013 0007 	ands.w	r0, r3, #7
 800c4b2:	d00b      	beq.n	800c4cc <__lo0bits+0x22>
 800c4b4:	07d9      	lsls	r1, r3, #31
 800c4b6:	d421      	bmi.n	800c4fc <__lo0bits+0x52>
 800c4b8:	0798      	lsls	r0, r3, #30
 800c4ba:	bf49      	itett	mi
 800c4bc:	085b      	lsrmi	r3, r3, #1
 800c4be:	089b      	lsrpl	r3, r3, #2
 800c4c0:	2001      	movmi	r0, #1
 800c4c2:	6013      	strmi	r3, [r2, #0]
 800c4c4:	bf5c      	itt	pl
 800c4c6:	6013      	strpl	r3, [r2, #0]
 800c4c8:	2002      	movpl	r0, #2
 800c4ca:	4770      	bx	lr
 800c4cc:	b299      	uxth	r1, r3
 800c4ce:	b909      	cbnz	r1, 800c4d4 <__lo0bits+0x2a>
 800c4d0:	0c1b      	lsrs	r3, r3, #16
 800c4d2:	2010      	movs	r0, #16
 800c4d4:	b2d9      	uxtb	r1, r3
 800c4d6:	b909      	cbnz	r1, 800c4dc <__lo0bits+0x32>
 800c4d8:	3008      	adds	r0, #8
 800c4da:	0a1b      	lsrs	r3, r3, #8
 800c4dc:	0719      	lsls	r1, r3, #28
 800c4de:	bf04      	itt	eq
 800c4e0:	091b      	lsreq	r3, r3, #4
 800c4e2:	3004      	addeq	r0, #4
 800c4e4:	0799      	lsls	r1, r3, #30
 800c4e6:	bf04      	itt	eq
 800c4e8:	089b      	lsreq	r3, r3, #2
 800c4ea:	3002      	addeq	r0, #2
 800c4ec:	07d9      	lsls	r1, r3, #31
 800c4ee:	d403      	bmi.n	800c4f8 <__lo0bits+0x4e>
 800c4f0:	085b      	lsrs	r3, r3, #1
 800c4f2:	f100 0001 	add.w	r0, r0, #1
 800c4f6:	d003      	beq.n	800c500 <__lo0bits+0x56>
 800c4f8:	6013      	str	r3, [r2, #0]
 800c4fa:	4770      	bx	lr
 800c4fc:	2000      	movs	r0, #0
 800c4fe:	4770      	bx	lr
 800c500:	2020      	movs	r0, #32
 800c502:	4770      	bx	lr

0800c504 <__i2b>:
 800c504:	b510      	push	{r4, lr}
 800c506:	460c      	mov	r4, r1
 800c508:	2101      	movs	r1, #1
 800c50a:	f7ff febd 	bl	800c288 <_Balloc>
 800c50e:	4602      	mov	r2, r0
 800c510:	b928      	cbnz	r0, 800c51e <__i2b+0x1a>
 800c512:	4b05      	ldr	r3, [pc, #20]	@ (800c528 <__i2b+0x24>)
 800c514:	4805      	ldr	r0, [pc, #20]	@ (800c52c <__i2b+0x28>)
 800c516:	f240 1145 	movw	r1, #325	@ 0x145
 800c51a:	f001 ffbd 	bl	800e498 <__assert_func>
 800c51e:	2301      	movs	r3, #1
 800c520:	6144      	str	r4, [r0, #20]
 800c522:	6103      	str	r3, [r0, #16]
 800c524:	bd10      	pop	{r4, pc}
 800c526:	bf00      	nop
 800c528:	0800fa83 	.word	0x0800fa83
 800c52c:	0800fa94 	.word	0x0800fa94

0800c530 <__multiply>:
 800c530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c534:	4617      	mov	r7, r2
 800c536:	690a      	ldr	r2, [r1, #16]
 800c538:	693b      	ldr	r3, [r7, #16]
 800c53a:	429a      	cmp	r2, r3
 800c53c:	bfa8      	it	ge
 800c53e:	463b      	movge	r3, r7
 800c540:	4689      	mov	r9, r1
 800c542:	bfa4      	itt	ge
 800c544:	460f      	movge	r7, r1
 800c546:	4699      	movge	r9, r3
 800c548:	693d      	ldr	r5, [r7, #16]
 800c54a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c54e:	68bb      	ldr	r3, [r7, #8]
 800c550:	6879      	ldr	r1, [r7, #4]
 800c552:	eb05 060a 	add.w	r6, r5, sl
 800c556:	42b3      	cmp	r3, r6
 800c558:	b085      	sub	sp, #20
 800c55a:	bfb8      	it	lt
 800c55c:	3101      	addlt	r1, #1
 800c55e:	f7ff fe93 	bl	800c288 <_Balloc>
 800c562:	b930      	cbnz	r0, 800c572 <__multiply+0x42>
 800c564:	4602      	mov	r2, r0
 800c566:	4b41      	ldr	r3, [pc, #260]	@ (800c66c <__multiply+0x13c>)
 800c568:	4841      	ldr	r0, [pc, #260]	@ (800c670 <__multiply+0x140>)
 800c56a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c56e:	f001 ff93 	bl	800e498 <__assert_func>
 800c572:	f100 0414 	add.w	r4, r0, #20
 800c576:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c57a:	4623      	mov	r3, r4
 800c57c:	2200      	movs	r2, #0
 800c57e:	4573      	cmp	r3, lr
 800c580:	d320      	bcc.n	800c5c4 <__multiply+0x94>
 800c582:	f107 0814 	add.w	r8, r7, #20
 800c586:	f109 0114 	add.w	r1, r9, #20
 800c58a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c58e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c592:	9302      	str	r3, [sp, #8]
 800c594:	1beb      	subs	r3, r5, r7
 800c596:	3b15      	subs	r3, #21
 800c598:	f023 0303 	bic.w	r3, r3, #3
 800c59c:	3304      	adds	r3, #4
 800c59e:	3715      	adds	r7, #21
 800c5a0:	42bd      	cmp	r5, r7
 800c5a2:	bf38      	it	cc
 800c5a4:	2304      	movcc	r3, #4
 800c5a6:	9301      	str	r3, [sp, #4]
 800c5a8:	9b02      	ldr	r3, [sp, #8]
 800c5aa:	9103      	str	r1, [sp, #12]
 800c5ac:	428b      	cmp	r3, r1
 800c5ae:	d80c      	bhi.n	800c5ca <__multiply+0x9a>
 800c5b0:	2e00      	cmp	r6, #0
 800c5b2:	dd03      	ble.n	800c5bc <__multiply+0x8c>
 800c5b4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d055      	beq.n	800c668 <__multiply+0x138>
 800c5bc:	6106      	str	r6, [r0, #16]
 800c5be:	b005      	add	sp, #20
 800c5c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5c4:	f843 2b04 	str.w	r2, [r3], #4
 800c5c8:	e7d9      	b.n	800c57e <__multiply+0x4e>
 800c5ca:	f8b1 a000 	ldrh.w	sl, [r1]
 800c5ce:	f1ba 0f00 	cmp.w	sl, #0
 800c5d2:	d01f      	beq.n	800c614 <__multiply+0xe4>
 800c5d4:	46c4      	mov	ip, r8
 800c5d6:	46a1      	mov	r9, r4
 800c5d8:	2700      	movs	r7, #0
 800c5da:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c5de:	f8d9 3000 	ldr.w	r3, [r9]
 800c5e2:	fa1f fb82 	uxth.w	fp, r2
 800c5e6:	b29b      	uxth	r3, r3
 800c5e8:	fb0a 330b 	mla	r3, sl, fp, r3
 800c5ec:	443b      	add	r3, r7
 800c5ee:	f8d9 7000 	ldr.w	r7, [r9]
 800c5f2:	0c12      	lsrs	r2, r2, #16
 800c5f4:	0c3f      	lsrs	r7, r7, #16
 800c5f6:	fb0a 7202 	mla	r2, sl, r2, r7
 800c5fa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c604:	4565      	cmp	r5, ip
 800c606:	f849 3b04 	str.w	r3, [r9], #4
 800c60a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c60e:	d8e4      	bhi.n	800c5da <__multiply+0xaa>
 800c610:	9b01      	ldr	r3, [sp, #4]
 800c612:	50e7      	str	r7, [r4, r3]
 800c614:	9b03      	ldr	r3, [sp, #12]
 800c616:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c61a:	3104      	adds	r1, #4
 800c61c:	f1b9 0f00 	cmp.w	r9, #0
 800c620:	d020      	beq.n	800c664 <__multiply+0x134>
 800c622:	6823      	ldr	r3, [r4, #0]
 800c624:	4647      	mov	r7, r8
 800c626:	46a4      	mov	ip, r4
 800c628:	f04f 0a00 	mov.w	sl, #0
 800c62c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c630:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c634:	fb09 220b 	mla	r2, r9, fp, r2
 800c638:	4452      	add	r2, sl
 800c63a:	b29b      	uxth	r3, r3
 800c63c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c640:	f84c 3b04 	str.w	r3, [ip], #4
 800c644:	f857 3b04 	ldr.w	r3, [r7], #4
 800c648:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c64c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c650:	fb09 330a 	mla	r3, r9, sl, r3
 800c654:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c658:	42bd      	cmp	r5, r7
 800c65a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c65e:	d8e5      	bhi.n	800c62c <__multiply+0xfc>
 800c660:	9a01      	ldr	r2, [sp, #4]
 800c662:	50a3      	str	r3, [r4, r2]
 800c664:	3404      	adds	r4, #4
 800c666:	e79f      	b.n	800c5a8 <__multiply+0x78>
 800c668:	3e01      	subs	r6, #1
 800c66a:	e7a1      	b.n	800c5b0 <__multiply+0x80>
 800c66c:	0800fa83 	.word	0x0800fa83
 800c670:	0800fa94 	.word	0x0800fa94

0800c674 <__pow5mult>:
 800c674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c678:	4615      	mov	r5, r2
 800c67a:	f012 0203 	ands.w	r2, r2, #3
 800c67e:	4607      	mov	r7, r0
 800c680:	460e      	mov	r6, r1
 800c682:	d007      	beq.n	800c694 <__pow5mult+0x20>
 800c684:	4c25      	ldr	r4, [pc, #148]	@ (800c71c <__pow5mult+0xa8>)
 800c686:	3a01      	subs	r2, #1
 800c688:	2300      	movs	r3, #0
 800c68a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c68e:	f7ff fe5d 	bl	800c34c <__multadd>
 800c692:	4606      	mov	r6, r0
 800c694:	10ad      	asrs	r5, r5, #2
 800c696:	d03d      	beq.n	800c714 <__pow5mult+0xa0>
 800c698:	69fc      	ldr	r4, [r7, #28]
 800c69a:	b97c      	cbnz	r4, 800c6bc <__pow5mult+0x48>
 800c69c:	2010      	movs	r0, #16
 800c69e:	f7ff fd3d 	bl	800c11c <malloc>
 800c6a2:	4602      	mov	r2, r0
 800c6a4:	61f8      	str	r0, [r7, #28]
 800c6a6:	b928      	cbnz	r0, 800c6b4 <__pow5mult+0x40>
 800c6a8:	4b1d      	ldr	r3, [pc, #116]	@ (800c720 <__pow5mult+0xac>)
 800c6aa:	481e      	ldr	r0, [pc, #120]	@ (800c724 <__pow5mult+0xb0>)
 800c6ac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c6b0:	f001 fef2 	bl	800e498 <__assert_func>
 800c6b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c6b8:	6004      	str	r4, [r0, #0]
 800c6ba:	60c4      	str	r4, [r0, #12]
 800c6bc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c6c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c6c4:	b94c      	cbnz	r4, 800c6da <__pow5mult+0x66>
 800c6c6:	f240 2171 	movw	r1, #625	@ 0x271
 800c6ca:	4638      	mov	r0, r7
 800c6cc:	f7ff ff1a 	bl	800c504 <__i2b>
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c6d6:	4604      	mov	r4, r0
 800c6d8:	6003      	str	r3, [r0, #0]
 800c6da:	f04f 0900 	mov.w	r9, #0
 800c6de:	07eb      	lsls	r3, r5, #31
 800c6e0:	d50a      	bpl.n	800c6f8 <__pow5mult+0x84>
 800c6e2:	4631      	mov	r1, r6
 800c6e4:	4622      	mov	r2, r4
 800c6e6:	4638      	mov	r0, r7
 800c6e8:	f7ff ff22 	bl	800c530 <__multiply>
 800c6ec:	4631      	mov	r1, r6
 800c6ee:	4680      	mov	r8, r0
 800c6f0:	4638      	mov	r0, r7
 800c6f2:	f7ff fe09 	bl	800c308 <_Bfree>
 800c6f6:	4646      	mov	r6, r8
 800c6f8:	106d      	asrs	r5, r5, #1
 800c6fa:	d00b      	beq.n	800c714 <__pow5mult+0xa0>
 800c6fc:	6820      	ldr	r0, [r4, #0]
 800c6fe:	b938      	cbnz	r0, 800c710 <__pow5mult+0x9c>
 800c700:	4622      	mov	r2, r4
 800c702:	4621      	mov	r1, r4
 800c704:	4638      	mov	r0, r7
 800c706:	f7ff ff13 	bl	800c530 <__multiply>
 800c70a:	6020      	str	r0, [r4, #0]
 800c70c:	f8c0 9000 	str.w	r9, [r0]
 800c710:	4604      	mov	r4, r0
 800c712:	e7e4      	b.n	800c6de <__pow5mult+0x6a>
 800c714:	4630      	mov	r0, r6
 800c716:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c71a:	bf00      	nop
 800c71c:	0800fbc0 	.word	0x0800fbc0
 800c720:	0800fa14 	.word	0x0800fa14
 800c724:	0800fa94 	.word	0x0800fa94

0800c728 <__lshift>:
 800c728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c72c:	460c      	mov	r4, r1
 800c72e:	6849      	ldr	r1, [r1, #4]
 800c730:	6923      	ldr	r3, [r4, #16]
 800c732:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c736:	68a3      	ldr	r3, [r4, #8]
 800c738:	4607      	mov	r7, r0
 800c73a:	4691      	mov	r9, r2
 800c73c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c740:	f108 0601 	add.w	r6, r8, #1
 800c744:	42b3      	cmp	r3, r6
 800c746:	db0b      	blt.n	800c760 <__lshift+0x38>
 800c748:	4638      	mov	r0, r7
 800c74a:	f7ff fd9d 	bl	800c288 <_Balloc>
 800c74e:	4605      	mov	r5, r0
 800c750:	b948      	cbnz	r0, 800c766 <__lshift+0x3e>
 800c752:	4602      	mov	r2, r0
 800c754:	4b28      	ldr	r3, [pc, #160]	@ (800c7f8 <__lshift+0xd0>)
 800c756:	4829      	ldr	r0, [pc, #164]	@ (800c7fc <__lshift+0xd4>)
 800c758:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c75c:	f001 fe9c 	bl	800e498 <__assert_func>
 800c760:	3101      	adds	r1, #1
 800c762:	005b      	lsls	r3, r3, #1
 800c764:	e7ee      	b.n	800c744 <__lshift+0x1c>
 800c766:	2300      	movs	r3, #0
 800c768:	f100 0114 	add.w	r1, r0, #20
 800c76c:	f100 0210 	add.w	r2, r0, #16
 800c770:	4618      	mov	r0, r3
 800c772:	4553      	cmp	r3, sl
 800c774:	db33      	blt.n	800c7de <__lshift+0xb6>
 800c776:	6920      	ldr	r0, [r4, #16]
 800c778:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c77c:	f104 0314 	add.w	r3, r4, #20
 800c780:	f019 091f 	ands.w	r9, r9, #31
 800c784:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c788:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c78c:	d02b      	beq.n	800c7e6 <__lshift+0xbe>
 800c78e:	f1c9 0e20 	rsb	lr, r9, #32
 800c792:	468a      	mov	sl, r1
 800c794:	2200      	movs	r2, #0
 800c796:	6818      	ldr	r0, [r3, #0]
 800c798:	fa00 f009 	lsl.w	r0, r0, r9
 800c79c:	4310      	orrs	r0, r2
 800c79e:	f84a 0b04 	str.w	r0, [sl], #4
 800c7a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7a6:	459c      	cmp	ip, r3
 800c7a8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c7ac:	d8f3      	bhi.n	800c796 <__lshift+0x6e>
 800c7ae:	ebac 0304 	sub.w	r3, ip, r4
 800c7b2:	3b15      	subs	r3, #21
 800c7b4:	f023 0303 	bic.w	r3, r3, #3
 800c7b8:	3304      	adds	r3, #4
 800c7ba:	f104 0015 	add.w	r0, r4, #21
 800c7be:	4560      	cmp	r0, ip
 800c7c0:	bf88      	it	hi
 800c7c2:	2304      	movhi	r3, #4
 800c7c4:	50ca      	str	r2, [r1, r3]
 800c7c6:	b10a      	cbz	r2, 800c7cc <__lshift+0xa4>
 800c7c8:	f108 0602 	add.w	r6, r8, #2
 800c7cc:	3e01      	subs	r6, #1
 800c7ce:	4638      	mov	r0, r7
 800c7d0:	612e      	str	r6, [r5, #16]
 800c7d2:	4621      	mov	r1, r4
 800c7d4:	f7ff fd98 	bl	800c308 <_Bfree>
 800c7d8:	4628      	mov	r0, r5
 800c7da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7de:	f842 0f04 	str.w	r0, [r2, #4]!
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	e7c5      	b.n	800c772 <__lshift+0x4a>
 800c7e6:	3904      	subs	r1, #4
 800c7e8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7ec:	f841 2f04 	str.w	r2, [r1, #4]!
 800c7f0:	459c      	cmp	ip, r3
 800c7f2:	d8f9      	bhi.n	800c7e8 <__lshift+0xc0>
 800c7f4:	e7ea      	b.n	800c7cc <__lshift+0xa4>
 800c7f6:	bf00      	nop
 800c7f8:	0800fa83 	.word	0x0800fa83
 800c7fc:	0800fa94 	.word	0x0800fa94

0800c800 <__mcmp>:
 800c800:	690a      	ldr	r2, [r1, #16]
 800c802:	4603      	mov	r3, r0
 800c804:	6900      	ldr	r0, [r0, #16]
 800c806:	1a80      	subs	r0, r0, r2
 800c808:	b530      	push	{r4, r5, lr}
 800c80a:	d10e      	bne.n	800c82a <__mcmp+0x2a>
 800c80c:	3314      	adds	r3, #20
 800c80e:	3114      	adds	r1, #20
 800c810:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c814:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c818:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c81c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c820:	4295      	cmp	r5, r2
 800c822:	d003      	beq.n	800c82c <__mcmp+0x2c>
 800c824:	d205      	bcs.n	800c832 <__mcmp+0x32>
 800c826:	f04f 30ff 	mov.w	r0, #4294967295
 800c82a:	bd30      	pop	{r4, r5, pc}
 800c82c:	42a3      	cmp	r3, r4
 800c82e:	d3f3      	bcc.n	800c818 <__mcmp+0x18>
 800c830:	e7fb      	b.n	800c82a <__mcmp+0x2a>
 800c832:	2001      	movs	r0, #1
 800c834:	e7f9      	b.n	800c82a <__mcmp+0x2a>
	...

0800c838 <__mdiff>:
 800c838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c83c:	4689      	mov	r9, r1
 800c83e:	4606      	mov	r6, r0
 800c840:	4611      	mov	r1, r2
 800c842:	4648      	mov	r0, r9
 800c844:	4614      	mov	r4, r2
 800c846:	f7ff ffdb 	bl	800c800 <__mcmp>
 800c84a:	1e05      	subs	r5, r0, #0
 800c84c:	d112      	bne.n	800c874 <__mdiff+0x3c>
 800c84e:	4629      	mov	r1, r5
 800c850:	4630      	mov	r0, r6
 800c852:	f7ff fd19 	bl	800c288 <_Balloc>
 800c856:	4602      	mov	r2, r0
 800c858:	b928      	cbnz	r0, 800c866 <__mdiff+0x2e>
 800c85a:	4b3f      	ldr	r3, [pc, #252]	@ (800c958 <__mdiff+0x120>)
 800c85c:	f240 2137 	movw	r1, #567	@ 0x237
 800c860:	483e      	ldr	r0, [pc, #248]	@ (800c95c <__mdiff+0x124>)
 800c862:	f001 fe19 	bl	800e498 <__assert_func>
 800c866:	2301      	movs	r3, #1
 800c868:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c86c:	4610      	mov	r0, r2
 800c86e:	b003      	add	sp, #12
 800c870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c874:	bfbc      	itt	lt
 800c876:	464b      	movlt	r3, r9
 800c878:	46a1      	movlt	r9, r4
 800c87a:	4630      	mov	r0, r6
 800c87c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c880:	bfba      	itte	lt
 800c882:	461c      	movlt	r4, r3
 800c884:	2501      	movlt	r5, #1
 800c886:	2500      	movge	r5, #0
 800c888:	f7ff fcfe 	bl	800c288 <_Balloc>
 800c88c:	4602      	mov	r2, r0
 800c88e:	b918      	cbnz	r0, 800c898 <__mdiff+0x60>
 800c890:	4b31      	ldr	r3, [pc, #196]	@ (800c958 <__mdiff+0x120>)
 800c892:	f240 2145 	movw	r1, #581	@ 0x245
 800c896:	e7e3      	b.n	800c860 <__mdiff+0x28>
 800c898:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c89c:	6926      	ldr	r6, [r4, #16]
 800c89e:	60c5      	str	r5, [r0, #12]
 800c8a0:	f109 0310 	add.w	r3, r9, #16
 800c8a4:	f109 0514 	add.w	r5, r9, #20
 800c8a8:	f104 0e14 	add.w	lr, r4, #20
 800c8ac:	f100 0b14 	add.w	fp, r0, #20
 800c8b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c8b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c8b8:	9301      	str	r3, [sp, #4]
 800c8ba:	46d9      	mov	r9, fp
 800c8bc:	f04f 0c00 	mov.w	ip, #0
 800c8c0:	9b01      	ldr	r3, [sp, #4]
 800c8c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c8c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c8ca:	9301      	str	r3, [sp, #4]
 800c8cc:	fa1f f38a 	uxth.w	r3, sl
 800c8d0:	4619      	mov	r1, r3
 800c8d2:	b283      	uxth	r3, r0
 800c8d4:	1acb      	subs	r3, r1, r3
 800c8d6:	0c00      	lsrs	r0, r0, #16
 800c8d8:	4463      	add	r3, ip
 800c8da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c8de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c8e2:	b29b      	uxth	r3, r3
 800c8e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c8e8:	4576      	cmp	r6, lr
 800c8ea:	f849 3b04 	str.w	r3, [r9], #4
 800c8ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c8f2:	d8e5      	bhi.n	800c8c0 <__mdiff+0x88>
 800c8f4:	1b33      	subs	r3, r6, r4
 800c8f6:	3b15      	subs	r3, #21
 800c8f8:	f023 0303 	bic.w	r3, r3, #3
 800c8fc:	3415      	adds	r4, #21
 800c8fe:	3304      	adds	r3, #4
 800c900:	42a6      	cmp	r6, r4
 800c902:	bf38      	it	cc
 800c904:	2304      	movcc	r3, #4
 800c906:	441d      	add	r5, r3
 800c908:	445b      	add	r3, fp
 800c90a:	461e      	mov	r6, r3
 800c90c:	462c      	mov	r4, r5
 800c90e:	4544      	cmp	r4, r8
 800c910:	d30e      	bcc.n	800c930 <__mdiff+0xf8>
 800c912:	f108 0103 	add.w	r1, r8, #3
 800c916:	1b49      	subs	r1, r1, r5
 800c918:	f021 0103 	bic.w	r1, r1, #3
 800c91c:	3d03      	subs	r5, #3
 800c91e:	45a8      	cmp	r8, r5
 800c920:	bf38      	it	cc
 800c922:	2100      	movcc	r1, #0
 800c924:	440b      	add	r3, r1
 800c926:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c92a:	b191      	cbz	r1, 800c952 <__mdiff+0x11a>
 800c92c:	6117      	str	r7, [r2, #16]
 800c92e:	e79d      	b.n	800c86c <__mdiff+0x34>
 800c930:	f854 1b04 	ldr.w	r1, [r4], #4
 800c934:	46e6      	mov	lr, ip
 800c936:	0c08      	lsrs	r0, r1, #16
 800c938:	fa1c fc81 	uxtah	ip, ip, r1
 800c93c:	4471      	add	r1, lr
 800c93e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c942:	b289      	uxth	r1, r1
 800c944:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c948:	f846 1b04 	str.w	r1, [r6], #4
 800c94c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c950:	e7dd      	b.n	800c90e <__mdiff+0xd6>
 800c952:	3f01      	subs	r7, #1
 800c954:	e7e7      	b.n	800c926 <__mdiff+0xee>
 800c956:	bf00      	nop
 800c958:	0800fa83 	.word	0x0800fa83
 800c95c:	0800fa94 	.word	0x0800fa94

0800c960 <__ulp>:
 800c960:	b082      	sub	sp, #8
 800c962:	ed8d 0b00 	vstr	d0, [sp]
 800c966:	9a01      	ldr	r2, [sp, #4]
 800c968:	4b0f      	ldr	r3, [pc, #60]	@ (800c9a8 <__ulp+0x48>)
 800c96a:	4013      	ands	r3, r2
 800c96c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c970:	2b00      	cmp	r3, #0
 800c972:	dc08      	bgt.n	800c986 <__ulp+0x26>
 800c974:	425b      	negs	r3, r3
 800c976:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c97a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c97e:	da04      	bge.n	800c98a <__ulp+0x2a>
 800c980:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c984:	4113      	asrs	r3, r2
 800c986:	2200      	movs	r2, #0
 800c988:	e008      	b.n	800c99c <__ulp+0x3c>
 800c98a:	f1a2 0314 	sub.w	r3, r2, #20
 800c98e:	2b1e      	cmp	r3, #30
 800c990:	bfda      	itte	le
 800c992:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c996:	40da      	lsrle	r2, r3
 800c998:	2201      	movgt	r2, #1
 800c99a:	2300      	movs	r3, #0
 800c99c:	4619      	mov	r1, r3
 800c99e:	4610      	mov	r0, r2
 800c9a0:	ec41 0b10 	vmov	d0, r0, r1
 800c9a4:	b002      	add	sp, #8
 800c9a6:	4770      	bx	lr
 800c9a8:	7ff00000 	.word	0x7ff00000

0800c9ac <__b2d>:
 800c9ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9b0:	6906      	ldr	r6, [r0, #16]
 800c9b2:	f100 0814 	add.w	r8, r0, #20
 800c9b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c9ba:	1f37      	subs	r7, r6, #4
 800c9bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c9c0:	4610      	mov	r0, r2
 800c9c2:	f7ff fd53 	bl	800c46c <__hi0bits>
 800c9c6:	f1c0 0320 	rsb	r3, r0, #32
 800c9ca:	280a      	cmp	r0, #10
 800c9cc:	600b      	str	r3, [r1, #0]
 800c9ce:	491b      	ldr	r1, [pc, #108]	@ (800ca3c <__b2d+0x90>)
 800c9d0:	dc15      	bgt.n	800c9fe <__b2d+0x52>
 800c9d2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c9d6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c9da:	45b8      	cmp	r8, r7
 800c9dc:	ea43 0501 	orr.w	r5, r3, r1
 800c9e0:	bf34      	ite	cc
 800c9e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c9e6:	2300      	movcs	r3, #0
 800c9e8:	3015      	adds	r0, #21
 800c9ea:	fa02 f000 	lsl.w	r0, r2, r0
 800c9ee:	fa23 f30c 	lsr.w	r3, r3, ip
 800c9f2:	4303      	orrs	r3, r0
 800c9f4:	461c      	mov	r4, r3
 800c9f6:	ec45 4b10 	vmov	d0, r4, r5
 800c9fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9fe:	45b8      	cmp	r8, r7
 800ca00:	bf3a      	itte	cc
 800ca02:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ca06:	f1a6 0708 	subcc.w	r7, r6, #8
 800ca0a:	2300      	movcs	r3, #0
 800ca0c:	380b      	subs	r0, #11
 800ca0e:	d012      	beq.n	800ca36 <__b2d+0x8a>
 800ca10:	f1c0 0120 	rsb	r1, r0, #32
 800ca14:	fa23 f401 	lsr.w	r4, r3, r1
 800ca18:	4082      	lsls	r2, r0
 800ca1a:	4322      	orrs	r2, r4
 800ca1c:	4547      	cmp	r7, r8
 800ca1e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ca22:	bf8c      	ite	hi
 800ca24:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ca28:	2200      	movls	r2, #0
 800ca2a:	4083      	lsls	r3, r0
 800ca2c:	40ca      	lsrs	r2, r1
 800ca2e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ca32:	4313      	orrs	r3, r2
 800ca34:	e7de      	b.n	800c9f4 <__b2d+0x48>
 800ca36:	ea42 0501 	orr.w	r5, r2, r1
 800ca3a:	e7db      	b.n	800c9f4 <__b2d+0x48>
 800ca3c:	3ff00000 	.word	0x3ff00000

0800ca40 <__d2b>:
 800ca40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ca44:	460f      	mov	r7, r1
 800ca46:	2101      	movs	r1, #1
 800ca48:	ec59 8b10 	vmov	r8, r9, d0
 800ca4c:	4616      	mov	r6, r2
 800ca4e:	f7ff fc1b 	bl	800c288 <_Balloc>
 800ca52:	4604      	mov	r4, r0
 800ca54:	b930      	cbnz	r0, 800ca64 <__d2b+0x24>
 800ca56:	4602      	mov	r2, r0
 800ca58:	4b23      	ldr	r3, [pc, #140]	@ (800cae8 <__d2b+0xa8>)
 800ca5a:	4824      	ldr	r0, [pc, #144]	@ (800caec <__d2b+0xac>)
 800ca5c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ca60:	f001 fd1a 	bl	800e498 <__assert_func>
 800ca64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ca68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca6c:	b10d      	cbz	r5, 800ca72 <__d2b+0x32>
 800ca6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ca72:	9301      	str	r3, [sp, #4]
 800ca74:	f1b8 0300 	subs.w	r3, r8, #0
 800ca78:	d023      	beq.n	800cac2 <__d2b+0x82>
 800ca7a:	4668      	mov	r0, sp
 800ca7c:	9300      	str	r3, [sp, #0]
 800ca7e:	f7ff fd14 	bl	800c4aa <__lo0bits>
 800ca82:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ca86:	b1d0      	cbz	r0, 800cabe <__d2b+0x7e>
 800ca88:	f1c0 0320 	rsb	r3, r0, #32
 800ca8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ca90:	430b      	orrs	r3, r1
 800ca92:	40c2      	lsrs	r2, r0
 800ca94:	6163      	str	r3, [r4, #20]
 800ca96:	9201      	str	r2, [sp, #4]
 800ca98:	9b01      	ldr	r3, [sp, #4]
 800ca9a:	61a3      	str	r3, [r4, #24]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	bf0c      	ite	eq
 800caa0:	2201      	moveq	r2, #1
 800caa2:	2202      	movne	r2, #2
 800caa4:	6122      	str	r2, [r4, #16]
 800caa6:	b1a5      	cbz	r5, 800cad2 <__d2b+0x92>
 800caa8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800caac:	4405      	add	r5, r0
 800caae:	603d      	str	r5, [r7, #0]
 800cab0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cab4:	6030      	str	r0, [r6, #0]
 800cab6:	4620      	mov	r0, r4
 800cab8:	b003      	add	sp, #12
 800caba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cabe:	6161      	str	r1, [r4, #20]
 800cac0:	e7ea      	b.n	800ca98 <__d2b+0x58>
 800cac2:	a801      	add	r0, sp, #4
 800cac4:	f7ff fcf1 	bl	800c4aa <__lo0bits>
 800cac8:	9b01      	ldr	r3, [sp, #4]
 800caca:	6163      	str	r3, [r4, #20]
 800cacc:	3020      	adds	r0, #32
 800cace:	2201      	movs	r2, #1
 800cad0:	e7e8      	b.n	800caa4 <__d2b+0x64>
 800cad2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cad6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cada:	6038      	str	r0, [r7, #0]
 800cadc:	6918      	ldr	r0, [r3, #16]
 800cade:	f7ff fcc5 	bl	800c46c <__hi0bits>
 800cae2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cae6:	e7e5      	b.n	800cab4 <__d2b+0x74>
 800cae8:	0800fa83 	.word	0x0800fa83
 800caec:	0800fa94 	.word	0x0800fa94

0800caf0 <__ratio>:
 800caf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caf4:	b085      	sub	sp, #20
 800caf6:	e9cd 1000 	strd	r1, r0, [sp]
 800cafa:	a902      	add	r1, sp, #8
 800cafc:	f7ff ff56 	bl	800c9ac <__b2d>
 800cb00:	9800      	ldr	r0, [sp, #0]
 800cb02:	a903      	add	r1, sp, #12
 800cb04:	ec55 4b10 	vmov	r4, r5, d0
 800cb08:	f7ff ff50 	bl	800c9ac <__b2d>
 800cb0c:	9b01      	ldr	r3, [sp, #4]
 800cb0e:	6919      	ldr	r1, [r3, #16]
 800cb10:	9b00      	ldr	r3, [sp, #0]
 800cb12:	691b      	ldr	r3, [r3, #16]
 800cb14:	1ac9      	subs	r1, r1, r3
 800cb16:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cb1a:	1a9b      	subs	r3, r3, r2
 800cb1c:	ec5b ab10 	vmov	sl, fp, d0
 800cb20:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	bfce      	itee	gt
 800cb28:	462a      	movgt	r2, r5
 800cb2a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cb2e:	465a      	movle	r2, fp
 800cb30:	462f      	mov	r7, r5
 800cb32:	46d9      	mov	r9, fp
 800cb34:	bfcc      	ite	gt
 800cb36:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cb3a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cb3e:	464b      	mov	r3, r9
 800cb40:	4652      	mov	r2, sl
 800cb42:	4620      	mov	r0, r4
 800cb44:	4639      	mov	r1, r7
 800cb46:	f7f3 fe81 	bl	800084c <__aeabi_ddiv>
 800cb4a:	ec41 0b10 	vmov	d0, r0, r1
 800cb4e:	b005      	add	sp, #20
 800cb50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cb54 <__copybits>:
 800cb54:	3901      	subs	r1, #1
 800cb56:	b570      	push	{r4, r5, r6, lr}
 800cb58:	1149      	asrs	r1, r1, #5
 800cb5a:	6914      	ldr	r4, [r2, #16]
 800cb5c:	3101      	adds	r1, #1
 800cb5e:	f102 0314 	add.w	r3, r2, #20
 800cb62:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cb66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cb6a:	1f05      	subs	r5, r0, #4
 800cb6c:	42a3      	cmp	r3, r4
 800cb6e:	d30c      	bcc.n	800cb8a <__copybits+0x36>
 800cb70:	1aa3      	subs	r3, r4, r2
 800cb72:	3b11      	subs	r3, #17
 800cb74:	f023 0303 	bic.w	r3, r3, #3
 800cb78:	3211      	adds	r2, #17
 800cb7a:	42a2      	cmp	r2, r4
 800cb7c:	bf88      	it	hi
 800cb7e:	2300      	movhi	r3, #0
 800cb80:	4418      	add	r0, r3
 800cb82:	2300      	movs	r3, #0
 800cb84:	4288      	cmp	r0, r1
 800cb86:	d305      	bcc.n	800cb94 <__copybits+0x40>
 800cb88:	bd70      	pop	{r4, r5, r6, pc}
 800cb8a:	f853 6b04 	ldr.w	r6, [r3], #4
 800cb8e:	f845 6f04 	str.w	r6, [r5, #4]!
 800cb92:	e7eb      	b.n	800cb6c <__copybits+0x18>
 800cb94:	f840 3b04 	str.w	r3, [r0], #4
 800cb98:	e7f4      	b.n	800cb84 <__copybits+0x30>

0800cb9a <__any_on>:
 800cb9a:	f100 0214 	add.w	r2, r0, #20
 800cb9e:	6900      	ldr	r0, [r0, #16]
 800cba0:	114b      	asrs	r3, r1, #5
 800cba2:	4298      	cmp	r0, r3
 800cba4:	b510      	push	{r4, lr}
 800cba6:	db11      	blt.n	800cbcc <__any_on+0x32>
 800cba8:	dd0a      	ble.n	800cbc0 <__any_on+0x26>
 800cbaa:	f011 011f 	ands.w	r1, r1, #31
 800cbae:	d007      	beq.n	800cbc0 <__any_on+0x26>
 800cbb0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cbb4:	fa24 f001 	lsr.w	r0, r4, r1
 800cbb8:	fa00 f101 	lsl.w	r1, r0, r1
 800cbbc:	428c      	cmp	r4, r1
 800cbbe:	d10b      	bne.n	800cbd8 <__any_on+0x3e>
 800cbc0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d803      	bhi.n	800cbd0 <__any_on+0x36>
 800cbc8:	2000      	movs	r0, #0
 800cbca:	bd10      	pop	{r4, pc}
 800cbcc:	4603      	mov	r3, r0
 800cbce:	e7f7      	b.n	800cbc0 <__any_on+0x26>
 800cbd0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cbd4:	2900      	cmp	r1, #0
 800cbd6:	d0f5      	beq.n	800cbc4 <__any_on+0x2a>
 800cbd8:	2001      	movs	r0, #1
 800cbda:	e7f6      	b.n	800cbca <__any_on+0x30>

0800cbdc <sulp>:
 800cbdc:	b570      	push	{r4, r5, r6, lr}
 800cbde:	4604      	mov	r4, r0
 800cbe0:	460d      	mov	r5, r1
 800cbe2:	ec45 4b10 	vmov	d0, r4, r5
 800cbe6:	4616      	mov	r6, r2
 800cbe8:	f7ff feba 	bl	800c960 <__ulp>
 800cbec:	ec51 0b10 	vmov	r0, r1, d0
 800cbf0:	b17e      	cbz	r6, 800cc12 <sulp+0x36>
 800cbf2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cbf6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	dd09      	ble.n	800cc12 <sulp+0x36>
 800cbfe:	051b      	lsls	r3, r3, #20
 800cc00:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800cc04:	2400      	movs	r4, #0
 800cc06:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800cc0a:	4622      	mov	r2, r4
 800cc0c:	462b      	mov	r3, r5
 800cc0e:	f7f3 fcf3 	bl	80005f8 <__aeabi_dmul>
 800cc12:	ec41 0b10 	vmov	d0, r0, r1
 800cc16:	bd70      	pop	{r4, r5, r6, pc}

0800cc18 <_strtod_l>:
 800cc18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc1c:	b09f      	sub	sp, #124	@ 0x7c
 800cc1e:	460c      	mov	r4, r1
 800cc20:	9217      	str	r2, [sp, #92]	@ 0x5c
 800cc22:	2200      	movs	r2, #0
 800cc24:	921a      	str	r2, [sp, #104]	@ 0x68
 800cc26:	9005      	str	r0, [sp, #20]
 800cc28:	f04f 0a00 	mov.w	sl, #0
 800cc2c:	f04f 0b00 	mov.w	fp, #0
 800cc30:	460a      	mov	r2, r1
 800cc32:	9219      	str	r2, [sp, #100]	@ 0x64
 800cc34:	7811      	ldrb	r1, [r2, #0]
 800cc36:	292b      	cmp	r1, #43	@ 0x2b
 800cc38:	d04a      	beq.n	800ccd0 <_strtod_l+0xb8>
 800cc3a:	d838      	bhi.n	800ccae <_strtod_l+0x96>
 800cc3c:	290d      	cmp	r1, #13
 800cc3e:	d832      	bhi.n	800cca6 <_strtod_l+0x8e>
 800cc40:	2908      	cmp	r1, #8
 800cc42:	d832      	bhi.n	800ccaa <_strtod_l+0x92>
 800cc44:	2900      	cmp	r1, #0
 800cc46:	d03b      	beq.n	800ccc0 <_strtod_l+0xa8>
 800cc48:	2200      	movs	r2, #0
 800cc4a:	920e      	str	r2, [sp, #56]	@ 0x38
 800cc4c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800cc4e:	782a      	ldrb	r2, [r5, #0]
 800cc50:	2a30      	cmp	r2, #48	@ 0x30
 800cc52:	f040 80b2 	bne.w	800cdba <_strtod_l+0x1a2>
 800cc56:	786a      	ldrb	r2, [r5, #1]
 800cc58:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc5c:	2a58      	cmp	r2, #88	@ 0x58
 800cc5e:	d16e      	bne.n	800cd3e <_strtod_l+0x126>
 800cc60:	9302      	str	r3, [sp, #8]
 800cc62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc64:	9301      	str	r3, [sp, #4]
 800cc66:	ab1a      	add	r3, sp, #104	@ 0x68
 800cc68:	9300      	str	r3, [sp, #0]
 800cc6a:	4a8f      	ldr	r2, [pc, #572]	@ (800cea8 <_strtod_l+0x290>)
 800cc6c:	9805      	ldr	r0, [sp, #20]
 800cc6e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cc70:	a919      	add	r1, sp, #100	@ 0x64
 800cc72:	f001 fcab 	bl	800e5cc <__gethex>
 800cc76:	f010 060f 	ands.w	r6, r0, #15
 800cc7a:	4604      	mov	r4, r0
 800cc7c:	d005      	beq.n	800cc8a <_strtod_l+0x72>
 800cc7e:	2e06      	cmp	r6, #6
 800cc80:	d128      	bne.n	800ccd4 <_strtod_l+0xbc>
 800cc82:	3501      	adds	r5, #1
 800cc84:	2300      	movs	r3, #0
 800cc86:	9519      	str	r5, [sp, #100]	@ 0x64
 800cc88:	930e      	str	r3, [sp, #56]	@ 0x38
 800cc8a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	f040 858e 	bne.w	800d7ae <_strtod_l+0xb96>
 800cc92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc94:	b1cb      	cbz	r3, 800ccca <_strtod_l+0xb2>
 800cc96:	4652      	mov	r2, sl
 800cc98:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800cc9c:	ec43 2b10 	vmov	d0, r2, r3
 800cca0:	b01f      	add	sp, #124	@ 0x7c
 800cca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cca6:	2920      	cmp	r1, #32
 800cca8:	d1ce      	bne.n	800cc48 <_strtod_l+0x30>
 800ccaa:	3201      	adds	r2, #1
 800ccac:	e7c1      	b.n	800cc32 <_strtod_l+0x1a>
 800ccae:	292d      	cmp	r1, #45	@ 0x2d
 800ccb0:	d1ca      	bne.n	800cc48 <_strtod_l+0x30>
 800ccb2:	2101      	movs	r1, #1
 800ccb4:	910e      	str	r1, [sp, #56]	@ 0x38
 800ccb6:	1c51      	adds	r1, r2, #1
 800ccb8:	9119      	str	r1, [sp, #100]	@ 0x64
 800ccba:	7852      	ldrb	r2, [r2, #1]
 800ccbc:	2a00      	cmp	r2, #0
 800ccbe:	d1c5      	bne.n	800cc4c <_strtod_l+0x34>
 800ccc0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ccc2:	9419      	str	r4, [sp, #100]	@ 0x64
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	f040 8570 	bne.w	800d7aa <_strtod_l+0xb92>
 800ccca:	4652      	mov	r2, sl
 800cccc:	465b      	mov	r3, fp
 800ccce:	e7e5      	b.n	800cc9c <_strtod_l+0x84>
 800ccd0:	2100      	movs	r1, #0
 800ccd2:	e7ef      	b.n	800ccb4 <_strtod_l+0x9c>
 800ccd4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ccd6:	b13a      	cbz	r2, 800cce8 <_strtod_l+0xd0>
 800ccd8:	2135      	movs	r1, #53	@ 0x35
 800ccda:	a81c      	add	r0, sp, #112	@ 0x70
 800ccdc:	f7ff ff3a 	bl	800cb54 <__copybits>
 800cce0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cce2:	9805      	ldr	r0, [sp, #20]
 800cce4:	f7ff fb10 	bl	800c308 <_Bfree>
 800cce8:	3e01      	subs	r6, #1
 800ccea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ccec:	2e04      	cmp	r6, #4
 800ccee:	d806      	bhi.n	800ccfe <_strtod_l+0xe6>
 800ccf0:	e8df f006 	tbb	[pc, r6]
 800ccf4:	201d0314 	.word	0x201d0314
 800ccf8:	14          	.byte	0x14
 800ccf9:	00          	.byte	0x00
 800ccfa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ccfe:	05e1      	lsls	r1, r4, #23
 800cd00:	bf48      	it	mi
 800cd02:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800cd06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd0a:	0d1b      	lsrs	r3, r3, #20
 800cd0c:	051b      	lsls	r3, r3, #20
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d1bb      	bne.n	800cc8a <_strtod_l+0x72>
 800cd12:	f7fe fb1d 	bl	800b350 <__errno>
 800cd16:	2322      	movs	r3, #34	@ 0x22
 800cd18:	6003      	str	r3, [r0, #0]
 800cd1a:	e7b6      	b.n	800cc8a <_strtod_l+0x72>
 800cd1c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800cd20:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800cd24:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800cd28:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800cd2c:	e7e7      	b.n	800ccfe <_strtod_l+0xe6>
 800cd2e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ceb0 <_strtod_l+0x298>
 800cd32:	e7e4      	b.n	800ccfe <_strtod_l+0xe6>
 800cd34:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800cd38:	f04f 3aff 	mov.w	sl, #4294967295
 800cd3c:	e7df      	b.n	800ccfe <_strtod_l+0xe6>
 800cd3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd40:	1c5a      	adds	r2, r3, #1
 800cd42:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd44:	785b      	ldrb	r3, [r3, #1]
 800cd46:	2b30      	cmp	r3, #48	@ 0x30
 800cd48:	d0f9      	beq.n	800cd3e <_strtod_l+0x126>
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d09d      	beq.n	800cc8a <_strtod_l+0x72>
 800cd4e:	2301      	movs	r3, #1
 800cd50:	2700      	movs	r7, #0
 800cd52:	9308      	str	r3, [sp, #32]
 800cd54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd56:	930c      	str	r3, [sp, #48]	@ 0x30
 800cd58:	970b      	str	r7, [sp, #44]	@ 0x2c
 800cd5a:	46b9      	mov	r9, r7
 800cd5c:	220a      	movs	r2, #10
 800cd5e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800cd60:	7805      	ldrb	r5, [r0, #0]
 800cd62:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800cd66:	b2d9      	uxtb	r1, r3
 800cd68:	2909      	cmp	r1, #9
 800cd6a:	d928      	bls.n	800cdbe <_strtod_l+0x1a6>
 800cd6c:	494f      	ldr	r1, [pc, #316]	@ (800ceac <_strtod_l+0x294>)
 800cd6e:	2201      	movs	r2, #1
 800cd70:	f001 fb67 	bl	800e442 <strncmp>
 800cd74:	2800      	cmp	r0, #0
 800cd76:	d032      	beq.n	800cdde <_strtod_l+0x1c6>
 800cd78:	2000      	movs	r0, #0
 800cd7a:	462a      	mov	r2, r5
 800cd7c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd7e:	464d      	mov	r5, r9
 800cd80:	4603      	mov	r3, r0
 800cd82:	2a65      	cmp	r2, #101	@ 0x65
 800cd84:	d001      	beq.n	800cd8a <_strtod_l+0x172>
 800cd86:	2a45      	cmp	r2, #69	@ 0x45
 800cd88:	d114      	bne.n	800cdb4 <_strtod_l+0x19c>
 800cd8a:	b91d      	cbnz	r5, 800cd94 <_strtod_l+0x17c>
 800cd8c:	9a08      	ldr	r2, [sp, #32]
 800cd8e:	4302      	orrs	r2, r0
 800cd90:	d096      	beq.n	800ccc0 <_strtod_l+0xa8>
 800cd92:	2500      	movs	r5, #0
 800cd94:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800cd96:	1c62      	adds	r2, r4, #1
 800cd98:	9219      	str	r2, [sp, #100]	@ 0x64
 800cd9a:	7862      	ldrb	r2, [r4, #1]
 800cd9c:	2a2b      	cmp	r2, #43	@ 0x2b
 800cd9e:	d07a      	beq.n	800ce96 <_strtod_l+0x27e>
 800cda0:	2a2d      	cmp	r2, #45	@ 0x2d
 800cda2:	d07e      	beq.n	800cea2 <_strtod_l+0x28a>
 800cda4:	f04f 0c00 	mov.w	ip, #0
 800cda8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800cdac:	2909      	cmp	r1, #9
 800cdae:	f240 8085 	bls.w	800cebc <_strtod_l+0x2a4>
 800cdb2:	9419      	str	r4, [sp, #100]	@ 0x64
 800cdb4:	f04f 0800 	mov.w	r8, #0
 800cdb8:	e0a5      	b.n	800cf06 <_strtod_l+0x2ee>
 800cdba:	2300      	movs	r3, #0
 800cdbc:	e7c8      	b.n	800cd50 <_strtod_l+0x138>
 800cdbe:	f1b9 0f08 	cmp.w	r9, #8
 800cdc2:	bfd8      	it	le
 800cdc4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800cdc6:	f100 0001 	add.w	r0, r0, #1
 800cdca:	bfda      	itte	le
 800cdcc:	fb02 3301 	mlale	r3, r2, r1, r3
 800cdd0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800cdd2:	fb02 3707 	mlagt	r7, r2, r7, r3
 800cdd6:	f109 0901 	add.w	r9, r9, #1
 800cdda:	9019      	str	r0, [sp, #100]	@ 0x64
 800cddc:	e7bf      	b.n	800cd5e <_strtod_l+0x146>
 800cdde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cde0:	1c5a      	adds	r2, r3, #1
 800cde2:	9219      	str	r2, [sp, #100]	@ 0x64
 800cde4:	785a      	ldrb	r2, [r3, #1]
 800cde6:	f1b9 0f00 	cmp.w	r9, #0
 800cdea:	d03b      	beq.n	800ce64 <_strtod_l+0x24c>
 800cdec:	900a      	str	r0, [sp, #40]	@ 0x28
 800cdee:	464d      	mov	r5, r9
 800cdf0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800cdf4:	2b09      	cmp	r3, #9
 800cdf6:	d912      	bls.n	800ce1e <_strtod_l+0x206>
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	e7c2      	b.n	800cd82 <_strtod_l+0x16a>
 800cdfc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdfe:	1c5a      	adds	r2, r3, #1
 800ce00:	9219      	str	r2, [sp, #100]	@ 0x64
 800ce02:	785a      	ldrb	r2, [r3, #1]
 800ce04:	3001      	adds	r0, #1
 800ce06:	2a30      	cmp	r2, #48	@ 0x30
 800ce08:	d0f8      	beq.n	800cdfc <_strtod_l+0x1e4>
 800ce0a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ce0e:	2b08      	cmp	r3, #8
 800ce10:	f200 84d2 	bhi.w	800d7b8 <_strtod_l+0xba0>
 800ce14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ce16:	900a      	str	r0, [sp, #40]	@ 0x28
 800ce18:	2000      	movs	r0, #0
 800ce1a:	930c      	str	r3, [sp, #48]	@ 0x30
 800ce1c:	4605      	mov	r5, r0
 800ce1e:	3a30      	subs	r2, #48	@ 0x30
 800ce20:	f100 0301 	add.w	r3, r0, #1
 800ce24:	d018      	beq.n	800ce58 <_strtod_l+0x240>
 800ce26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ce28:	4419      	add	r1, r3
 800ce2a:	910a      	str	r1, [sp, #40]	@ 0x28
 800ce2c:	462e      	mov	r6, r5
 800ce2e:	f04f 0e0a 	mov.w	lr, #10
 800ce32:	1c71      	adds	r1, r6, #1
 800ce34:	eba1 0c05 	sub.w	ip, r1, r5
 800ce38:	4563      	cmp	r3, ip
 800ce3a:	dc15      	bgt.n	800ce68 <_strtod_l+0x250>
 800ce3c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800ce40:	182b      	adds	r3, r5, r0
 800ce42:	2b08      	cmp	r3, #8
 800ce44:	f105 0501 	add.w	r5, r5, #1
 800ce48:	4405      	add	r5, r0
 800ce4a:	dc1a      	bgt.n	800ce82 <_strtod_l+0x26a>
 800ce4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ce4e:	230a      	movs	r3, #10
 800ce50:	fb03 2301 	mla	r3, r3, r1, r2
 800ce54:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ce56:	2300      	movs	r3, #0
 800ce58:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ce5a:	1c51      	adds	r1, r2, #1
 800ce5c:	9119      	str	r1, [sp, #100]	@ 0x64
 800ce5e:	7852      	ldrb	r2, [r2, #1]
 800ce60:	4618      	mov	r0, r3
 800ce62:	e7c5      	b.n	800cdf0 <_strtod_l+0x1d8>
 800ce64:	4648      	mov	r0, r9
 800ce66:	e7ce      	b.n	800ce06 <_strtod_l+0x1ee>
 800ce68:	2e08      	cmp	r6, #8
 800ce6a:	dc05      	bgt.n	800ce78 <_strtod_l+0x260>
 800ce6c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ce6e:	fb0e f606 	mul.w	r6, lr, r6
 800ce72:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ce74:	460e      	mov	r6, r1
 800ce76:	e7dc      	b.n	800ce32 <_strtod_l+0x21a>
 800ce78:	2910      	cmp	r1, #16
 800ce7a:	bfd8      	it	le
 800ce7c:	fb0e f707 	mulle.w	r7, lr, r7
 800ce80:	e7f8      	b.n	800ce74 <_strtod_l+0x25c>
 800ce82:	2b0f      	cmp	r3, #15
 800ce84:	bfdc      	itt	le
 800ce86:	230a      	movle	r3, #10
 800ce88:	fb03 2707 	mlale	r7, r3, r7, r2
 800ce8c:	e7e3      	b.n	800ce56 <_strtod_l+0x23e>
 800ce8e:	2300      	movs	r3, #0
 800ce90:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce92:	2301      	movs	r3, #1
 800ce94:	e77a      	b.n	800cd8c <_strtod_l+0x174>
 800ce96:	f04f 0c00 	mov.w	ip, #0
 800ce9a:	1ca2      	adds	r2, r4, #2
 800ce9c:	9219      	str	r2, [sp, #100]	@ 0x64
 800ce9e:	78a2      	ldrb	r2, [r4, #2]
 800cea0:	e782      	b.n	800cda8 <_strtod_l+0x190>
 800cea2:	f04f 0c01 	mov.w	ip, #1
 800cea6:	e7f8      	b.n	800ce9a <_strtod_l+0x282>
 800cea8:	0800fcd4 	.word	0x0800fcd4
 800ceac:	0800faed 	.word	0x0800faed
 800ceb0:	7ff00000 	.word	0x7ff00000
 800ceb4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ceb6:	1c51      	adds	r1, r2, #1
 800ceb8:	9119      	str	r1, [sp, #100]	@ 0x64
 800ceba:	7852      	ldrb	r2, [r2, #1]
 800cebc:	2a30      	cmp	r2, #48	@ 0x30
 800cebe:	d0f9      	beq.n	800ceb4 <_strtod_l+0x29c>
 800cec0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800cec4:	2908      	cmp	r1, #8
 800cec6:	f63f af75 	bhi.w	800cdb4 <_strtod_l+0x19c>
 800ceca:	3a30      	subs	r2, #48	@ 0x30
 800cecc:	9209      	str	r2, [sp, #36]	@ 0x24
 800cece:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ced0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ced2:	f04f 080a 	mov.w	r8, #10
 800ced6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ced8:	1c56      	adds	r6, r2, #1
 800ceda:	9619      	str	r6, [sp, #100]	@ 0x64
 800cedc:	7852      	ldrb	r2, [r2, #1]
 800cede:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800cee2:	f1be 0f09 	cmp.w	lr, #9
 800cee6:	d939      	bls.n	800cf5c <_strtod_l+0x344>
 800cee8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ceea:	1a76      	subs	r6, r6, r1
 800ceec:	2e08      	cmp	r6, #8
 800ceee:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800cef2:	dc03      	bgt.n	800cefc <_strtod_l+0x2e4>
 800cef4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cef6:	4588      	cmp	r8, r1
 800cef8:	bfa8      	it	ge
 800cefa:	4688      	movge	r8, r1
 800cefc:	f1bc 0f00 	cmp.w	ip, #0
 800cf00:	d001      	beq.n	800cf06 <_strtod_l+0x2ee>
 800cf02:	f1c8 0800 	rsb	r8, r8, #0
 800cf06:	2d00      	cmp	r5, #0
 800cf08:	d14e      	bne.n	800cfa8 <_strtod_l+0x390>
 800cf0a:	9908      	ldr	r1, [sp, #32]
 800cf0c:	4308      	orrs	r0, r1
 800cf0e:	f47f aebc 	bne.w	800cc8a <_strtod_l+0x72>
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	f47f aed4 	bne.w	800ccc0 <_strtod_l+0xa8>
 800cf18:	2a69      	cmp	r2, #105	@ 0x69
 800cf1a:	d028      	beq.n	800cf6e <_strtod_l+0x356>
 800cf1c:	dc25      	bgt.n	800cf6a <_strtod_l+0x352>
 800cf1e:	2a49      	cmp	r2, #73	@ 0x49
 800cf20:	d025      	beq.n	800cf6e <_strtod_l+0x356>
 800cf22:	2a4e      	cmp	r2, #78	@ 0x4e
 800cf24:	f47f aecc 	bne.w	800ccc0 <_strtod_l+0xa8>
 800cf28:	499a      	ldr	r1, [pc, #616]	@ (800d194 <_strtod_l+0x57c>)
 800cf2a:	a819      	add	r0, sp, #100	@ 0x64
 800cf2c:	f001 fd70 	bl	800ea10 <__match>
 800cf30:	2800      	cmp	r0, #0
 800cf32:	f43f aec5 	beq.w	800ccc0 <_strtod_l+0xa8>
 800cf36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf38:	781b      	ldrb	r3, [r3, #0]
 800cf3a:	2b28      	cmp	r3, #40	@ 0x28
 800cf3c:	d12e      	bne.n	800cf9c <_strtod_l+0x384>
 800cf3e:	4996      	ldr	r1, [pc, #600]	@ (800d198 <_strtod_l+0x580>)
 800cf40:	aa1c      	add	r2, sp, #112	@ 0x70
 800cf42:	a819      	add	r0, sp, #100	@ 0x64
 800cf44:	f001 fd78 	bl	800ea38 <__hexnan>
 800cf48:	2805      	cmp	r0, #5
 800cf4a:	d127      	bne.n	800cf9c <_strtod_l+0x384>
 800cf4c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cf4e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800cf52:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800cf56:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800cf5a:	e696      	b.n	800cc8a <_strtod_l+0x72>
 800cf5c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf5e:	fb08 2101 	mla	r1, r8, r1, r2
 800cf62:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800cf66:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf68:	e7b5      	b.n	800ced6 <_strtod_l+0x2be>
 800cf6a:	2a6e      	cmp	r2, #110	@ 0x6e
 800cf6c:	e7da      	b.n	800cf24 <_strtod_l+0x30c>
 800cf6e:	498b      	ldr	r1, [pc, #556]	@ (800d19c <_strtod_l+0x584>)
 800cf70:	a819      	add	r0, sp, #100	@ 0x64
 800cf72:	f001 fd4d 	bl	800ea10 <__match>
 800cf76:	2800      	cmp	r0, #0
 800cf78:	f43f aea2 	beq.w	800ccc0 <_strtod_l+0xa8>
 800cf7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf7e:	4988      	ldr	r1, [pc, #544]	@ (800d1a0 <_strtod_l+0x588>)
 800cf80:	3b01      	subs	r3, #1
 800cf82:	a819      	add	r0, sp, #100	@ 0x64
 800cf84:	9319      	str	r3, [sp, #100]	@ 0x64
 800cf86:	f001 fd43 	bl	800ea10 <__match>
 800cf8a:	b910      	cbnz	r0, 800cf92 <_strtod_l+0x37a>
 800cf8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf8e:	3301      	adds	r3, #1
 800cf90:	9319      	str	r3, [sp, #100]	@ 0x64
 800cf92:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d1b0 <_strtod_l+0x598>
 800cf96:	f04f 0a00 	mov.w	sl, #0
 800cf9a:	e676      	b.n	800cc8a <_strtod_l+0x72>
 800cf9c:	4881      	ldr	r0, [pc, #516]	@ (800d1a4 <_strtod_l+0x58c>)
 800cf9e:	f001 fa73 	bl	800e488 <nan>
 800cfa2:	ec5b ab10 	vmov	sl, fp, d0
 800cfa6:	e670      	b.n	800cc8a <_strtod_l+0x72>
 800cfa8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfaa:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800cfac:	eba8 0303 	sub.w	r3, r8, r3
 800cfb0:	f1b9 0f00 	cmp.w	r9, #0
 800cfb4:	bf08      	it	eq
 800cfb6:	46a9      	moveq	r9, r5
 800cfb8:	2d10      	cmp	r5, #16
 800cfba:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfbc:	462c      	mov	r4, r5
 800cfbe:	bfa8      	it	ge
 800cfc0:	2410      	movge	r4, #16
 800cfc2:	f7f3 fa9f 	bl	8000504 <__aeabi_ui2d>
 800cfc6:	2d09      	cmp	r5, #9
 800cfc8:	4682      	mov	sl, r0
 800cfca:	468b      	mov	fp, r1
 800cfcc:	dc13      	bgt.n	800cff6 <_strtod_l+0x3de>
 800cfce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	f43f ae5a 	beq.w	800cc8a <_strtod_l+0x72>
 800cfd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfd8:	dd78      	ble.n	800d0cc <_strtod_l+0x4b4>
 800cfda:	2b16      	cmp	r3, #22
 800cfdc:	dc5f      	bgt.n	800d09e <_strtod_l+0x486>
 800cfde:	4972      	ldr	r1, [pc, #456]	@ (800d1a8 <_strtod_l+0x590>)
 800cfe0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cfe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfe8:	4652      	mov	r2, sl
 800cfea:	465b      	mov	r3, fp
 800cfec:	f7f3 fb04 	bl	80005f8 <__aeabi_dmul>
 800cff0:	4682      	mov	sl, r0
 800cff2:	468b      	mov	fp, r1
 800cff4:	e649      	b.n	800cc8a <_strtod_l+0x72>
 800cff6:	4b6c      	ldr	r3, [pc, #432]	@ (800d1a8 <_strtod_l+0x590>)
 800cff8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cffc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d000:	f7f3 fafa 	bl	80005f8 <__aeabi_dmul>
 800d004:	4682      	mov	sl, r0
 800d006:	4638      	mov	r0, r7
 800d008:	468b      	mov	fp, r1
 800d00a:	f7f3 fa7b 	bl	8000504 <__aeabi_ui2d>
 800d00e:	4602      	mov	r2, r0
 800d010:	460b      	mov	r3, r1
 800d012:	4650      	mov	r0, sl
 800d014:	4659      	mov	r1, fp
 800d016:	f7f3 f939 	bl	800028c <__adddf3>
 800d01a:	2d0f      	cmp	r5, #15
 800d01c:	4682      	mov	sl, r0
 800d01e:	468b      	mov	fp, r1
 800d020:	ddd5      	ble.n	800cfce <_strtod_l+0x3b6>
 800d022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d024:	1b2c      	subs	r4, r5, r4
 800d026:	441c      	add	r4, r3
 800d028:	2c00      	cmp	r4, #0
 800d02a:	f340 8093 	ble.w	800d154 <_strtod_l+0x53c>
 800d02e:	f014 030f 	ands.w	r3, r4, #15
 800d032:	d00a      	beq.n	800d04a <_strtod_l+0x432>
 800d034:	495c      	ldr	r1, [pc, #368]	@ (800d1a8 <_strtod_l+0x590>)
 800d036:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d03a:	4652      	mov	r2, sl
 800d03c:	465b      	mov	r3, fp
 800d03e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d042:	f7f3 fad9 	bl	80005f8 <__aeabi_dmul>
 800d046:	4682      	mov	sl, r0
 800d048:	468b      	mov	fp, r1
 800d04a:	f034 040f 	bics.w	r4, r4, #15
 800d04e:	d073      	beq.n	800d138 <_strtod_l+0x520>
 800d050:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d054:	dd49      	ble.n	800d0ea <_strtod_l+0x4d2>
 800d056:	2400      	movs	r4, #0
 800d058:	46a0      	mov	r8, r4
 800d05a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d05c:	46a1      	mov	r9, r4
 800d05e:	9a05      	ldr	r2, [sp, #20]
 800d060:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d1b0 <_strtod_l+0x598>
 800d064:	2322      	movs	r3, #34	@ 0x22
 800d066:	6013      	str	r3, [r2, #0]
 800d068:	f04f 0a00 	mov.w	sl, #0
 800d06c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d06e:	2b00      	cmp	r3, #0
 800d070:	f43f ae0b 	beq.w	800cc8a <_strtod_l+0x72>
 800d074:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d076:	9805      	ldr	r0, [sp, #20]
 800d078:	f7ff f946 	bl	800c308 <_Bfree>
 800d07c:	9805      	ldr	r0, [sp, #20]
 800d07e:	4649      	mov	r1, r9
 800d080:	f7ff f942 	bl	800c308 <_Bfree>
 800d084:	9805      	ldr	r0, [sp, #20]
 800d086:	4641      	mov	r1, r8
 800d088:	f7ff f93e 	bl	800c308 <_Bfree>
 800d08c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d08e:	9805      	ldr	r0, [sp, #20]
 800d090:	f7ff f93a 	bl	800c308 <_Bfree>
 800d094:	9805      	ldr	r0, [sp, #20]
 800d096:	4621      	mov	r1, r4
 800d098:	f7ff f936 	bl	800c308 <_Bfree>
 800d09c:	e5f5      	b.n	800cc8a <_strtod_l+0x72>
 800d09e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d0a4:	4293      	cmp	r3, r2
 800d0a6:	dbbc      	blt.n	800d022 <_strtod_l+0x40a>
 800d0a8:	4c3f      	ldr	r4, [pc, #252]	@ (800d1a8 <_strtod_l+0x590>)
 800d0aa:	f1c5 050f 	rsb	r5, r5, #15
 800d0ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d0b2:	4652      	mov	r2, sl
 800d0b4:	465b      	mov	r3, fp
 800d0b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d0ba:	f7f3 fa9d 	bl	80005f8 <__aeabi_dmul>
 800d0be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0c0:	1b5d      	subs	r5, r3, r5
 800d0c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d0c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d0ca:	e78f      	b.n	800cfec <_strtod_l+0x3d4>
 800d0cc:	3316      	adds	r3, #22
 800d0ce:	dba8      	blt.n	800d022 <_strtod_l+0x40a>
 800d0d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0d2:	eba3 0808 	sub.w	r8, r3, r8
 800d0d6:	4b34      	ldr	r3, [pc, #208]	@ (800d1a8 <_strtod_l+0x590>)
 800d0d8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d0dc:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d0e0:	4650      	mov	r0, sl
 800d0e2:	4659      	mov	r1, fp
 800d0e4:	f7f3 fbb2 	bl	800084c <__aeabi_ddiv>
 800d0e8:	e782      	b.n	800cff0 <_strtod_l+0x3d8>
 800d0ea:	2300      	movs	r3, #0
 800d0ec:	4f2f      	ldr	r7, [pc, #188]	@ (800d1ac <_strtod_l+0x594>)
 800d0ee:	1124      	asrs	r4, r4, #4
 800d0f0:	4650      	mov	r0, sl
 800d0f2:	4659      	mov	r1, fp
 800d0f4:	461e      	mov	r6, r3
 800d0f6:	2c01      	cmp	r4, #1
 800d0f8:	dc21      	bgt.n	800d13e <_strtod_l+0x526>
 800d0fa:	b10b      	cbz	r3, 800d100 <_strtod_l+0x4e8>
 800d0fc:	4682      	mov	sl, r0
 800d0fe:	468b      	mov	fp, r1
 800d100:	492a      	ldr	r1, [pc, #168]	@ (800d1ac <_strtod_l+0x594>)
 800d102:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d106:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d10a:	4652      	mov	r2, sl
 800d10c:	465b      	mov	r3, fp
 800d10e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d112:	f7f3 fa71 	bl	80005f8 <__aeabi_dmul>
 800d116:	4b26      	ldr	r3, [pc, #152]	@ (800d1b0 <_strtod_l+0x598>)
 800d118:	460a      	mov	r2, r1
 800d11a:	400b      	ands	r3, r1
 800d11c:	4925      	ldr	r1, [pc, #148]	@ (800d1b4 <_strtod_l+0x59c>)
 800d11e:	428b      	cmp	r3, r1
 800d120:	4682      	mov	sl, r0
 800d122:	d898      	bhi.n	800d056 <_strtod_l+0x43e>
 800d124:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d128:	428b      	cmp	r3, r1
 800d12a:	bf86      	itte	hi
 800d12c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d1b8 <_strtod_l+0x5a0>
 800d130:	f04f 3aff 	movhi.w	sl, #4294967295
 800d134:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d138:	2300      	movs	r3, #0
 800d13a:	9308      	str	r3, [sp, #32]
 800d13c:	e076      	b.n	800d22c <_strtod_l+0x614>
 800d13e:	07e2      	lsls	r2, r4, #31
 800d140:	d504      	bpl.n	800d14c <_strtod_l+0x534>
 800d142:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d146:	f7f3 fa57 	bl	80005f8 <__aeabi_dmul>
 800d14a:	2301      	movs	r3, #1
 800d14c:	3601      	adds	r6, #1
 800d14e:	1064      	asrs	r4, r4, #1
 800d150:	3708      	adds	r7, #8
 800d152:	e7d0      	b.n	800d0f6 <_strtod_l+0x4de>
 800d154:	d0f0      	beq.n	800d138 <_strtod_l+0x520>
 800d156:	4264      	negs	r4, r4
 800d158:	f014 020f 	ands.w	r2, r4, #15
 800d15c:	d00a      	beq.n	800d174 <_strtod_l+0x55c>
 800d15e:	4b12      	ldr	r3, [pc, #72]	@ (800d1a8 <_strtod_l+0x590>)
 800d160:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d164:	4650      	mov	r0, sl
 800d166:	4659      	mov	r1, fp
 800d168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d16c:	f7f3 fb6e 	bl	800084c <__aeabi_ddiv>
 800d170:	4682      	mov	sl, r0
 800d172:	468b      	mov	fp, r1
 800d174:	1124      	asrs	r4, r4, #4
 800d176:	d0df      	beq.n	800d138 <_strtod_l+0x520>
 800d178:	2c1f      	cmp	r4, #31
 800d17a:	dd1f      	ble.n	800d1bc <_strtod_l+0x5a4>
 800d17c:	2400      	movs	r4, #0
 800d17e:	46a0      	mov	r8, r4
 800d180:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d182:	46a1      	mov	r9, r4
 800d184:	9a05      	ldr	r2, [sp, #20]
 800d186:	2322      	movs	r3, #34	@ 0x22
 800d188:	f04f 0a00 	mov.w	sl, #0
 800d18c:	f04f 0b00 	mov.w	fp, #0
 800d190:	6013      	str	r3, [r2, #0]
 800d192:	e76b      	b.n	800d06c <_strtod_l+0x454>
 800d194:	0800f9dd 	.word	0x0800f9dd
 800d198:	0800fcc0 	.word	0x0800fcc0
 800d19c:	0800f9d5 	.word	0x0800f9d5
 800d1a0:	0800fa0a 	.word	0x0800fa0a
 800d1a4:	0800fb5e 	.word	0x0800fb5e
 800d1a8:	0800fbf8 	.word	0x0800fbf8
 800d1ac:	0800fbd0 	.word	0x0800fbd0
 800d1b0:	7ff00000 	.word	0x7ff00000
 800d1b4:	7ca00000 	.word	0x7ca00000
 800d1b8:	7fefffff 	.word	0x7fefffff
 800d1bc:	f014 0310 	ands.w	r3, r4, #16
 800d1c0:	bf18      	it	ne
 800d1c2:	236a      	movne	r3, #106	@ 0x6a
 800d1c4:	4ea9      	ldr	r6, [pc, #676]	@ (800d46c <_strtod_l+0x854>)
 800d1c6:	9308      	str	r3, [sp, #32]
 800d1c8:	4650      	mov	r0, sl
 800d1ca:	4659      	mov	r1, fp
 800d1cc:	2300      	movs	r3, #0
 800d1ce:	07e7      	lsls	r7, r4, #31
 800d1d0:	d504      	bpl.n	800d1dc <_strtod_l+0x5c4>
 800d1d2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d1d6:	f7f3 fa0f 	bl	80005f8 <__aeabi_dmul>
 800d1da:	2301      	movs	r3, #1
 800d1dc:	1064      	asrs	r4, r4, #1
 800d1de:	f106 0608 	add.w	r6, r6, #8
 800d1e2:	d1f4      	bne.n	800d1ce <_strtod_l+0x5b6>
 800d1e4:	b10b      	cbz	r3, 800d1ea <_strtod_l+0x5d2>
 800d1e6:	4682      	mov	sl, r0
 800d1e8:	468b      	mov	fp, r1
 800d1ea:	9b08      	ldr	r3, [sp, #32]
 800d1ec:	b1b3      	cbz	r3, 800d21c <_strtod_l+0x604>
 800d1ee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d1f2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	4659      	mov	r1, fp
 800d1fa:	dd0f      	ble.n	800d21c <_strtod_l+0x604>
 800d1fc:	2b1f      	cmp	r3, #31
 800d1fe:	dd56      	ble.n	800d2ae <_strtod_l+0x696>
 800d200:	2b34      	cmp	r3, #52	@ 0x34
 800d202:	bfde      	ittt	le
 800d204:	f04f 33ff 	movle.w	r3, #4294967295
 800d208:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d20c:	4093      	lslle	r3, r2
 800d20e:	f04f 0a00 	mov.w	sl, #0
 800d212:	bfcc      	ite	gt
 800d214:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d218:	ea03 0b01 	andle.w	fp, r3, r1
 800d21c:	2200      	movs	r2, #0
 800d21e:	2300      	movs	r3, #0
 800d220:	4650      	mov	r0, sl
 800d222:	4659      	mov	r1, fp
 800d224:	f7f3 fc50 	bl	8000ac8 <__aeabi_dcmpeq>
 800d228:	2800      	cmp	r0, #0
 800d22a:	d1a7      	bne.n	800d17c <_strtod_l+0x564>
 800d22c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d22e:	9300      	str	r3, [sp, #0]
 800d230:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d232:	9805      	ldr	r0, [sp, #20]
 800d234:	462b      	mov	r3, r5
 800d236:	464a      	mov	r2, r9
 800d238:	f7ff f8ce 	bl	800c3d8 <__s2b>
 800d23c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d23e:	2800      	cmp	r0, #0
 800d240:	f43f af09 	beq.w	800d056 <_strtod_l+0x43e>
 800d244:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d246:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d248:	2a00      	cmp	r2, #0
 800d24a:	eba3 0308 	sub.w	r3, r3, r8
 800d24e:	bfa8      	it	ge
 800d250:	2300      	movge	r3, #0
 800d252:	9312      	str	r3, [sp, #72]	@ 0x48
 800d254:	2400      	movs	r4, #0
 800d256:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d25a:	9316      	str	r3, [sp, #88]	@ 0x58
 800d25c:	46a0      	mov	r8, r4
 800d25e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d260:	9805      	ldr	r0, [sp, #20]
 800d262:	6859      	ldr	r1, [r3, #4]
 800d264:	f7ff f810 	bl	800c288 <_Balloc>
 800d268:	4681      	mov	r9, r0
 800d26a:	2800      	cmp	r0, #0
 800d26c:	f43f aef7 	beq.w	800d05e <_strtod_l+0x446>
 800d270:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d272:	691a      	ldr	r2, [r3, #16]
 800d274:	3202      	adds	r2, #2
 800d276:	f103 010c 	add.w	r1, r3, #12
 800d27a:	0092      	lsls	r2, r2, #2
 800d27c:	300c      	adds	r0, #12
 800d27e:	f7fe f894 	bl	800b3aa <memcpy>
 800d282:	ec4b ab10 	vmov	d0, sl, fp
 800d286:	9805      	ldr	r0, [sp, #20]
 800d288:	aa1c      	add	r2, sp, #112	@ 0x70
 800d28a:	a91b      	add	r1, sp, #108	@ 0x6c
 800d28c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d290:	f7ff fbd6 	bl	800ca40 <__d2b>
 800d294:	901a      	str	r0, [sp, #104]	@ 0x68
 800d296:	2800      	cmp	r0, #0
 800d298:	f43f aee1 	beq.w	800d05e <_strtod_l+0x446>
 800d29c:	9805      	ldr	r0, [sp, #20]
 800d29e:	2101      	movs	r1, #1
 800d2a0:	f7ff f930 	bl	800c504 <__i2b>
 800d2a4:	4680      	mov	r8, r0
 800d2a6:	b948      	cbnz	r0, 800d2bc <_strtod_l+0x6a4>
 800d2a8:	f04f 0800 	mov.w	r8, #0
 800d2ac:	e6d7      	b.n	800d05e <_strtod_l+0x446>
 800d2ae:	f04f 32ff 	mov.w	r2, #4294967295
 800d2b2:	fa02 f303 	lsl.w	r3, r2, r3
 800d2b6:	ea03 0a0a 	and.w	sl, r3, sl
 800d2ba:	e7af      	b.n	800d21c <_strtod_l+0x604>
 800d2bc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d2be:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d2c0:	2d00      	cmp	r5, #0
 800d2c2:	bfab      	itete	ge
 800d2c4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d2c6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d2c8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d2ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d2cc:	bfac      	ite	ge
 800d2ce:	18ef      	addge	r7, r5, r3
 800d2d0:	1b5e      	sublt	r6, r3, r5
 800d2d2:	9b08      	ldr	r3, [sp, #32]
 800d2d4:	1aed      	subs	r5, r5, r3
 800d2d6:	4415      	add	r5, r2
 800d2d8:	4b65      	ldr	r3, [pc, #404]	@ (800d470 <_strtod_l+0x858>)
 800d2da:	3d01      	subs	r5, #1
 800d2dc:	429d      	cmp	r5, r3
 800d2de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d2e2:	da50      	bge.n	800d386 <_strtod_l+0x76e>
 800d2e4:	1b5b      	subs	r3, r3, r5
 800d2e6:	2b1f      	cmp	r3, #31
 800d2e8:	eba2 0203 	sub.w	r2, r2, r3
 800d2ec:	f04f 0101 	mov.w	r1, #1
 800d2f0:	dc3d      	bgt.n	800d36e <_strtod_l+0x756>
 800d2f2:	fa01 f303 	lsl.w	r3, r1, r3
 800d2f6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	9310      	str	r3, [sp, #64]	@ 0x40
 800d2fc:	18bd      	adds	r5, r7, r2
 800d2fe:	9b08      	ldr	r3, [sp, #32]
 800d300:	42af      	cmp	r7, r5
 800d302:	4416      	add	r6, r2
 800d304:	441e      	add	r6, r3
 800d306:	463b      	mov	r3, r7
 800d308:	bfa8      	it	ge
 800d30a:	462b      	movge	r3, r5
 800d30c:	42b3      	cmp	r3, r6
 800d30e:	bfa8      	it	ge
 800d310:	4633      	movge	r3, r6
 800d312:	2b00      	cmp	r3, #0
 800d314:	bfc2      	ittt	gt
 800d316:	1aed      	subgt	r5, r5, r3
 800d318:	1af6      	subgt	r6, r6, r3
 800d31a:	1aff      	subgt	r7, r7, r3
 800d31c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d31e:	2b00      	cmp	r3, #0
 800d320:	dd16      	ble.n	800d350 <_strtod_l+0x738>
 800d322:	4641      	mov	r1, r8
 800d324:	9805      	ldr	r0, [sp, #20]
 800d326:	461a      	mov	r2, r3
 800d328:	f7ff f9a4 	bl	800c674 <__pow5mult>
 800d32c:	4680      	mov	r8, r0
 800d32e:	2800      	cmp	r0, #0
 800d330:	d0ba      	beq.n	800d2a8 <_strtod_l+0x690>
 800d332:	4601      	mov	r1, r0
 800d334:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d336:	9805      	ldr	r0, [sp, #20]
 800d338:	f7ff f8fa 	bl	800c530 <__multiply>
 800d33c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d33e:	2800      	cmp	r0, #0
 800d340:	f43f ae8d 	beq.w	800d05e <_strtod_l+0x446>
 800d344:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d346:	9805      	ldr	r0, [sp, #20]
 800d348:	f7fe ffde 	bl	800c308 <_Bfree>
 800d34c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d34e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d350:	2d00      	cmp	r5, #0
 800d352:	dc1d      	bgt.n	800d390 <_strtod_l+0x778>
 800d354:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d356:	2b00      	cmp	r3, #0
 800d358:	dd23      	ble.n	800d3a2 <_strtod_l+0x78a>
 800d35a:	4649      	mov	r1, r9
 800d35c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d35e:	9805      	ldr	r0, [sp, #20]
 800d360:	f7ff f988 	bl	800c674 <__pow5mult>
 800d364:	4681      	mov	r9, r0
 800d366:	b9e0      	cbnz	r0, 800d3a2 <_strtod_l+0x78a>
 800d368:	f04f 0900 	mov.w	r9, #0
 800d36c:	e677      	b.n	800d05e <_strtod_l+0x446>
 800d36e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d372:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d376:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d37a:	35e2      	adds	r5, #226	@ 0xe2
 800d37c:	fa01 f305 	lsl.w	r3, r1, r5
 800d380:	9310      	str	r3, [sp, #64]	@ 0x40
 800d382:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d384:	e7ba      	b.n	800d2fc <_strtod_l+0x6e4>
 800d386:	2300      	movs	r3, #0
 800d388:	9310      	str	r3, [sp, #64]	@ 0x40
 800d38a:	2301      	movs	r3, #1
 800d38c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d38e:	e7b5      	b.n	800d2fc <_strtod_l+0x6e4>
 800d390:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d392:	9805      	ldr	r0, [sp, #20]
 800d394:	462a      	mov	r2, r5
 800d396:	f7ff f9c7 	bl	800c728 <__lshift>
 800d39a:	901a      	str	r0, [sp, #104]	@ 0x68
 800d39c:	2800      	cmp	r0, #0
 800d39e:	d1d9      	bne.n	800d354 <_strtod_l+0x73c>
 800d3a0:	e65d      	b.n	800d05e <_strtod_l+0x446>
 800d3a2:	2e00      	cmp	r6, #0
 800d3a4:	dd07      	ble.n	800d3b6 <_strtod_l+0x79e>
 800d3a6:	4649      	mov	r1, r9
 800d3a8:	9805      	ldr	r0, [sp, #20]
 800d3aa:	4632      	mov	r2, r6
 800d3ac:	f7ff f9bc 	bl	800c728 <__lshift>
 800d3b0:	4681      	mov	r9, r0
 800d3b2:	2800      	cmp	r0, #0
 800d3b4:	d0d8      	beq.n	800d368 <_strtod_l+0x750>
 800d3b6:	2f00      	cmp	r7, #0
 800d3b8:	dd08      	ble.n	800d3cc <_strtod_l+0x7b4>
 800d3ba:	4641      	mov	r1, r8
 800d3bc:	9805      	ldr	r0, [sp, #20]
 800d3be:	463a      	mov	r2, r7
 800d3c0:	f7ff f9b2 	bl	800c728 <__lshift>
 800d3c4:	4680      	mov	r8, r0
 800d3c6:	2800      	cmp	r0, #0
 800d3c8:	f43f ae49 	beq.w	800d05e <_strtod_l+0x446>
 800d3cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d3ce:	9805      	ldr	r0, [sp, #20]
 800d3d0:	464a      	mov	r2, r9
 800d3d2:	f7ff fa31 	bl	800c838 <__mdiff>
 800d3d6:	4604      	mov	r4, r0
 800d3d8:	2800      	cmp	r0, #0
 800d3da:	f43f ae40 	beq.w	800d05e <_strtod_l+0x446>
 800d3de:	68c3      	ldr	r3, [r0, #12]
 800d3e0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	60c3      	str	r3, [r0, #12]
 800d3e6:	4641      	mov	r1, r8
 800d3e8:	f7ff fa0a 	bl	800c800 <__mcmp>
 800d3ec:	2800      	cmp	r0, #0
 800d3ee:	da45      	bge.n	800d47c <_strtod_l+0x864>
 800d3f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3f2:	ea53 030a 	orrs.w	r3, r3, sl
 800d3f6:	d16b      	bne.n	800d4d0 <_strtod_l+0x8b8>
 800d3f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d167      	bne.n	800d4d0 <_strtod_l+0x8b8>
 800d400:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d404:	0d1b      	lsrs	r3, r3, #20
 800d406:	051b      	lsls	r3, r3, #20
 800d408:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d40c:	d960      	bls.n	800d4d0 <_strtod_l+0x8b8>
 800d40e:	6963      	ldr	r3, [r4, #20]
 800d410:	b913      	cbnz	r3, 800d418 <_strtod_l+0x800>
 800d412:	6923      	ldr	r3, [r4, #16]
 800d414:	2b01      	cmp	r3, #1
 800d416:	dd5b      	ble.n	800d4d0 <_strtod_l+0x8b8>
 800d418:	4621      	mov	r1, r4
 800d41a:	2201      	movs	r2, #1
 800d41c:	9805      	ldr	r0, [sp, #20]
 800d41e:	f7ff f983 	bl	800c728 <__lshift>
 800d422:	4641      	mov	r1, r8
 800d424:	4604      	mov	r4, r0
 800d426:	f7ff f9eb 	bl	800c800 <__mcmp>
 800d42a:	2800      	cmp	r0, #0
 800d42c:	dd50      	ble.n	800d4d0 <_strtod_l+0x8b8>
 800d42e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d432:	9a08      	ldr	r2, [sp, #32]
 800d434:	0d1b      	lsrs	r3, r3, #20
 800d436:	051b      	lsls	r3, r3, #20
 800d438:	2a00      	cmp	r2, #0
 800d43a:	d06a      	beq.n	800d512 <_strtod_l+0x8fa>
 800d43c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d440:	d867      	bhi.n	800d512 <_strtod_l+0x8fa>
 800d442:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d446:	f67f ae9d 	bls.w	800d184 <_strtod_l+0x56c>
 800d44a:	4b0a      	ldr	r3, [pc, #40]	@ (800d474 <_strtod_l+0x85c>)
 800d44c:	4650      	mov	r0, sl
 800d44e:	4659      	mov	r1, fp
 800d450:	2200      	movs	r2, #0
 800d452:	f7f3 f8d1 	bl	80005f8 <__aeabi_dmul>
 800d456:	4b08      	ldr	r3, [pc, #32]	@ (800d478 <_strtod_l+0x860>)
 800d458:	400b      	ands	r3, r1
 800d45a:	4682      	mov	sl, r0
 800d45c:	468b      	mov	fp, r1
 800d45e:	2b00      	cmp	r3, #0
 800d460:	f47f ae08 	bne.w	800d074 <_strtod_l+0x45c>
 800d464:	9a05      	ldr	r2, [sp, #20]
 800d466:	2322      	movs	r3, #34	@ 0x22
 800d468:	6013      	str	r3, [r2, #0]
 800d46a:	e603      	b.n	800d074 <_strtod_l+0x45c>
 800d46c:	0800fce8 	.word	0x0800fce8
 800d470:	fffffc02 	.word	0xfffffc02
 800d474:	39500000 	.word	0x39500000
 800d478:	7ff00000 	.word	0x7ff00000
 800d47c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d480:	d165      	bne.n	800d54e <_strtod_l+0x936>
 800d482:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d484:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d488:	b35a      	cbz	r2, 800d4e2 <_strtod_l+0x8ca>
 800d48a:	4a9f      	ldr	r2, [pc, #636]	@ (800d708 <_strtod_l+0xaf0>)
 800d48c:	4293      	cmp	r3, r2
 800d48e:	d12b      	bne.n	800d4e8 <_strtod_l+0x8d0>
 800d490:	9b08      	ldr	r3, [sp, #32]
 800d492:	4651      	mov	r1, sl
 800d494:	b303      	cbz	r3, 800d4d8 <_strtod_l+0x8c0>
 800d496:	4b9d      	ldr	r3, [pc, #628]	@ (800d70c <_strtod_l+0xaf4>)
 800d498:	465a      	mov	r2, fp
 800d49a:	4013      	ands	r3, r2
 800d49c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800d4a4:	d81b      	bhi.n	800d4de <_strtod_l+0x8c6>
 800d4a6:	0d1b      	lsrs	r3, r3, #20
 800d4a8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d4ac:	fa02 f303 	lsl.w	r3, r2, r3
 800d4b0:	4299      	cmp	r1, r3
 800d4b2:	d119      	bne.n	800d4e8 <_strtod_l+0x8d0>
 800d4b4:	4b96      	ldr	r3, [pc, #600]	@ (800d710 <_strtod_l+0xaf8>)
 800d4b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4b8:	429a      	cmp	r2, r3
 800d4ba:	d102      	bne.n	800d4c2 <_strtod_l+0x8aa>
 800d4bc:	3101      	adds	r1, #1
 800d4be:	f43f adce 	beq.w	800d05e <_strtod_l+0x446>
 800d4c2:	4b92      	ldr	r3, [pc, #584]	@ (800d70c <_strtod_l+0xaf4>)
 800d4c4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4c6:	401a      	ands	r2, r3
 800d4c8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d4cc:	f04f 0a00 	mov.w	sl, #0
 800d4d0:	9b08      	ldr	r3, [sp, #32]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d1b9      	bne.n	800d44a <_strtod_l+0x832>
 800d4d6:	e5cd      	b.n	800d074 <_strtod_l+0x45c>
 800d4d8:	f04f 33ff 	mov.w	r3, #4294967295
 800d4dc:	e7e8      	b.n	800d4b0 <_strtod_l+0x898>
 800d4de:	4613      	mov	r3, r2
 800d4e0:	e7e6      	b.n	800d4b0 <_strtod_l+0x898>
 800d4e2:	ea53 030a 	orrs.w	r3, r3, sl
 800d4e6:	d0a2      	beq.n	800d42e <_strtod_l+0x816>
 800d4e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d4ea:	b1db      	cbz	r3, 800d524 <_strtod_l+0x90c>
 800d4ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d4ee:	4213      	tst	r3, r2
 800d4f0:	d0ee      	beq.n	800d4d0 <_strtod_l+0x8b8>
 800d4f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d4f4:	9a08      	ldr	r2, [sp, #32]
 800d4f6:	4650      	mov	r0, sl
 800d4f8:	4659      	mov	r1, fp
 800d4fa:	b1bb      	cbz	r3, 800d52c <_strtod_l+0x914>
 800d4fc:	f7ff fb6e 	bl	800cbdc <sulp>
 800d500:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d504:	ec53 2b10 	vmov	r2, r3, d0
 800d508:	f7f2 fec0 	bl	800028c <__adddf3>
 800d50c:	4682      	mov	sl, r0
 800d50e:	468b      	mov	fp, r1
 800d510:	e7de      	b.n	800d4d0 <_strtod_l+0x8b8>
 800d512:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d516:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d51a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d51e:	f04f 3aff 	mov.w	sl, #4294967295
 800d522:	e7d5      	b.n	800d4d0 <_strtod_l+0x8b8>
 800d524:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d526:	ea13 0f0a 	tst.w	r3, sl
 800d52a:	e7e1      	b.n	800d4f0 <_strtod_l+0x8d8>
 800d52c:	f7ff fb56 	bl	800cbdc <sulp>
 800d530:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d534:	ec53 2b10 	vmov	r2, r3, d0
 800d538:	f7f2 fea6 	bl	8000288 <__aeabi_dsub>
 800d53c:	2200      	movs	r2, #0
 800d53e:	2300      	movs	r3, #0
 800d540:	4682      	mov	sl, r0
 800d542:	468b      	mov	fp, r1
 800d544:	f7f3 fac0 	bl	8000ac8 <__aeabi_dcmpeq>
 800d548:	2800      	cmp	r0, #0
 800d54a:	d0c1      	beq.n	800d4d0 <_strtod_l+0x8b8>
 800d54c:	e61a      	b.n	800d184 <_strtod_l+0x56c>
 800d54e:	4641      	mov	r1, r8
 800d550:	4620      	mov	r0, r4
 800d552:	f7ff facd 	bl	800caf0 <__ratio>
 800d556:	ec57 6b10 	vmov	r6, r7, d0
 800d55a:	2200      	movs	r2, #0
 800d55c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d560:	4630      	mov	r0, r6
 800d562:	4639      	mov	r1, r7
 800d564:	f7f3 fac4 	bl	8000af0 <__aeabi_dcmple>
 800d568:	2800      	cmp	r0, #0
 800d56a:	d06f      	beq.n	800d64c <_strtod_l+0xa34>
 800d56c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d17a      	bne.n	800d668 <_strtod_l+0xa50>
 800d572:	f1ba 0f00 	cmp.w	sl, #0
 800d576:	d158      	bne.n	800d62a <_strtod_l+0xa12>
 800d578:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d57a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d15a      	bne.n	800d638 <_strtod_l+0xa20>
 800d582:	4b64      	ldr	r3, [pc, #400]	@ (800d714 <_strtod_l+0xafc>)
 800d584:	2200      	movs	r2, #0
 800d586:	4630      	mov	r0, r6
 800d588:	4639      	mov	r1, r7
 800d58a:	f7f3 faa7 	bl	8000adc <__aeabi_dcmplt>
 800d58e:	2800      	cmp	r0, #0
 800d590:	d159      	bne.n	800d646 <_strtod_l+0xa2e>
 800d592:	4630      	mov	r0, r6
 800d594:	4639      	mov	r1, r7
 800d596:	4b60      	ldr	r3, [pc, #384]	@ (800d718 <_strtod_l+0xb00>)
 800d598:	2200      	movs	r2, #0
 800d59a:	f7f3 f82d 	bl	80005f8 <__aeabi_dmul>
 800d59e:	4606      	mov	r6, r0
 800d5a0:	460f      	mov	r7, r1
 800d5a2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d5a6:	9606      	str	r6, [sp, #24]
 800d5a8:	9307      	str	r3, [sp, #28]
 800d5aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d5ae:	4d57      	ldr	r5, [pc, #348]	@ (800d70c <_strtod_l+0xaf4>)
 800d5b0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d5b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5b6:	401d      	ands	r5, r3
 800d5b8:	4b58      	ldr	r3, [pc, #352]	@ (800d71c <_strtod_l+0xb04>)
 800d5ba:	429d      	cmp	r5, r3
 800d5bc:	f040 80b2 	bne.w	800d724 <_strtod_l+0xb0c>
 800d5c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5c2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d5c6:	ec4b ab10 	vmov	d0, sl, fp
 800d5ca:	f7ff f9c9 	bl	800c960 <__ulp>
 800d5ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d5d2:	ec51 0b10 	vmov	r0, r1, d0
 800d5d6:	f7f3 f80f 	bl	80005f8 <__aeabi_dmul>
 800d5da:	4652      	mov	r2, sl
 800d5dc:	465b      	mov	r3, fp
 800d5de:	f7f2 fe55 	bl	800028c <__adddf3>
 800d5e2:	460b      	mov	r3, r1
 800d5e4:	4949      	ldr	r1, [pc, #292]	@ (800d70c <_strtod_l+0xaf4>)
 800d5e6:	4a4e      	ldr	r2, [pc, #312]	@ (800d720 <_strtod_l+0xb08>)
 800d5e8:	4019      	ands	r1, r3
 800d5ea:	4291      	cmp	r1, r2
 800d5ec:	4682      	mov	sl, r0
 800d5ee:	d942      	bls.n	800d676 <_strtod_l+0xa5e>
 800d5f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d5f2:	4b47      	ldr	r3, [pc, #284]	@ (800d710 <_strtod_l+0xaf8>)
 800d5f4:	429a      	cmp	r2, r3
 800d5f6:	d103      	bne.n	800d600 <_strtod_l+0x9e8>
 800d5f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d5fa:	3301      	adds	r3, #1
 800d5fc:	f43f ad2f 	beq.w	800d05e <_strtod_l+0x446>
 800d600:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d710 <_strtod_l+0xaf8>
 800d604:	f04f 3aff 	mov.w	sl, #4294967295
 800d608:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d60a:	9805      	ldr	r0, [sp, #20]
 800d60c:	f7fe fe7c 	bl	800c308 <_Bfree>
 800d610:	9805      	ldr	r0, [sp, #20]
 800d612:	4649      	mov	r1, r9
 800d614:	f7fe fe78 	bl	800c308 <_Bfree>
 800d618:	9805      	ldr	r0, [sp, #20]
 800d61a:	4641      	mov	r1, r8
 800d61c:	f7fe fe74 	bl	800c308 <_Bfree>
 800d620:	9805      	ldr	r0, [sp, #20]
 800d622:	4621      	mov	r1, r4
 800d624:	f7fe fe70 	bl	800c308 <_Bfree>
 800d628:	e619      	b.n	800d25e <_strtod_l+0x646>
 800d62a:	f1ba 0f01 	cmp.w	sl, #1
 800d62e:	d103      	bne.n	800d638 <_strtod_l+0xa20>
 800d630:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d632:	2b00      	cmp	r3, #0
 800d634:	f43f ada6 	beq.w	800d184 <_strtod_l+0x56c>
 800d638:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d6e8 <_strtod_l+0xad0>
 800d63c:	4f35      	ldr	r7, [pc, #212]	@ (800d714 <_strtod_l+0xafc>)
 800d63e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d642:	2600      	movs	r6, #0
 800d644:	e7b1      	b.n	800d5aa <_strtod_l+0x992>
 800d646:	4f34      	ldr	r7, [pc, #208]	@ (800d718 <_strtod_l+0xb00>)
 800d648:	2600      	movs	r6, #0
 800d64a:	e7aa      	b.n	800d5a2 <_strtod_l+0x98a>
 800d64c:	4b32      	ldr	r3, [pc, #200]	@ (800d718 <_strtod_l+0xb00>)
 800d64e:	4630      	mov	r0, r6
 800d650:	4639      	mov	r1, r7
 800d652:	2200      	movs	r2, #0
 800d654:	f7f2 ffd0 	bl	80005f8 <__aeabi_dmul>
 800d658:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d65a:	4606      	mov	r6, r0
 800d65c:	460f      	mov	r7, r1
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d09f      	beq.n	800d5a2 <_strtod_l+0x98a>
 800d662:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d666:	e7a0      	b.n	800d5aa <_strtod_l+0x992>
 800d668:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d6f0 <_strtod_l+0xad8>
 800d66c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d670:	ec57 6b17 	vmov	r6, r7, d7
 800d674:	e799      	b.n	800d5aa <_strtod_l+0x992>
 800d676:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d67a:	9b08      	ldr	r3, [sp, #32]
 800d67c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d680:	2b00      	cmp	r3, #0
 800d682:	d1c1      	bne.n	800d608 <_strtod_l+0x9f0>
 800d684:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d688:	0d1b      	lsrs	r3, r3, #20
 800d68a:	051b      	lsls	r3, r3, #20
 800d68c:	429d      	cmp	r5, r3
 800d68e:	d1bb      	bne.n	800d608 <_strtod_l+0x9f0>
 800d690:	4630      	mov	r0, r6
 800d692:	4639      	mov	r1, r7
 800d694:	f7f3 fb10 	bl	8000cb8 <__aeabi_d2lz>
 800d698:	f7f2 ff80 	bl	800059c <__aeabi_l2d>
 800d69c:	4602      	mov	r2, r0
 800d69e:	460b      	mov	r3, r1
 800d6a0:	4630      	mov	r0, r6
 800d6a2:	4639      	mov	r1, r7
 800d6a4:	f7f2 fdf0 	bl	8000288 <__aeabi_dsub>
 800d6a8:	460b      	mov	r3, r1
 800d6aa:	4602      	mov	r2, r0
 800d6ac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d6b0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d6b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d6b6:	ea46 060a 	orr.w	r6, r6, sl
 800d6ba:	431e      	orrs	r6, r3
 800d6bc:	d06f      	beq.n	800d79e <_strtod_l+0xb86>
 800d6be:	a30e      	add	r3, pc, #56	@ (adr r3, 800d6f8 <_strtod_l+0xae0>)
 800d6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6c4:	f7f3 fa0a 	bl	8000adc <__aeabi_dcmplt>
 800d6c8:	2800      	cmp	r0, #0
 800d6ca:	f47f acd3 	bne.w	800d074 <_strtod_l+0x45c>
 800d6ce:	a30c      	add	r3, pc, #48	@ (adr r3, 800d700 <_strtod_l+0xae8>)
 800d6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d6d8:	f7f3 fa1e 	bl	8000b18 <__aeabi_dcmpgt>
 800d6dc:	2800      	cmp	r0, #0
 800d6de:	d093      	beq.n	800d608 <_strtod_l+0x9f0>
 800d6e0:	e4c8      	b.n	800d074 <_strtod_l+0x45c>
 800d6e2:	bf00      	nop
 800d6e4:	f3af 8000 	nop.w
 800d6e8:	00000000 	.word	0x00000000
 800d6ec:	bff00000 	.word	0xbff00000
 800d6f0:	00000000 	.word	0x00000000
 800d6f4:	3ff00000 	.word	0x3ff00000
 800d6f8:	94a03595 	.word	0x94a03595
 800d6fc:	3fdfffff 	.word	0x3fdfffff
 800d700:	35afe535 	.word	0x35afe535
 800d704:	3fe00000 	.word	0x3fe00000
 800d708:	000fffff 	.word	0x000fffff
 800d70c:	7ff00000 	.word	0x7ff00000
 800d710:	7fefffff 	.word	0x7fefffff
 800d714:	3ff00000 	.word	0x3ff00000
 800d718:	3fe00000 	.word	0x3fe00000
 800d71c:	7fe00000 	.word	0x7fe00000
 800d720:	7c9fffff 	.word	0x7c9fffff
 800d724:	9b08      	ldr	r3, [sp, #32]
 800d726:	b323      	cbz	r3, 800d772 <_strtod_l+0xb5a>
 800d728:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d72c:	d821      	bhi.n	800d772 <_strtod_l+0xb5a>
 800d72e:	a328      	add	r3, pc, #160	@ (adr r3, 800d7d0 <_strtod_l+0xbb8>)
 800d730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d734:	4630      	mov	r0, r6
 800d736:	4639      	mov	r1, r7
 800d738:	f7f3 f9da 	bl	8000af0 <__aeabi_dcmple>
 800d73c:	b1a0      	cbz	r0, 800d768 <_strtod_l+0xb50>
 800d73e:	4639      	mov	r1, r7
 800d740:	4630      	mov	r0, r6
 800d742:	f7f3 fa31 	bl	8000ba8 <__aeabi_d2uiz>
 800d746:	2801      	cmp	r0, #1
 800d748:	bf38      	it	cc
 800d74a:	2001      	movcc	r0, #1
 800d74c:	f7f2 feda 	bl	8000504 <__aeabi_ui2d>
 800d750:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d752:	4606      	mov	r6, r0
 800d754:	460f      	mov	r7, r1
 800d756:	b9fb      	cbnz	r3, 800d798 <_strtod_l+0xb80>
 800d758:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d75c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d75e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d760:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d764:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d768:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d76a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d76e:	1b5b      	subs	r3, r3, r5
 800d770:	9311      	str	r3, [sp, #68]	@ 0x44
 800d772:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d776:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d77a:	f7ff f8f1 	bl	800c960 <__ulp>
 800d77e:	4650      	mov	r0, sl
 800d780:	ec53 2b10 	vmov	r2, r3, d0
 800d784:	4659      	mov	r1, fp
 800d786:	f7f2 ff37 	bl	80005f8 <__aeabi_dmul>
 800d78a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d78e:	f7f2 fd7d 	bl	800028c <__adddf3>
 800d792:	4682      	mov	sl, r0
 800d794:	468b      	mov	fp, r1
 800d796:	e770      	b.n	800d67a <_strtod_l+0xa62>
 800d798:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d79c:	e7e0      	b.n	800d760 <_strtod_l+0xb48>
 800d79e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d7d8 <_strtod_l+0xbc0>)
 800d7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a4:	f7f3 f99a 	bl	8000adc <__aeabi_dcmplt>
 800d7a8:	e798      	b.n	800d6dc <_strtod_l+0xac4>
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	930e      	str	r3, [sp, #56]	@ 0x38
 800d7ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d7b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7b2:	6013      	str	r3, [r2, #0]
 800d7b4:	f7ff ba6d 	b.w	800cc92 <_strtod_l+0x7a>
 800d7b8:	2a65      	cmp	r2, #101	@ 0x65
 800d7ba:	f43f ab68 	beq.w	800ce8e <_strtod_l+0x276>
 800d7be:	2a45      	cmp	r2, #69	@ 0x45
 800d7c0:	f43f ab65 	beq.w	800ce8e <_strtod_l+0x276>
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	f7ff bba0 	b.w	800cf0a <_strtod_l+0x2f2>
 800d7ca:	bf00      	nop
 800d7cc:	f3af 8000 	nop.w
 800d7d0:	ffc00000 	.word	0xffc00000
 800d7d4:	41dfffff 	.word	0x41dfffff
 800d7d8:	94a03595 	.word	0x94a03595
 800d7dc:	3fcfffff 	.word	0x3fcfffff

0800d7e0 <_strtod_r>:
 800d7e0:	4b01      	ldr	r3, [pc, #4]	@ (800d7e8 <_strtod_r+0x8>)
 800d7e2:	f7ff ba19 	b.w	800cc18 <_strtod_l>
 800d7e6:	bf00      	nop
 800d7e8:	20000094 	.word	0x20000094

0800d7ec <_strtol_l.isra.0>:
 800d7ec:	2b24      	cmp	r3, #36	@ 0x24
 800d7ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7f2:	4686      	mov	lr, r0
 800d7f4:	4690      	mov	r8, r2
 800d7f6:	d801      	bhi.n	800d7fc <_strtol_l.isra.0+0x10>
 800d7f8:	2b01      	cmp	r3, #1
 800d7fa:	d106      	bne.n	800d80a <_strtol_l.isra.0+0x1e>
 800d7fc:	f7fd fda8 	bl	800b350 <__errno>
 800d800:	2316      	movs	r3, #22
 800d802:	6003      	str	r3, [r0, #0]
 800d804:	2000      	movs	r0, #0
 800d806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d80a:	4834      	ldr	r0, [pc, #208]	@ (800d8dc <_strtol_l.isra.0+0xf0>)
 800d80c:	460d      	mov	r5, r1
 800d80e:	462a      	mov	r2, r5
 800d810:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d814:	5d06      	ldrb	r6, [r0, r4]
 800d816:	f016 0608 	ands.w	r6, r6, #8
 800d81a:	d1f8      	bne.n	800d80e <_strtol_l.isra.0+0x22>
 800d81c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d81e:	d110      	bne.n	800d842 <_strtol_l.isra.0+0x56>
 800d820:	782c      	ldrb	r4, [r5, #0]
 800d822:	2601      	movs	r6, #1
 800d824:	1c95      	adds	r5, r2, #2
 800d826:	f033 0210 	bics.w	r2, r3, #16
 800d82a:	d115      	bne.n	800d858 <_strtol_l.isra.0+0x6c>
 800d82c:	2c30      	cmp	r4, #48	@ 0x30
 800d82e:	d10d      	bne.n	800d84c <_strtol_l.isra.0+0x60>
 800d830:	782a      	ldrb	r2, [r5, #0]
 800d832:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d836:	2a58      	cmp	r2, #88	@ 0x58
 800d838:	d108      	bne.n	800d84c <_strtol_l.isra.0+0x60>
 800d83a:	786c      	ldrb	r4, [r5, #1]
 800d83c:	3502      	adds	r5, #2
 800d83e:	2310      	movs	r3, #16
 800d840:	e00a      	b.n	800d858 <_strtol_l.isra.0+0x6c>
 800d842:	2c2b      	cmp	r4, #43	@ 0x2b
 800d844:	bf04      	itt	eq
 800d846:	782c      	ldrbeq	r4, [r5, #0]
 800d848:	1c95      	addeq	r5, r2, #2
 800d84a:	e7ec      	b.n	800d826 <_strtol_l.isra.0+0x3a>
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d1f6      	bne.n	800d83e <_strtol_l.isra.0+0x52>
 800d850:	2c30      	cmp	r4, #48	@ 0x30
 800d852:	bf14      	ite	ne
 800d854:	230a      	movne	r3, #10
 800d856:	2308      	moveq	r3, #8
 800d858:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d85c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d860:	2200      	movs	r2, #0
 800d862:	fbbc f9f3 	udiv	r9, ip, r3
 800d866:	4610      	mov	r0, r2
 800d868:	fb03 ca19 	mls	sl, r3, r9, ip
 800d86c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d870:	2f09      	cmp	r7, #9
 800d872:	d80f      	bhi.n	800d894 <_strtol_l.isra.0+0xa8>
 800d874:	463c      	mov	r4, r7
 800d876:	42a3      	cmp	r3, r4
 800d878:	dd1b      	ble.n	800d8b2 <_strtol_l.isra.0+0xc6>
 800d87a:	1c57      	adds	r7, r2, #1
 800d87c:	d007      	beq.n	800d88e <_strtol_l.isra.0+0xa2>
 800d87e:	4581      	cmp	r9, r0
 800d880:	d314      	bcc.n	800d8ac <_strtol_l.isra.0+0xc0>
 800d882:	d101      	bne.n	800d888 <_strtol_l.isra.0+0x9c>
 800d884:	45a2      	cmp	sl, r4
 800d886:	db11      	blt.n	800d8ac <_strtol_l.isra.0+0xc0>
 800d888:	fb00 4003 	mla	r0, r0, r3, r4
 800d88c:	2201      	movs	r2, #1
 800d88e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d892:	e7eb      	b.n	800d86c <_strtol_l.isra.0+0x80>
 800d894:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d898:	2f19      	cmp	r7, #25
 800d89a:	d801      	bhi.n	800d8a0 <_strtol_l.isra.0+0xb4>
 800d89c:	3c37      	subs	r4, #55	@ 0x37
 800d89e:	e7ea      	b.n	800d876 <_strtol_l.isra.0+0x8a>
 800d8a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d8a4:	2f19      	cmp	r7, #25
 800d8a6:	d804      	bhi.n	800d8b2 <_strtol_l.isra.0+0xc6>
 800d8a8:	3c57      	subs	r4, #87	@ 0x57
 800d8aa:	e7e4      	b.n	800d876 <_strtol_l.isra.0+0x8a>
 800d8ac:	f04f 32ff 	mov.w	r2, #4294967295
 800d8b0:	e7ed      	b.n	800d88e <_strtol_l.isra.0+0xa2>
 800d8b2:	1c53      	adds	r3, r2, #1
 800d8b4:	d108      	bne.n	800d8c8 <_strtol_l.isra.0+0xdc>
 800d8b6:	2322      	movs	r3, #34	@ 0x22
 800d8b8:	f8ce 3000 	str.w	r3, [lr]
 800d8bc:	4660      	mov	r0, ip
 800d8be:	f1b8 0f00 	cmp.w	r8, #0
 800d8c2:	d0a0      	beq.n	800d806 <_strtol_l.isra.0+0x1a>
 800d8c4:	1e69      	subs	r1, r5, #1
 800d8c6:	e006      	b.n	800d8d6 <_strtol_l.isra.0+0xea>
 800d8c8:	b106      	cbz	r6, 800d8cc <_strtol_l.isra.0+0xe0>
 800d8ca:	4240      	negs	r0, r0
 800d8cc:	f1b8 0f00 	cmp.w	r8, #0
 800d8d0:	d099      	beq.n	800d806 <_strtol_l.isra.0+0x1a>
 800d8d2:	2a00      	cmp	r2, #0
 800d8d4:	d1f6      	bne.n	800d8c4 <_strtol_l.isra.0+0xd8>
 800d8d6:	f8c8 1000 	str.w	r1, [r8]
 800d8da:	e794      	b.n	800d806 <_strtol_l.isra.0+0x1a>
 800d8dc:	0800fd11 	.word	0x0800fd11

0800d8e0 <_strtol_r>:
 800d8e0:	f7ff bf84 	b.w	800d7ec <_strtol_l.isra.0>

0800d8e4 <__ssputs_r>:
 800d8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8e8:	688e      	ldr	r6, [r1, #8]
 800d8ea:	461f      	mov	r7, r3
 800d8ec:	42be      	cmp	r6, r7
 800d8ee:	680b      	ldr	r3, [r1, #0]
 800d8f0:	4682      	mov	sl, r0
 800d8f2:	460c      	mov	r4, r1
 800d8f4:	4690      	mov	r8, r2
 800d8f6:	d82d      	bhi.n	800d954 <__ssputs_r+0x70>
 800d8f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d8fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d900:	d026      	beq.n	800d950 <__ssputs_r+0x6c>
 800d902:	6965      	ldr	r5, [r4, #20]
 800d904:	6909      	ldr	r1, [r1, #16]
 800d906:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d90a:	eba3 0901 	sub.w	r9, r3, r1
 800d90e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d912:	1c7b      	adds	r3, r7, #1
 800d914:	444b      	add	r3, r9
 800d916:	106d      	asrs	r5, r5, #1
 800d918:	429d      	cmp	r5, r3
 800d91a:	bf38      	it	cc
 800d91c:	461d      	movcc	r5, r3
 800d91e:	0553      	lsls	r3, r2, #21
 800d920:	d527      	bpl.n	800d972 <__ssputs_r+0x8e>
 800d922:	4629      	mov	r1, r5
 800d924:	f7fe fc24 	bl	800c170 <_malloc_r>
 800d928:	4606      	mov	r6, r0
 800d92a:	b360      	cbz	r0, 800d986 <__ssputs_r+0xa2>
 800d92c:	6921      	ldr	r1, [r4, #16]
 800d92e:	464a      	mov	r2, r9
 800d930:	f7fd fd3b 	bl	800b3aa <memcpy>
 800d934:	89a3      	ldrh	r3, [r4, #12]
 800d936:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d93a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d93e:	81a3      	strh	r3, [r4, #12]
 800d940:	6126      	str	r6, [r4, #16]
 800d942:	6165      	str	r5, [r4, #20]
 800d944:	444e      	add	r6, r9
 800d946:	eba5 0509 	sub.w	r5, r5, r9
 800d94a:	6026      	str	r6, [r4, #0]
 800d94c:	60a5      	str	r5, [r4, #8]
 800d94e:	463e      	mov	r6, r7
 800d950:	42be      	cmp	r6, r7
 800d952:	d900      	bls.n	800d956 <__ssputs_r+0x72>
 800d954:	463e      	mov	r6, r7
 800d956:	6820      	ldr	r0, [r4, #0]
 800d958:	4632      	mov	r2, r6
 800d95a:	4641      	mov	r1, r8
 800d95c:	f000 fd57 	bl	800e40e <memmove>
 800d960:	68a3      	ldr	r3, [r4, #8]
 800d962:	1b9b      	subs	r3, r3, r6
 800d964:	60a3      	str	r3, [r4, #8]
 800d966:	6823      	ldr	r3, [r4, #0]
 800d968:	4433      	add	r3, r6
 800d96a:	6023      	str	r3, [r4, #0]
 800d96c:	2000      	movs	r0, #0
 800d96e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d972:	462a      	mov	r2, r5
 800d974:	f001 f90d 	bl	800eb92 <_realloc_r>
 800d978:	4606      	mov	r6, r0
 800d97a:	2800      	cmp	r0, #0
 800d97c:	d1e0      	bne.n	800d940 <__ssputs_r+0x5c>
 800d97e:	6921      	ldr	r1, [r4, #16]
 800d980:	4650      	mov	r0, sl
 800d982:	f7fe fb81 	bl	800c088 <_free_r>
 800d986:	230c      	movs	r3, #12
 800d988:	f8ca 3000 	str.w	r3, [sl]
 800d98c:	89a3      	ldrh	r3, [r4, #12]
 800d98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d992:	81a3      	strh	r3, [r4, #12]
 800d994:	f04f 30ff 	mov.w	r0, #4294967295
 800d998:	e7e9      	b.n	800d96e <__ssputs_r+0x8a>
	...

0800d99c <_svfiprintf_r>:
 800d99c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9a0:	4698      	mov	r8, r3
 800d9a2:	898b      	ldrh	r3, [r1, #12]
 800d9a4:	061b      	lsls	r3, r3, #24
 800d9a6:	b09d      	sub	sp, #116	@ 0x74
 800d9a8:	4607      	mov	r7, r0
 800d9aa:	460d      	mov	r5, r1
 800d9ac:	4614      	mov	r4, r2
 800d9ae:	d510      	bpl.n	800d9d2 <_svfiprintf_r+0x36>
 800d9b0:	690b      	ldr	r3, [r1, #16]
 800d9b2:	b973      	cbnz	r3, 800d9d2 <_svfiprintf_r+0x36>
 800d9b4:	2140      	movs	r1, #64	@ 0x40
 800d9b6:	f7fe fbdb 	bl	800c170 <_malloc_r>
 800d9ba:	6028      	str	r0, [r5, #0]
 800d9bc:	6128      	str	r0, [r5, #16]
 800d9be:	b930      	cbnz	r0, 800d9ce <_svfiprintf_r+0x32>
 800d9c0:	230c      	movs	r3, #12
 800d9c2:	603b      	str	r3, [r7, #0]
 800d9c4:	f04f 30ff 	mov.w	r0, #4294967295
 800d9c8:	b01d      	add	sp, #116	@ 0x74
 800d9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ce:	2340      	movs	r3, #64	@ 0x40
 800d9d0:	616b      	str	r3, [r5, #20]
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9d6:	2320      	movs	r3, #32
 800d9d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d9dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9e0:	2330      	movs	r3, #48	@ 0x30
 800d9e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800db80 <_svfiprintf_r+0x1e4>
 800d9e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d9ea:	f04f 0901 	mov.w	r9, #1
 800d9ee:	4623      	mov	r3, r4
 800d9f0:	469a      	mov	sl, r3
 800d9f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d9f6:	b10a      	cbz	r2, 800d9fc <_svfiprintf_r+0x60>
 800d9f8:	2a25      	cmp	r2, #37	@ 0x25
 800d9fa:	d1f9      	bne.n	800d9f0 <_svfiprintf_r+0x54>
 800d9fc:	ebba 0b04 	subs.w	fp, sl, r4
 800da00:	d00b      	beq.n	800da1a <_svfiprintf_r+0x7e>
 800da02:	465b      	mov	r3, fp
 800da04:	4622      	mov	r2, r4
 800da06:	4629      	mov	r1, r5
 800da08:	4638      	mov	r0, r7
 800da0a:	f7ff ff6b 	bl	800d8e4 <__ssputs_r>
 800da0e:	3001      	adds	r0, #1
 800da10:	f000 80a7 	beq.w	800db62 <_svfiprintf_r+0x1c6>
 800da14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da16:	445a      	add	r2, fp
 800da18:	9209      	str	r2, [sp, #36]	@ 0x24
 800da1a:	f89a 3000 	ldrb.w	r3, [sl]
 800da1e:	2b00      	cmp	r3, #0
 800da20:	f000 809f 	beq.w	800db62 <_svfiprintf_r+0x1c6>
 800da24:	2300      	movs	r3, #0
 800da26:	f04f 32ff 	mov.w	r2, #4294967295
 800da2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da2e:	f10a 0a01 	add.w	sl, sl, #1
 800da32:	9304      	str	r3, [sp, #16]
 800da34:	9307      	str	r3, [sp, #28]
 800da36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800da3a:	931a      	str	r3, [sp, #104]	@ 0x68
 800da3c:	4654      	mov	r4, sl
 800da3e:	2205      	movs	r2, #5
 800da40:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da44:	484e      	ldr	r0, [pc, #312]	@ (800db80 <_svfiprintf_r+0x1e4>)
 800da46:	f7f2 fbc3 	bl	80001d0 <memchr>
 800da4a:	9a04      	ldr	r2, [sp, #16]
 800da4c:	b9d8      	cbnz	r0, 800da86 <_svfiprintf_r+0xea>
 800da4e:	06d0      	lsls	r0, r2, #27
 800da50:	bf44      	itt	mi
 800da52:	2320      	movmi	r3, #32
 800da54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da58:	0711      	lsls	r1, r2, #28
 800da5a:	bf44      	itt	mi
 800da5c:	232b      	movmi	r3, #43	@ 0x2b
 800da5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da62:	f89a 3000 	ldrb.w	r3, [sl]
 800da66:	2b2a      	cmp	r3, #42	@ 0x2a
 800da68:	d015      	beq.n	800da96 <_svfiprintf_r+0xfa>
 800da6a:	9a07      	ldr	r2, [sp, #28]
 800da6c:	4654      	mov	r4, sl
 800da6e:	2000      	movs	r0, #0
 800da70:	f04f 0c0a 	mov.w	ip, #10
 800da74:	4621      	mov	r1, r4
 800da76:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da7a:	3b30      	subs	r3, #48	@ 0x30
 800da7c:	2b09      	cmp	r3, #9
 800da7e:	d94b      	bls.n	800db18 <_svfiprintf_r+0x17c>
 800da80:	b1b0      	cbz	r0, 800dab0 <_svfiprintf_r+0x114>
 800da82:	9207      	str	r2, [sp, #28]
 800da84:	e014      	b.n	800dab0 <_svfiprintf_r+0x114>
 800da86:	eba0 0308 	sub.w	r3, r0, r8
 800da8a:	fa09 f303 	lsl.w	r3, r9, r3
 800da8e:	4313      	orrs	r3, r2
 800da90:	9304      	str	r3, [sp, #16]
 800da92:	46a2      	mov	sl, r4
 800da94:	e7d2      	b.n	800da3c <_svfiprintf_r+0xa0>
 800da96:	9b03      	ldr	r3, [sp, #12]
 800da98:	1d19      	adds	r1, r3, #4
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	9103      	str	r1, [sp, #12]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	bfbb      	ittet	lt
 800daa2:	425b      	neglt	r3, r3
 800daa4:	f042 0202 	orrlt.w	r2, r2, #2
 800daa8:	9307      	strge	r3, [sp, #28]
 800daaa:	9307      	strlt	r3, [sp, #28]
 800daac:	bfb8      	it	lt
 800daae:	9204      	strlt	r2, [sp, #16]
 800dab0:	7823      	ldrb	r3, [r4, #0]
 800dab2:	2b2e      	cmp	r3, #46	@ 0x2e
 800dab4:	d10a      	bne.n	800dacc <_svfiprintf_r+0x130>
 800dab6:	7863      	ldrb	r3, [r4, #1]
 800dab8:	2b2a      	cmp	r3, #42	@ 0x2a
 800daba:	d132      	bne.n	800db22 <_svfiprintf_r+0x186>
 800dabc:	9b03      	ldr	r3, [sp, #12]
 800dabe:	1d1a      	adds	r2, r3, #4
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	9203      	str	r2, [sp, #12]
 800dac4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dac8:	3402      	adds	r4, #2
 800daca:	9305      	str	r3, [sp, #20]
 800dacc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800db90 <_svfiprintf_r+0x1f4>
 800dad0:	7821      	ldrb	r1, [r4, #0]
 800dad2:	2203      	movs	r2, #3
 800dad4:	4650      	mov	r0, sl
 800dad6:	f7f2 fb7b 	bl	80001d0 <memchr>
 800dada:	b138      	cbz	r0, 800daec <_svfiprintf_r+0x150>
 800dadc:	9b04      	ldr	r3, [sp, #16]
 800dade:	eba0 000a 	sub.w	r0, r0, sl
 800dae2:	2240      	movs	r2, #64	@ 0x40
 800dae4:	4082      	lsls	r2, r0
 800dae6:	4313      	orrs	r3, r2
 800dae8:	3401      	adds	r4, #1
 800daea:	9304      	str	r3, [sp, #16]
 800daec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800daf0:	4824      	ldr	r0, [pc, #144]	@ (800db84 <_svfiprintf_r+0x1e8>)
 800daf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800daf6:	2206      	movs	r2, #6
 800daf8:	f7f2 fb6a 	bl	80001d0 <memchr>
 800dafc:	2800      	cmp	r0, #0
 800dafe:	d036      	beq.n	800db6e <_svfiprintf_r+0x1d2>
 800db00:	4b21      	ldr	r3, [pc, #132]	@ (800db88 <_svfiprintf_r+0x1ec>)
 800db02:	bb1b      	cbnz	r3, 800db4c <_svfiprintf_r+0x1b0>
 800db04:	9b03      	ldr	r3, [sp, #12]
 800db06:	3307      	adds	r3, #7
 800db08:	f023 0307 	bic.w	r3, r3, #7
 800db0c:	3308      	adds	r3, #8
 800db0e:	9303      	str	r3, [sp, #12]
 800db10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db12:	4433      	add	r3, r6
 800db14:	9309      	str	r3, [sp, #36]	@ 0x24
 800db16:	e76a      	b.n	800d9ee <_svfiprintf_r+0x52>
 800db18:	fb0c 3202 	mla	r2, ip, r2, r3
 800db1c:	460c      	mov	r4, r1
 800db1e:	2001      	movs	r0, #1
 800db20:	e7a8      	b.n	800da74 <_svfiprintf_r+0xd8>
 800db22:	2300      	movs	r3, #0
 800db24:	3401      	adds	r4, #1
 800db26:	9305      	str	r3, [sp, #20]
 800db28:	4619      	mov	r1, r3
 800db2a:	f04f 0c0a 	mov.w	ip, #10
 800db2e:	4620      	mov	r0, r4
 800db30:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db34:	3a30      	subs	r2, #48	@ 0x30
 800db36:	2a09      	cmp	r2, #9
 800db38:	d903      	bls.n	800db42 <_svfiprintf_r+0x1a6>
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d0c6      	beq.n	800dacc <_svfiprintf_r+0x130>
 800db3e:	9105      	str	r1, [sp, #20]
 800db40:	e7c4      	b.n	800dacc <_svfiprintf_r+0x130>
 800db42:	fb0c 2101 	mla	r1, ip, r1, r2
 800db46:	4604      	mov	r4, r0
 800db48:	2301      	movs	r3, #1
 800db4a:	e7f0      	b.n	800db2e <_svfiprintf_r+0x192>
 800db4c:	ab03      	add	r3, sp, #12
 800db4e:	9300      	str	r3, [sp, #0]
 800db50:	462a      	mov	r2, r5
 800db52:	4b0e      	ldr	r3, [pc, #56]	@ (800db8c <_svfiprintf_r+0x1f0>)
 800db54:	a904      	add	r1, sp, #16
 800db56:	4638      	mov	r0, r7
 800db58:	f7fc fc7e 	bl	800a458 <_printf_float>
 800db5c:	1c42      	adds	r2, r0, #1
 800db5e:	4606      	mov	r6, r0
 800db60:	d1d6      	bne.n	800db10 <_svfiprintf_r+0x174>
 800db62:	89ab      	ldrh	r3, [r5, #12]
 800db64:	065b      	lsls	r3, r3, #25
 800db66:	f53f af2d 	bmi.w	800d9c4 <_svfiprintf_r+0x28>
 800db6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db6c:	e72c      	b.n	800d9c8 <_svfiprintf_r+0x2c>
 800db6e:	ab03      	add	r3, sp, #12
 800db70:	9300      	str	r3, [sp, #0]
 800db72:	462a      	mov	r2, r5
 800db74:	4b05      	ldr	r3, [pc, #20]	@ (800db8c <_svfiprintf_r+0x1f0>)
 800db76:	a904      	add	r1, sp, #16
 800db78:	4638      	mov	r0, r7
 800db7a:	f7fc ff05 	bl	800a988 <_printf_i>
 800db7e:	e7ed      	b.n	800db5c <_svfiprintf_r+0x1c0>
 800db80:	0800faef 	.word	0x0800faef
 800db84:	0800faf9 	.word	0x0800faf9
 800db88:	0800a459 	.word	0x0800a459
 800db8c:	0800d8e5 	.word	0x0800d8e5
 800db90:	0800faf5 	.word	0x0800faf5

0800db94 <_sungetc_r>:
 800db94:	b538      	push	{r3, r4, r5, lr}
 800db96:	1c4b      	adds	r3, r1, #1
 800db98:	4614      	mov	r4, r2
 800db9a:	d103      	bne.n	800dba4 <_sungetc_r+0x10>
 800db9c:	f04f 35ff 	mov.w	r5, #4294967295
 800dba0:	4628      	mov	r0, r5
 800dba2:	bd38      	pop	{r3, r4, r5, pc}
 800dba4:	8993      	ldrh	r3, [r2, #12]
 800dba6:	f023 0320 	bic.w	r3, r3, #32
 800dbaa:	8193      	strh	r3, [r2, #12]
 800dbac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dbae:	6852      	ldr	r2, [r2, #4]
 800dbb0:	b2cd      	uxtb	r5, r1
 800dbb2:	b18b      	cbz	r3, 800dbd8 <_sungetc_r+0x44>
 800dbb4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800dbb6:	4293      	cmp	r3, r2
 800dbb8:	dd08      	ble.n	800dbcc <_sungetc_r+0x38>
 800dbba:	6823      	ldr	r3, [r4, #0]
 800dbbc:	1e5a      	subs	r2, r3, #1
 800dbbe:	6022      	str	r2, [r4, #0]
 800dbc0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800dbc4:	6863      	ldr	r3, [r4, #4]
 800dbc6:	3301      	adds	r3, #1
 800dbc8:	6063      	str	r3, [r4, #4]
 800dbca:	e7e9      	b.n	800dba0 <_sungetc_r+0xc>
 800dbcc:	4621      	mov	r1, r4
 800dbce:	f000 fbe4 	bl	800e39a <__submore>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	d0f1      	beq.n	800dbba <_sungetc_r+0x26>
 800dbd6:	e7e1      	b.n	800db9c <_sungetc_r+0x8>
 800dbd8:	6921      	ldr	r1, [r4, #16]
 800dbda:	6823      	ldr	r3, [r4, #0]
 800dbdc:	b151      	cbz	r1, 800dbf4 <_sungetc_r+0x60>
 800dbde:	4299      	cmp	r1, r3
 800dbe0:	d208      	bcs.n	800dbf4 <_sungetc_r+0x60>
 800dbe2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800dbe6:	42a9      	cmp	r1, r5
 800dbe8:	d104      	bne.n	800dbf4 <_sungetc_r+0x60>
 800dbea:	3b01      	subs	r3, #1
 800dbec:	3201      	adds	r2, #1
 800dbee:	6023      	str	r3, [r4, #0]
 800dbf0:	6062      	str	r2, [r4, #4]
 800dbf2:	e7d5      	b.n	800dba0 <_sungetc_r+0xc>
 800dbf4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800dbf8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbfc:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbfe:	2303      	movs	r3, #3
 800dc00:	63a3      	str	r3, [r4, #56]	@ 0x38
 800dc02:	4623      	mov	r3, r4
 800dc04:	f803 5f46 	strb.w	r5, [r3, #70]!
 800dc08:	6023      	str	r3, [r4, #0]
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	e7dc      	b.n	800dbc8 <_sungetc_r+0x34>

0800dc0e <__ssrefill_r>:
 800dc0e:	b510      	push	{r4, lr}
 800dc10:	460c      	mov	r4, r1
 800dc12:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800dc14:	b169      	cbz	r1, 800dc32 <__ssrefill_r+0x24>
 800dc16:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc1a:	4299      	cmp	r1, r3
 800dc1c:	d001      	beq.n	800dc22 <__ssrefill_r+0x14>
 800dc1e:	f7fe fa33 	bl	800c088 <_free_r>
 800dc22:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dc24:	6063      	str	r3, [r4, #4]
 800dc26:	2000      	movs	r0, #0
 800dc28:	6360      	str	r0, [r4, #52]	@ 0x34
 800dc2a:	b113      	cbz	r3, 800dc32 <__ssrefill_r+0x24>
 800dc2c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800dc2e:	6023      	str	r3, [r4, #0]
 800dc30:	bd10      	pop	{r4, pc}
 800dc32:	6923      	ldr	r3, [r4, #16]
 800dc34:	6023      	str	r3, [r4, #0]
 800dc36:	2300      	movs	r3, #0
 800dc38:	6063      	str	r3, [r4, #4]
 800dc3a:	89a3      	ldrh	r3, [r4, #12]
 800dc3c:	f043 0320 	orr.w	r3, r3, #32
 800dc40:	81a3      	strh	r3, [r4, #12]
 800dc42:	f04f 30ff 	mov.w	r0, #4294967295
 800dc46:	e7f3      	b.n	800dc30 <__ssrefill_r+0x22>

0800dc48 <__ssvfiscanf_r>:
 800dc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc4c:	460c      	mov	r4, r1
 800dc4e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800dc52:	2100      	movs	r1, #0
 800dc54:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800dc58:	49a6      	ldr	r1, [pc, #664]	@ (800def4 <__ssvfiscanf_r+0x2ac>)
 800dc5a:	91a0      	str	r1, [sp, #640]	@ 0x280
 800dc5c:	f10d 0804 	add.w	r8, sp, #4
 800dc60:	49a5      	ldr	r1, [pc, #660]	@ (800def8 <__ssvfiscanf_r+0x2b0>)
 800dc62:	4fa6      	ldr	r7, [pc, #664]	@ (800defc <__ssvfiscanf_r+0x2b4>)
 800dc64:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800dc68:	4606      	mov	r6, r0
 800dc6a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800dc6c:	9300      	str	r3, [sp, #0]
 800dc6e:	f892 9000 	ldrb.w	r9, [r2]
 800dc72:	f1b9 0f00 	cmp.w	r9, #0
 800dc76:	f000 8158 	beq.w	800df2a <__ssvfiscanf_r+0x2e2>
 800dc7a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800dc7e:	f013 0308 	ands.w	r3, r3, #8
 800dc82:	f102 0501 	add.w	r5, r2, #1
 800dc86:	d019      	beq.n	800dcbc <__ssvfiscanf_r+0x74>
 800dc88:	6863      	ldr	r3, [r4, #4]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	dd0f      	ble.n	800dcae <__ssvfiscanf_r+0x66>
 800dc8e:	6823      	ldr	r3, [r4, #0]
 800dc90:	781a      	ldrb	r2, [r3, #0]
 800dc92:	5cba      	ldrb	r2, [r7, r2]
 800dc94:	0712      	lsls	r2, r2, #28
 800dc96:	d401      	bmi.n	800dc9c <__ssvfiscanf_r+0x54>
 800dc98:	462a      	mov	r2, r5
 800dc9a:	e7e8      	b.n	800dc6e <__ssvfiscanf_r+0x26>
 800dc9c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800dc9e:	3201      	adds	r2, #1
 800dca0:	9245      	str	r2, [sp, #276]	@ 0x114
 800dca2:	6862      	ldr	r2, [r4, #4]
 800dca4:	3301      	adds	r3, #1
 800dca6:	3a01      	subs	r2, #1
 800dca8:	6062      	str	r2, [r4, #4]
 800dcaa:	6023      	str	r3, [r4, #0]
 800dcac:	e7ec      	b.n	800dc88 <__ssvfiscanf_r+0x40>
 800dcae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800dcb0:	4621      	mov	r1, r4
 800dcb2:	4630      	mov	r0, r6
 800dcb4:	4798      	blx	r3
 800dcb6:	2800      	cmp	r0, #0
 800dcb8:	d0e9      	beq.n	800dc8e <__ssvfiscanf_r+0x46>
 800dcba:	e7ed      	b.n	800dc98 <__ssvfiscanf_r+0x50>
 800dcbc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800dcc0:	f040 8085 	bne.w	800ddce <__ssvfiscanf_r+0x186>
 800dcc4:	9341      	str	r3, [sp, #260]	@ 0x104
 800dcc6:	9343      	str	r3, [sp, #268]	@ 0x10c
 800dcc8:	7853      	ldrb	r3, [r2, #1]
 800dcca:	2b2a      	cmp	r3, #42	@ 0x2a
 800dccc:	bf02      	ittt	eq
 800dcce:	2310      	moveq	r3, #16
 800dcd0:	1c95      	addeq	r5, r2, #2
 800dcd2:	9341      	streq	r3, [sp, #260]	@ 0x104
 800dcd4:	220a      	movs	r2, #10
 800dcd6:	46aa      	mov	sl, r5
 800dcd8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800dcdc:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800dce0:	2b09      	cmp	r3, #9
 800dce2:	d91e      	bls.n	800dd22 <__ssvfiscanf_r+0xda>
 800dce4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800df00 <__ssvfiscanf_r+0x2b8>
 800dce8:	2203      	movs	r2, #3
 800dcea:	4658      	mov	r0, fp
 800dcec:	f7f2 fa70 	bl	80001d0 <memchr>
 800dcf0:	b138      	cbz	r0, 800dd02 <__ssvfiscanf_r+0xba>
 800dcf2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800dcf4:	eba0 000b 	sub.w	r0, r0, fp
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	4083      	lsls	r3, r0
 800dcfc:	4313      	orrs	r3, r2
 800dcfe:	9341      	str	r3, [sp, #260]	@ 0x104
 800dd00:	4655      	mov	r5, sl
 800dd02:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dd06:	2b78      	cmp	r3, #120	@ 0x78
 800dd08:	d806      	bhi.n	800dd18 <__ssvfiscanf_r+0xd0>
 800dd0a:	2b57      	cmp	r3, #87	@ 0x57
 800dd0c:	d810      	bhi.n	800dd30 <__ssvfiscanf_r+0xe8>
 800dd0e:	2b25      	cmp	r3, #37	@ 0x25
 800dd10:	d05d      	beq.n	800ddce <__ssvfiscanf_r+0x186>
 800dd12:	d857      	bhi.n	800ddc4 <__ssvfiscanf_r+0x17c>
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d075      	beq.n	800de04 <__ssvfiscanf_r+0x1bc>
 800dd18:	2303      	movs	r3, #3
 800dd1a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800dd1c:	230a      	movs	r3, #10
 800dd1e:	9342      	str	r3, [sp, #264]	@ 0x108
 800dd20:	e088      	b.n	800de34 <__ssvfiscanf_r+0x1ec>
 800dd22:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800dd24:	fb02 1103 	mla	r1, r2, r3, r1
 800dd28:	3930      	subs	r1, #48	@ 0x30
 800dd2a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800dd2c:	4655      	mov	r5, sl
 800dd2e:	e7d2      	b.n	800dcd6 <__ssvfiscanf_r+0x8e>
 800dd30:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800dd34:	2a20      	cmp	r2, #32
 800dd36:	d8ef      	bhi.n	800dd18 <__ssvfiscanf_r+0xd0>
 800dd38:	a101      	add	r1, pc, #4	@ (adr r1, 800dd40 <__ssvfiscanf_r+0xf8>)
 800dd3a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dd3e:	bf00      	nop
 800dd40:	0800de13 	.word	0x0800de13
 800dd44:	0800dd19 	.word	0x0800dd19
 800dd48:	0800dd19 	.word	0x0800dd19
 800dd4c:	0800de6d 	.word	0x0800de6d
 800dd50:	0800dd19 	.word	0x0800dd19
 800dd54:	0800dd19 	.word	0x0800dd19
 800dd58:	0800dd19 	.word	0x0800dd19
 800dd5c:	0800dd19 	.word	0x0800dd19
 800dd60:	0800dd19 	.word	0x0800dd19
 800dd64:	0800dd19 	.word	0x0800dd19
 800dd68:	0800dd19 	.word	0x0800dd19
 800dd6c:	0800de83 	.word	0x0800de83
 800dd70:	0800de69 	.word	0x0800de69
 800dd74:	0800ddcb 	.word	0x0800ddcb
 800dd78:	0800ddcb 	.word	0x0800ddcb
 800dd7c:	0800ddcb 	.word	0x0800ddcb
 800dd80:	0800dd19 	.word	0x0800dd19
 800dd84:	0800de25 	.word	0x0800de25
 800dd88:	0800dd19 	.word	0x0800dd19
 800dd8c:	0800dd19 	.word	0x0800dd19
 800dd90:	0800dd19 	.word	0x0800dd19
 800dd94:	0800dd19 	.word	0x0800dd19
 800dd98:	0800de93 	.word	0x0800de93
 800dd9c:	0800de2d 	.word	0x0800de2d
 800dda0:	0800de0b 	.word	0x0800de0b
 800dda4:	0800dd19 	.word	0x0800dd19
 800dda8:	0800dd19 	.word	0x0800dd19
 800ddac:	0800de8f 	.word	0x0800de8f
 800ddb0:	0800dd19 	.word	0x0800dd19
 800ddb4:	0800de69 	.word	0x0800de69
 800ddb8:	0800dd19 	.word	0x0800dd19
 800ddbc:	0800dd19 	.word	0x0800dd19
 800ddc0:	0800de13 	.word	0x0800de13
 800ddc4:	3b45      	subs	r3, #69	@ 0x45
 800ddc6:	2b02      	cmp	r3, #2
 800ddc8:	d8a6      	bhi.n	800dd18 <__ssvfiscanf_r+0xd0>
 800ddca:	2305      	movs	r3, #5
 800ddcc:	e031      	b.n	800de32 <__ssvfiscanf_r+0x1ea>
 800ddce:	6863      	ldr	r3, [r4, #4]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	dd0d      	ble.n	800ddf0 <__ssvfiscanf_r+0x1a8>
 800ddd4:	6823      	ldr	r3, [r4, #0]
 800ddd6:	781a      	ldrb	r2, [r3, #0]
 800ddd8:	454a      	cmp	r2, r9
 800ddda:	f040 80a6 	bne.w	800df2a <__ssvfiscanf_r+0x2e2>
 800ddde:	3301      	adds	r3, #1
 800dde0:	6862      	ldr	r2, [r4, #4]
 800dde2:	6023      	str	r3, [r4, #0]
 800dde4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800dde6:	3a01      	subs	r2, #1
 800dde8:	3301      	adds	r3, #1
 800ddea:	6062      	str	r2, [r4, #4]
 800ddec:	9345      	str	r3, [sp, #276]	@ 0x114
 800ddee:	e753      	b.n	800dc98 <__ssvfiscanf_r+0x50>
 800ddf0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ddf2:	4621      	mov	r1, r4
 800ddf4:	4630      	mov	r0, r6
 800ddf6:	4798      	blx	r3
 800ddf8:	2800      	cmp	r0, #0
 800ddfa:	d0eb      	beq.n	800ddd4 <__ssvfiscanf_r+0x18c>
 800ddfc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ddfe:	2800      	cmp	r0, #0
 800de00:	f040 808b 	bne.w	800df1a <__ssvfiscanf_r+0x2d2>
 800de04:	f04f 30ff 	mov.w	r0, #4294967295
 800de08:	e08b      	b.n	800df22 <__ssvfiscanf_r+0x2da>
 800de0a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800de0c:	f042 0220 	orr.w	r2, r2, #32
 800de10:	9241      	str	r2, [sp, #260]	@ 0x104
 800de12:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800de14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800de18:	9241      	str	r2, [sp, #260]	@ 0x104
 800de1a:	2210      	movs	r2, #16
 800de1c:	2b6e      	cmp	r3, #110	@ 0x6e
 800de1e:	9242      	str	r2, [sp, #264]	@ 0x108
 800de20:	d902      	bls.n	800de28 <__ssvfiscanf_r+0x1e0>
 800de22:	e005      	b.n	800de30 <__ssvfiscanf_r+0x1e8>
 800de24:	2300      	movs	r3, #0
 800de26:	9342      	str	r3, [sp, #264]	@ 0x108
 800de28:	2303      	movs	r3, #3
 800de2a:	e002      	b.n	800de32 <__ssvfiscanf_r+0x1ea>
 800de2c:	2308      	movs	r3, #8
 800de2e:	9342      	str	r3, [sp, #264]	@ 0x108
 800de30:	2304      	movs	r3, #4
 800de32:	9347      	str	r3, [sp, #284]	@ 0x11c
 800de34:	6863      	ldr	r3, [r4, #4]
 800de36:	2b00      	cmp	r3, #0
 800de38:	dd39      	ble.n	800deae <__ssvfiscanf_r+0x266>
 800de3a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800de3c:	0659      	lsls	r1, r3, #25
 800de3e:	d404      	bmi.n	800de4a <__ssvfiscanf_r+0x202>
 800de40:	6823      	ldr	r3, [r4, #0]
 800de42:	781a      	ldrb	r2, [r3, #0]
 800de44:	5cba      	ldrb	r2, [r7, r2]
 800de46:	0712      	lsls	r2, r2, #28
 800de48:	d438      	bmi.n	800debc <__ssvfiscanf_r+0x274>
 800de4a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800de4c:	2b02      	cmp	r3, #2
 800de4e:	dc47      	bgt.n	800dee0 <__ssvfiscanf_r+0x298>
 800de50:	466b      	mov	r3, sp
 800de52:	4622      	mov	r2, r4
 800de54:	a941      	add	r1, sp, #260	@ 0x104
 800de56:	4630      	mov	r0, r6
 800de58:	f000 f86c 	bl	800df34 <_scanf_chars>
 800de5c:	2801      	cmp	r0, #1
 800de5e:	d064      	beq.n	800df2a <__ssvfiscanf_r+0x2e2>
 800de60:	2802      	cmp	r0, #2
 800de62:	f47f af19 	bne.w	800dc98 <__ssvfiscanf_r+0x50>
 800de66:	e7c9      	b.n	800ddfc <__ssvfiscanf_r+0x1b4>
 800de68:	220a      	movs	r2, #10
 800de6a:	e7d7      	b.n	800de1c <__ssvfiscanf_r+0x1d4>
 800de6c:	4629      	mov	r1, r5
 800de6e:	4640      	mov	r0, r8
 800de70:	f000 fa5a 	bl	800e328 <__sccl>
 800de74:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800de76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de7a:	9341      	str	r3, [sp, #260]	@ 0x104
 800de7c:	4605      	mov	r5, r0
 800de7e:	2301      	movs	r3, #1
 800de80:	e7d7      	b.n	800de32 <__ssvfiscanf_r+0x1ea>
 800de82:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800de84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800de88:	9341      	str	r3, [sp, #260]	@ 0x104
 800de8a:	2300      	movs	r3, #0
 800de8c:	e7d1      	b.n	800de32 <__ssvfiscanf_r+0x1ea>
 800de8e:	2302      	movs	r3, #2
 800de90:	e7cf      	b.n	800de32 <__ssvfiscanf_r+0x1ea>
 800de92:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800de94:	06c3      	lsls	r3, r0, #27
 800de96:	f53f aeff 	bmi.w	800dc98 <__ssvfiscanf_r+0x50>
 800de9a:	9b00      	ldr	r3, [sp, #0]
 800de9c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800de9e:	1d19      	adds	r1, r3, #4
 800dea0:	9100      	str	r1, [sp, #0]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	07c0      	lsls	r0, r0, #31
 800dea6:	bf4c      	ite	mi
 800dea8:	801a      	strhmi	r2, [r3, #0]
 800deaa:	601a      	strpl	r2, [r3, #0]
 800deac:	e6f4      	b.n	800dc98 <__ssvfiscanf_r+0x50>
 800deae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800deb0:	4621      	mov	r1, r4
 800deb2:	4630      	mov	r0, r6
 800deb4:	4798      	blx	r3
 800deb6:	2800      	cmp	r0, #0
 800deb8:	d0bf      	beq.n	800de3a <__ssvfiscanf_r+0x1f2>
 800deba:	e79f      	b.n	800ddfc <__ssvfiscanf_r+0x1b4>
 800debc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800debe:	3201      	adds	r2, #1
 800dec0:	9245      	str	r2, [sp, #276]	@ 0x114
 800dec2:	6862      	ldr	r2, [r4, #4]
 800dec4:	3a01      	subs	r2, #1
 800dec6:	2a00      	cmp	r2, #0
 800dec8:	6062      	str	r2, [r4, #4]
 800deca:	dd02      	ble.n	800ded2 <__ssvfiscanf_r+0x28a>
 800decc:	3301      	adds	r3, #1
 800dece:	6023      	str	r3, [r4, #0]
 800ded0:	e7b6      	b.n	800de40 <__ssvfiscanf_r+0x1f8>
 800ded2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ded4:	4621      	mov	r1, r4
 800ded6:	4630      	mov	r0, r6
 800ded8:	4798      	blx	r3
 800deda:	2800      	cmp	r0, #0
 800dedc:	d0b0      	beq.n	800de40 <__ssvfiscanf_r+0x1f8>
 800dede:	e78d      	b.n	800ddfc <__ssvfiscanf_r+0x1b4>
 800dee0:	2b04      	cmp	r3, #4
 800dee2:	dc0f      	bgt.n	800df04 <__ssvfiscanf_r+0x2bc>
 800dee4:	466b      	mov	r3, sp
 800dee6:	4622      	mov	r2, r4
 800dee8:	a941      	add	r1, sp, #260	@ 0x104
 800deea:	4630      	mov	r0, r6
 800deec:	f000 f87c 	bl	800dfe8 <_scanf_i>
 800def0:	e7b4      	b.n	800de5c <__ssvfiscanf_r+0x214>
 800def2:	bf00      	nop
 800def4:	0800db95 	.word	0x0800db95
 800def8:	0800dc0f 	.word	0x0800dc0f
 800defc:	0800fd11 	.word	0x0800fd11
 800df00:	0800faf5 	.word	0x0800faf5
 800df04:	4b0a      	ldr	r3, [pc, #40]	@ (800df30 <__ssvfiscanf_r+0x2e8>)
 800df06:	2b00      	cmp	r3, #0
 800df08:	f43f aec6 	beq.w	800dc98 <__ssvfiscanf_r+0x50>
 800df0c:	466b      	mov	r3, sp
 800df0e:	4622      	mov	r2, r4
 800df10:	a941      	add	r1, sp, #260	@ 0x104
 800df12:	4630      	mov	r0, r6
 800df14:	f7fc fe56 	bl	800abc4 <_scanf_float>
 800df18:	e7a0      	b.n	800de5c <__ssvfiscanf_r+0x214>
 800df1a:	89a3      	ldrh	r3, [r4, #12]
 800df1c:	065b      	lsls	r3, r3, #25
 800df1e:	f53f af71 	bmi.w	800de04 <__ssvfiscanf_r+0x1bc>
 800df22:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800df26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df2a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800df2c:	e7f9      	b.n	800df22 <__ssvfiscanf_r+0x2da>
 800df2e:	bf00      	nop
 800df30:	0800abc5 	.word	0x0800abc5

0800df34 <_scanf_chars>:
 800df34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df38:	4615      	mov	r5, r2
 800df3a:	688a      	ldr	r2, [r1, #8]
 800df3c:	4680      	mov	r8, r0
 800df3e:	460c      	mov	r4, r1
 800df40:	b932      	cbnz	r2, 800df50 <_scanf_chars+0x1c>
 800df42:	698a      	ldr	r2, [r1, #24]
 800df44:	2a00      	cmp	r2, #0
 800df46:	bf14      	ite	ne
 800df48:	f04f 32ff 	movne.w	r2, #4294967295
 800df4c:	2201      	moveq	r2, #1
 800df4e:	608a      	str	r2, [r1, #8]
 800df50:	6822      	ldr	r2, [r4, #0]
 800df52:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800dfe4 <_scanf_chars+0xb0>
 800df56:	06d1      	lsls	r1, r2, #27
 800df58:	bf5f      	itttt	pl
 800df5a:	681a      	ldrpl	r2, [r3, #0]
 800df5c:	1d11      	addpl	r1, r2, #4
 800df5e:	6019      	strpl	r1, [r3, #0]
 800df60:	6816      	ldrpl	r6, [r2, #0]
 800df62:	2700      	movs	r7, #0
 800df64:	69a0      	ldr	r0, [r4, #24]
 800df66:	b188      	cbz	r0, 800df8c <_scanf_chars+0x58>
 800df68:	2801      	cmp	r0, #1
 800df6a:	d107      	bne.n	800df7c <_scanf_chars+0x48>
 800df6c:	682b      	ldr	r3, [r5, #0]
 800df6e:	781a      	ldrb	r2, [r3, #0]
 800df70:	6963      	ldr	r3, [r4, #20]
 800df72:	5c9b      	ldrb	r3, [r3, r2]
 800df74:	b953      	cbnz	r3, 800df8c <_scanf_chars+0x58>
 800df76:	2f00      	cmp	r7, #0
 800df78:	d031      	beq.n	800dfde <_scanf_chars+0xaa>
 800df7a:	e022      	b.n	800dfc2 <_scanf_chars+0x8e>
 800df7c:	2802      	cmp	r0, #2
 800df7e:	d120      	bne.n	800dfc2 <_scanf_chars+0x8e>
 800df80:	682b      	ldr	r3, [r5, #0]
 800df82:	781b      	ldrb	r3, [r3, #0]
 800df84:	f819 3003 	ldrb.w	r3, [r9, r3]
 800df88:	071b      	lsls	r3, r3, #28
 800df8a:	d41a      	bmi.n	800dfc2 <_scanf_chars+0x8e>
 800df8c:	6823      	ldr	r3, [r4, #0]
 800df8e:	06da      	lsls	r2, r3, #27
 800df90:	bf5e      	ittt	pl
 800df92:	682b      	ldrpl	r3, [r5, #0]
 800df94:	781b      	ldrbpl	r3, [r3, #0]
 800df96:	f806 3b01 	strbpl.w	r3, [r6], #1
 800df9a:	682a      	ldr	r2, [r5, #0]
 800df9c:	686b      	ldr	r3, [r5, #4]
 800df9e:	3201      	adds	r2, #1
 800dfa0:	602a      	str	r2, [r5, #0]
 800dfa2:	68a2      	ldr	r2, [r4, #8]
 800dfa4:	3b01      	subs	r3, #1
 800dfa6:	3a01      	subs	r2, #1
 800dfa8:	606b      	str	r3, [r5, #4]
 800dfaa:	3701      	adds	r7, #1
 800dfac:	60a2      	str	r2, [r4, #8]
 800dfae:	b142      	cbz	r2, 800dfc2 <_scanf_chars+0x8e>
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	dcd7      	bgt.n	800df64 <_scanf_chars+0x30>
 800dfb4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800dfb8:	4629      	mov	r1, r5
 800dfba:	4640      	mov	r0, r8
 800dfbc:	4798      	blx	r3
 800dfbe:	2800      	cmp	r0, #0
 800dfc0:	d0d0      	beq.n	800df64 <_scanf_chars+0x30>
 800dfc2:	6823      	ldr	r3, [r4, #0]
 800dfc4:	f013 0310 	ands.w	r3, r3, #16
 800dfc8:	d105      	bne.n	800dfd6 <_scanf_chars+0xa2>
 800dfca:	68e2      	ldr	r2, [r4, #12]
 800dfcc:	3201      	adds	r2, #1
 800dfce:	60e2      	str	r2, [r4, #12]
 800dfd0:	69a2      	ldr	r2, [r4, #24]
 800dfd2:	b102      	cbz	r2, 800dfd6 <_scanf_chars+0xa2>
 800dfd4:	7033      	strb	r3, [r6, #0]
 800dfd6:	6923      	ldr	r3, [r4, #16]
 800dfd8:	443b      	add	r3, r7
 800dfda:	6123      	str	r3, [r4, #16]
 800dfdc:	2000      	movs	r0, #0
 800dfde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfe2:	bf00      	nop
 800dfe4:	0800fd11 	.word	0x0800fd11

0800dfe8 <_scanf_i>:
 800dfe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfec:	4698      	mov	r8, r3
 800dfee:	4b74      	ldr	r3, [pc, #464]	@ (800e1c0 <_scanf_i+0x1d8>)
 800dff0:	460c      	mov	r4, r1
 800dff2:	4682      	mov	sl, r0
 800dff4:	4616      	mov	r6, r2
 800dff6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800dffa:	b087      	sub	sp, #28
 800dffc:	ab03      	add	r3, sp, #12
 800dffe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e002:	4b70      	ldr	r3, [pc, #448]	@ (800e1c4 <_scanf_i+0x1dc>)
 800e004:	69a1      	ldr	r1, [r4, #24]
 800e006:	4a70      	ldr	r2, [pc, #448]	@ (800e1c8 <_scanf_i+0x1e0>)
 800e008:	2903      	cmp	r1, #3
 800e00a:	bf08      	it	eq
 800e00c:	461a      	moveq	r2, r3
 800e00e:	68a3      	ldr	r3, [r4, #8]
 800e010:	9201      	str	r2, [sp, #4]
 800e012:	1e5a      	subs	r2, r3, #1
 800e014:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e018:	bf88      	it	hi
 800e01a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e01e:	4627      	mov	r7, r4
 800e020:	bf82      	ittt	hi
 800e022:	eb03 0905 	addhi.w	r9, r3, r5
 800e026:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e02a:	60a3      	strhi	r3, [r4, #8]
 800e02c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e030:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800e034:	bf98      	it	ls
 800e036:	f04f 0900 	movls.w	r9, #0
 800e03a:	6023      	str	r3, [r4, #0]
 800e03c:	463d      	mov	r5, r7
 800e03e:	f04f 0b00 	mov.w	fp, #0
 800e042:	6831      	ldr	r1, [r6, #0]
 800e044:	ab03      	add	r3, sp, #12
 800e046:	7809      	ldrb	r1, [r1, #0]
 800e048:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e04c:	2202      	movs	r2, #2
 800e04e:	f7f2 f8bf 	bl	80001d0 <memchr>
 800e052:	b328      	cbz	r0, 800e0a0 <_scanf_i+0xb8>
 800e054:	f1bb 0f01 	cmp.w	fp, #1
 800e058:	d159      	bne.n	800e10e <_scanf_i+0x126>
 800e05a:	6862      	ldr	r2, [r4, #4]
 800e05c:	b92a      	cbnz	r2, 800e06a <_scanf_i+0x82>
 800e05e:	6822      	ldr	r2, [r4, #0]
 800e060:	2108      	movs	r1, #8
 800e062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e066:	6061      	str	r1, [r4, #4]
 800e068:	6022      	str	r2, [r4, #0]
 800e06a:	6822      	ldr	r2, [r4, #0]
 800e06c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800e070:	6022      	str	r2, [r4, #0]
 800e072:	68a2      	ldr	r2, [r4, #8]
 800e074:	1e51      	subs	r1, r2, #1
 800e076:	60a1      	str	r1, [r4, #8]
 800e078:	b192      	cbz	r2, 800e0a0 <_scanf_i+0xb8>
 800e07a:	6832      	ldr	r2, [r6, #0]
 800e07c:	1c51      	adds	r1, r2, #1
 800e07e:	6031      	str	r1, [r6, #0]
 800e080:	7812      	ldrb	r2, [r2, #0]
 800e082:	f805 2b01 	strb.w	r2, [r5], #1
 800e086:	6872      	ldr	r2, [r6, #4]
 800e088:	3a01      	subs	r2, #1
 800e08a:	2a00      	cmp	r2, #0
 800e08c:	6072      	str	r2, [r6, #4]
 800e08e:	dc07      	bgt.n	800e0a0 <_scanf_i+0xb8>
 800e090:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800e094:	4631      	mov	r1, r6
 800e096:	4650      	mov	r0, sl
 800e098:	4790      	blx	r2
 800e09a:	2800      	cmp	r0, #0
 800e09c:	f040 8085 	bne.w	800e1aa <_scanf_i+0x1c2>
 800e0a0:	f10b 0b01 	add.w	fp, fp, #1
 800e0a4:	f1bb 0f03 	cmp.w	fp, #3
 800e0a8:	d1cb      	bne.n	800e042 <_scanf_i+0x5a>
 800e0aa:	6863      	ldr	r3, [r4, #4]
 800e0ac:	b90b      	cbnz	r3, 800e0b2 <_scanf_i+0xca>
 800e0ae:	230a      	movs	r3, #10
 800e0b0:	6063      	str	r3, [r4, #4]
 800e0b2:	6863      	ldr	r3, [r4, #4]
 800e0b4:	4945      	ldr	r1, [pc, #276]	@ (800e1cc <_scanf_i+0x1e4>)
 800e0b6:	6960      	ldr	r0, [r4, #20]
 800e0b8:	1ac9      	subs	r1, r1, r3
 800e0ba:	f000 f935 	bl	800e328 <__sccl>
 800e0be:	f04f 0b00 	mov.w	fp, #0
 800e0c2:	68a3      	ldr	r3, [r4, #8]
 800e0c4:	6822      	ldr	r2, [r4, #0]
 800e0c6:	2b00      	cmp	r3, #0
 800e0c8:	d03d      	beq.n	800e146 <_scanf_i+0x15e>
 800e0ca:	6831      	ldr	r1, [r6, #0]
 800e0cc:	6960      	ldr	r0, [r4, #20]
 800e0ce:	f891 c000 	ldrb.w	ip, [r1]
 800e0d2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e0d6:	2800      	cmp	r0, #0
 800e0d8:	d035      	beq.n	800e146 <_scanf_i+0x15e>
 800e0da:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800e0de:	d124      	bne.n	800e12a <_scanf_i+0x142>
 800e0e0:	0510      	lsls	r0, r2, #20
 800e0e2:	d522      	bpl.n	800e12a <_scanf_i+0x142>
 800e0e4:	f10b 0b01 	add.w	fp, fp, #1
 800e0e8:	f1b9 0f00 	cmp.w	r9, #0
 800e0ec:	d003      	beq.n	800e0f6 <_scanf_i+0x10e>
 800e0ee:	3301      	adds	r3, #1
 800e0f0:	f109 39ff 	add.w	r9, r9, #4294967295
 800e0f4:	60a3      	str	r3, [r4, #8]
 800e0f6:	6873      	ldr	r3, [r6, #4]
 800e0f8:	3b01      	subs	r3, #1
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	6073      	str	r3, [r6, #4]
 800e0fe:	dd1b      	ble.n	800e138 <_scanf_i+0x150>
 800e100:	6833      	ldr	r3, [r6, #0]
 800e102:	3301      	adds	r3, #1
 800e104:	6033      	str	r3, [r6, #0]
 800e106:	68a3      	ldr	r3, [r4, #8]
 800e108:	3b01      	subs	r3, #1
 800e10a:	60a3      	str	r3, [r4, #8]
 800e10c:	e7d9      	b.n	800e0c2 <_scanf_i+0xda>
 800e10e:	f1bb 0f02 	cmp.w	fp, #2
 800e112:	d1ae      	bne.n	800e072 <_scanf_i+0x8a>
 800e114:	6822      	ldr	r2, [r4, #0]
 800e116:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800e11a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800e11e:	d1c4      	bne.n	800e0aa <_scanf_i+0xc2>
 800e120:	2110      	movs	r1, #16
 800e122:	6061      	str	r1, [r4, #4]
 800e124:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e128:	e7a2      	b.n	800e070 <_scanf_i+0x88>
 800e12a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800e12e:	6022      	str	r2, [r4, #0]
 800e130:	780b      	ldrb	r3, [r1, #0]
 800e132:	f805 3b01 	strb.w	r3, [r5], #1
 800e136:	e7de      	b.n	800e0f6 <_scanf_i+0x10e>
 800e138:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e13c:	4631      	mov	r1, r6
 800e13e:	4650      	mov	r0, sl
 800e140:	4798      	blx	r3
 800e142:	2800      	cmp	r0, #0
 800e144:	d0df      	beq.n	800e106 <_scanf_i+0x11e>
 800e146:	6823      	ldr	r3, [r4, #0]
 800e148:	05d9      	lsls	r1, r3, #23
 800e14a:	d50d      	bpl.n	800e168 <_scanf_i+0x180>
 800e14c:	42bd      	cmp	r5, r7
 800e14e:	d909      	bls.n	800e164 <_scanf_i+0x17c>
 800e150:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e154:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e158:	4632      	mov	r2, r6
 800e15a:	4650      	mov	r0, sl
 800e15c:	4798      	blx	r3
 800e15e:	f105 39ff 	add.w	r9, r5, #4294967295
 800e162:	464d      	mov	r5, r9
 800e164:	42bd      	cmp	r5, r7
 800e166:	d028      	beq.n	800e1ba <_scanf_i+0x1d2>
 800e168:	6822      	ldr	r2, [r4, #0]
 800e16a:	f012 0210 	ands.w	r2, r2, #16
 800e16e:	d113      	bne.n	800e198 <_scanf_i+0x1b0>
 800e170:	702a      	strb	r2, [r5, #0]
 800e172:	6863      	ldr	r3, [r4, #4]
 800e174:	9e01      	ldr	r6, [sp, #4]
 800e176:	4639      	mov	r1, r7
 800e178:	4650      	mov	r0, sl
 800e17a:	47b0      	blx	r6
 800e17c:	f8d8 3000 	ldr.w	r3, [r8]
 800e180:	6821      	ldr	r1, [r4, #0]
 800e182:	1d1a      	adds	r2, r3, #4
 800e184:	f8c8 2000 	str.w	r2, [r8]
 800e188:	f011 0f20 	tst.w	r1, #32
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	d00f      	beq.n	800e1b0 <_scanf_i+0x1c8>
 800e190:	6018      	str	r0, [r3, #0]
 800e192:	68e3      	ldr	r3, [r4, #12]
 800e194:	3301      	adds	r3, #1
 800e196:	60e3      	str	r3, [r4, #12]
 800e198:	6923      	ldr	r3, [r4, #16]
 800e19a:	1bed      	subs	r5, r5, r7
 800e19c:	445d      	add	r5, fp
 800e19e:	442b      	add	r3, r5
 800e1a0:	6123      	str	r3, [r4, #16]
 800e1a2:	2000      	movs	r0, #0
 800e1a4:	b007      	add	sp, #28
 800e1a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1aa:	f04f 0b00 	mov.w	fp, #0
 800e1ae:	e7ca      	b.n	800e146 <_scanf_i+0x15e>
 800e1b0:	07ca      	lsls	r2, r1, #31
 800e1b2:	bf4c      	ite	mi
 800e1b4:	8018      	strhmi	r0, [r3, #0]
 800e1b6:	6018      	strpl	r0, [r3, #0]
 800e1b8:	e7eb      	b.n	800e192 <_scanf_i+0x1aa>
 800e1ba:	2001      	movs	r0, #1
 800e1bc:	e7f2      	b.n	800e1a4 <_scanf_i+0x1bc>
 800e1be:	bf00      	nop
 800e1c0:	0800f30c 	.word	0x0800f30c
 800e1c4:	0800d8e1 	.word	0x0800d8e1
 800e1c8:	0800eccd 	.word	0x0800eccd
 800e1cc:	0800fb10 	.word	0x0800fb10

0800e1d0 <__sflush_r>:
 800e1d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e1d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1d8:	0716      	lsls	r6, r2, #28
 800e1da:	4605      	mov	r5, r0
 800e1dc:	460c      	mov	r4, r1
 800e1de:	d454      	bmi.n	800e28a <__sflush_r+0xba>
 800e1e0:	684b      	ldr	r3, [r1, #4]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	dc02      	bgt.n	800e1ec <__sflush_r+0x1c>
 800e1e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	dd48      	ble.n	800e27e <__sflush_r+0xae>
 800e1ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e1ee:	2e00      	cmp	r6, #0
 800e1f0:	d045      	beq.n	800e27e <__sflush_r+0xae>
 800e1f2:	2300      	movs	r3, #0
 800e1f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e1f8:	682f      	ldr	r7, [r5, #0]
 800e1fa:	6a21      	ldr	r1, [r4, #32]
 800e1fc:	602b      	str	r3, [r5, #0]
 800e1fe:	d030      	beq.n	800e262 <__sflush_r+0x92>
 800e200:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e202:	89a3      	ldrh	r3, [r4, #12]
 800e204:	0759      	lsls	r1, r3, #29
 800e206:	d505      	bpl.n	800e214 <__sflush_r+0x44>
 800e208:	6863      	ldr	r3, [r4, #4]
 800e20a:	1ad2      	subs	r2, r2, r3
 800e20c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e20e:	b10b      	cbz	r3, 800e214 <__sflush_r+0x44>
 800e210:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e212:	1ad2      	subs	r2, r2, r3
 800e214:	2300      	movs	r3, #0
 800e216:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e218:	6a21      	ldr	r1, [r4, #32]
 800e21a:	4628      	mov	r0, r5
 800e21c:	47b0      	blx	r6
 800e21e:	1c43      	adds	r3, r0, #1
 800e220:	89a3      	ldrh	r3, [r4, #12]
 800e222:	d106      	bne.n	800e232 <__sflush_r+0x62>
 800e224:	6829      	ldr	r1, [r5, #0]
 800e226:	291d      	cmp	r1, #29
 800e228:	d82b      	bhi.n	800e282 <__sflush_r+0xb2>
 800e22a:	4a2a      	ldr	r2, [pc, #168]	@ (800e2d4 <__sflush_r+0x104>)
 800e22c:	40ca      	lsrs	r2, r1
 800e22e:	07d6      	lsls	r6, r2, #31
 800e230:	d527      	bpl.n	800e282 <__sflush_r+0xb2>
 800e232:	2200      	movs	r2, #0
 800e234:	6062      	str	r2, [r4, #4]
 800e236:	04d9      	lsls	r1, r3, #19
 800e238:	6922      	ldr	r2, [r4, #16]
 800e23a:	6022      	str	r2, [r4, #0]
 800e23c:	d504      	bpl.n	800e248 <__sflush_r+0x78>
 800e23e:	1c42      	adds	r2, r0, #1
 800e240:	d101      	bne.n	800e246 <__sflush_r+0x76>
 800e242:	682b      	ldr	r3, [r5, #0]
 800e244:	b903      	cbnz	r3, 800e248 <__sflush_r+0x78>
 800e246:	6560      	str	r0, [r4, #84]	@ 0x54
 800e248:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e24a:	602f      	str	r7, [r5, #0]
 800e24c:	b1b9      	cbz	r1, 800e27e <__sflush_r+0xae>
 800e24e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e252:	4299      	cmp	r1, r3
 800e254:	d002      	beq.n	800e25c <__sflush_r+0x8c>
 800e256:	4628      	mov	r0, r5
 800e258:	f7fd ff16 	bl	800c088 <_free_r>
 800e25c:	2300      	movs	r3, #0
 800e25e:	6363      	str	r3, [r4, #52]	@ 0x34
 800e260:	e00d      	b.n	800e27e <__sflush_r+0xae>
 800e262:	2301      	movs	r3, #1
 800e264:	4628      	mov	r0, r5
 800e266:	47b0      	blx	r6
 800e268:	4602      	mov	r2, r0
 800e26a:	1c50      	adds	r0, r2, #1
 800e26c:	d1c9      	bne.n	800e202 <__sflush_r+0x32>
 800e26e:	682b      	ldr	r3, [r5, #0]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d0c6      	beq.n	800e202 <__sflush_r+0x32>
 800e274:	2b1d      	cmp	r3, #29
 800e276:	d001      	beq.n	800e27c <__sflush_r+0xac>
 800e278:	2b16      	cmp	r3, #22
 800e27a:	d11e      	bne.n	800e2ba <__sflush_r+0xea>
 800e27c:	602f      	str	r7, [r5, #0]
 800e27e:	2000      	movs	r0, #0
 800e280:	e022      	b.n	800e2c8 <__sflush_r+0xf8>
 800e282:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e286:	b21b      	sxth	r3, r3
 800e288:	e01b      	b.n	800e2c2 <__sflush_r+0xf2>
 800e28a:	690f      	ldr	r7, [r1, #16]
 800e28c:	2f00      	cmp	r7, #0
 800e28e:	d0f6      	beq.n	800e27e <__sflush_r+0xae>
 800e290:	0793      	lsls	r3, r2, #30
 800e292:	680e      	ldr	r6, [r1, #0]
 800e294:	bf08      	it	eq
 800e296:	694b      	ldreq	r3, [r1, #20]
 800e298:	600f      	str	r7, [r1, #0]
 800e29a:	bf18      	it	ne
 800e29c:	2300      	movne	r3, #0
 800e29e:	eba6 0807 	sub.w	r8, r6, r7
 800e2a2:	608b      	str	r3, [r1, #8]
 800e2a4:	f1b8 0f00 	cmp.w	r8, #0
 800e2a8:	dde9      	ble.n	800e27e <__sflush_r+0xae>
 800e2aa:	6a21      	ldr	r1, [r4, #32]
 800e2ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e2ae:	4643      	mov	r3, r8
 800e2b0:	463a      	mov	r2, r7
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	47b0      	blx	r6
 800e2b6:	2800      	cmp	r0, #0
 800e2b8:	dc08      	bgt.n	800e2cc <__sflush_r+0xfc>
 800e2ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2c2:	81a3      	strh	r3, [r4, #12]
 800e2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e2c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2cc:	4407      	add	r7, r0
 800e2ce:	eba8 0800 	sub.w	r8, r8, r0
 800e2d2:	e7e7      	b.n	800e2a4 <__sflush_r+0xd4>
 800e2d4:	20400001 	.word	0x20400001

0800e2d8 <_fflush_r>:
 800e2d8:	b538      	push	{r3, r4, r5, lr}
 800e2da:	690b      	ldr	r3, [r1, #16]
 800e2dc:	4605      	mov	r5, r0
 800e2de:	460c      	mov	r4, r1
 800e2e0:	b913      	cbnz	r3, 800e2e8 <_fflush_r+0x10>
 800e2e2:	2500      	movs	r5, #0
 800e2e4:	4628      	mov	r0, r5
 800e2e6:	bd38      	pop	{r3, r4, r5, pc}
 800e2e8:	b118      	cbz	r0, 800e2f2 <_fflush_r+0x1a>
 800e2ea:	6a03      	ldr	r3, [r0, #32]
 800e2ec:	b90b      	cbnz	r3, 800e2f2 <_fflush_r+0x1a>
 800e2ee:	f7fc ff03 	bl	800b0f8 <__sinit>
 800e2f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2f6:	2b00      	cmp	r3, #0
 800e2f8:	d0f3      	beq.n	800e2e2 <_fflush_r+0xa>
 800e2fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e2fc:	07d0      	lsls	r0, r2, #31
 800e2fe:	d404      	bmi.n	800e30a <_fflush_r+0x32>
 800e300:	0599      	lsls	r1, r3, #22
 800e302:	d402      	bmi.n	800e30a <_fflush_r+0x32>
 800e304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e306:	f7fd f84e 	bl	800b3a6 <__retarget_lock_acquire_recursive>
 800e30a:	4628      	mov	r0, r5
 800e30c:	4621      	mov	r1, r4
 800e30e:	f7ff ff5f 	bl	800e1d0 <__sflush_r>
 800e312:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e314:	07da      	lsls	r2, r3, #31
 800e316:	4605      	mov	r5, r0
 800e318:	d4e4      	bmi.n	800e2e4 <_fflush_r+0xc>
 800e31a:	89a3      	ldrh	r3, [r4, #12]
 800e31c:	059b      	lsls	r3, r3, #22
 800e31e:	d4e1      	bmi.n	800e2e4 <_fflush_r+0xc>
 800e320:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e322:	f7fd f841 	bl	800b3a8 <__retarget_lock_release_recursive>
 800e326:	e7dd      	b.n	800e2e4 <_fflush_r+0xc>

0800e328 <__sccl>:
 800e328:	b570      	push	{r4, r5, r6, lr}
 800e32a:	780b      	ldrb	r3, [r1, #0]
 800e32c:	4604      	mov	r4, r0
 800e32e:	2b5e      	cmp	r3, #94	@ 0x5e
 800e330:	bf0b      	itete	eq
 800e332:	784b      	ldrbeq	r3, [r1, #1]
 800e334:	1c4a      	addne	r2, r1, #1
 800e336:	1c8a      	addeq	r2, r1, #2
 800e338:	2100      	movne	r1, #0
 800e33a:	bf08      	it	eq
 800e33c:	2101      	moveq	r1, #1
 800e33e:	3801      	subs	r0, #1
 800e340:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800e344:	f800 1f01 	strb.w	r1, [r0, #1]!
 800e348:	42a8      	cmp	r0, r5
 800e34a:	d1fb      	bne.n	800e344 <__sccl+0x1c>
 800e34c:	b90b      	cbnz	r3, 800e352 <__sccl+0x2a>
 800e34e:	1e50      	subs	r0, r2, #1
 800e350:	bd70      	pop	{r4, r5, r6, pc}
 800e352:	f081 0101 	eor.w	r1, r1, #1
 800e356:	54e1      	strb	r1, [r4, r3]
 800e358:	4610      	mov	r0, r2
 800e35a:	4602      	mov	r2, r0
 800e35c:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e360:	2d2d      	cmp	r5, #45	@ 0x2d
 800e362:	d005      	beq.n	800e370 <__sccl+0x48>
 800e364:	2d5d      	cmp	r5, #93	@ 0x5d
 800e366:	d016      	beq.n	800e396 <__sccl+0x6e>
 800e368:	2d00      	cmp	r5, #0
 800e36a:	d0f1      	beq.n	800e350 <__sccl+0x28>
 800e36c:	462b      	mov	r3, r5
 800e36e:	e7f2      	b.n	800e356 <__sccl+0x2e>
 800e370:	7846      	ldrb	r6, [r0, #1]
 800e372:	2e5d      	cmp	r6, #93	@ 0x5d
 800e374:	d0fa      	beq.n	800e36c <__sccl+0x44>
 800e376:	42b3      	cmp	r3, r6
 800e378:	dcf8      	bgt.n	800e36c <__sccl+0x44>
 800e37a:	3002      	adds	r0, #2
 800e37c:	461a      	mov	r2, r3
 800e37e:	3201      	adds	r2, #1
 800e380:	4296      	cmp	r6, r2
 800e382:	54a1      	strb	r1, [r4, r2]
 800e384:	dcfb      	bgt.n	800e37e <__sccl+0x56>
 800e386:	1af2      	subs	r2, r6, r3
 800e388:	3a01      	subs	r2, #1
 800e38a:	1c5d      	adds	r5, r3, #1
 800e38c:	42b3      	cmp	r3, r6
 800e38e:	bfa8      	it	ge
 800e390:	2200      	movge	r2, #0
 800e392:	18ab      	adds	r3, r5, r2
 800e394:	e7e1      	b.n	800e35a <__sccl+0x32>
 800e396:	4610      	mov	r0, r2
 800e398:	e7da      	b.n	800e350 <__sccl+0x28>

0800e39a <__submore>:
 800e39a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e39e:	460c      	mov	r4, r1
 800e3a0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e3a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e3a6:	4299      	cmp	r1, r3
 800e3a8:	d11d      	bne.n	800e3e6 <__submore+0x4c>
 800e3aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800e3ae:	f7fd fedf 	bl	800c170 <_malloc_r>
 800e3b2:	b918      	cbnz	r0, 800e3bc <__submore+0x22>
 800e3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e3b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e3c0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e3c2:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800e3c6:	6360      	str	r0, [r4, #52]	@ 0x34
 800e3c8:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800e3cc:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800e3d0:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800e3d4:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800e3d8:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800e3dc:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800e3e0:	6020      	str	r0, [r4, #0]
 800e3e2:	2000      	movs	r0, #0
 800e3e4:	e7e8      	b.n	800e3b8 <__submore+0x1e>
 800e3e6:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800e3e8:	0077      	lsls	r7, r6, #1
 800e3ea:	463a      	mov	r2, r7
 800e3ec:	f000 fbd1 	bl	800eb92 <_realloc_r>
 800e3f0:	4605      	mov	r5, r0
 800e3f2:	2800      	cmp	r0, #0
 800e3f4:	d0de      	beq.n	800e3b4 <__submore+0x1a>
 800e3f6:	eb00 0806 	add.w	r8, r0, r6
 800e3fa:	4601      	mov	r1, r0
 800e3fc:	4632      	mov	r2, r6
 800e3fe:	4640      	mov	r0, r8
 800e400:	f7fc ffd3 	bl	800b3aa <memcpy>
 800e404:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800e408:	f8c4 8000 	str.w	r8, [r4]
 800e40c:	e7e9      	b.n	800e3e2 <__submore+0x48>

0800e40e <memmove>:
 800e40e:	4288      	cmp	r0, r1
 800e410:	b510      	push	{r4, lr}
 800e412:	eb01 0402 	add.w	r4, r1, r2
 800e416:	d902      	bls.n	800e41e <memmove+0x10>
 800e418:	4284      	cmp	r4, r0
 800e41a:	4623      	mov	r3, r4
 800e41c:	d807      	bhi.n	800e42e <memmove+0x20>
 800e41e:	1e43      	subs	r3, r0, #1
 800e420:	42a1      	cmp	r1, r4
 800e422:	d008      	beq.n	800e436 <memmove+0x28>
 800e424:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e428:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e42c:	e7f8      	b.n	800e420 <memmove+0x12>
 800e42e:	4402      	add	r2, r0
 800e430:	4601      	mov	r1, r0
 800e432:	428a      	cmp	r2, r1
 800e434:	d100      	bne.n	800e438 <memmove+0x2a>
 800e436:	bd10      	pop	{r4, pc}
 800e438:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e43c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e440:	e7f7      	b.n	800e432 <memmove+0x24>

0800e442 <strncmp>:
 800e442:	b510      	push	{r4, lr}
 800e444:	b16a      	cbz	r2, 800e462 <strncmp+0x20>
 800e446:	3901      	subs	r1, #1
 800e448:	1884      	adds	r4, r0, r2
 800e44a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e44e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e452:	429a      	cmp	r2, r3
 800e454:	d103      	bne.n	800e45e <strncmp+0x1c>
 800e456:	42a0      	cmp	r0, r4
 800e458:	d001      	beq.n	800e45e <strncmp+0x1c>
 800e45a:	2a00      	cmp	r2, #0
 800e45c:	d1f5      	bne.n	800e44a <strncmp+0x8>
 800e45e:	1ad0      	subs	r0, r2, r3
 800e460:	bd10      	pop	{r4, pc}
 800e462:	4610      	mov	r0, r2
 800e464:	e7fc      	b.n	800e460 <strncmp+0x1e>
	...

0800e468 <_sbrk_r>:
 800e468:	b538      	push	{r3, r4, r5, lr}
 800e46a:	4d06      	ldr	r5, [pc, #24]	@ (800e484 <_sbrk_r+0x1c>)
 800e46c:	2300      	movs	r3, #0
 800e46e:	4604      	mov	r4, r0
 800e470:	4608      	mov	r0, r1
 800e472:	602b      	str	r3, [r5, #0]
 800e474:	f7f3 fe5e 	bl	8002134 <_sbrk>
 800e478:	1c43      	adds	r3, r0, #1
 800e47a:	d102      	bne.n	800e482 <_sbrk_r+0x1a>
 800e47c:	682b      	ldr	r3, [r5, #0]
 800e47e:	b103      	cbz	r3, 800e482 <_sbrk_r+0x1a>
 800e480:	6023      	str	r3, [r4, #0]
 800e482:	bd38      	pop	{r3, r4, r5, pc}
 800e484:	20001694 	.word	0x20001694

0800e488 <nan>:
 800e488:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e490 <nan+0x8>
 800e48c:	4770      	bx	lr
 800e48e:	bf00      	nop
 800e490:	00000000 	.word	0x00000000
 800e494:	7ff80000 	.word	0x7ff80000

0800e498 <__assert_func>:
 800e498:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e49a:	4614      	mov	r4, r2
 800e49c:	461a      	mov	r2, r3
 800e49e:	4b09      	ldr	r3, [pc, #36]	@ (800e4c4 <__assert_func+0x2c>)
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	4605      	mov	r5, r0
 800e4a4:	68d8      	ldr	r0, [r3, #12]
 800e4a6:	b14c      	cbz	r4, 800e4bc <__assert_func+0x24>
 800e4a8:	4b07      	ldr	r3, [pc, #28]	@ (800e4c8 <__assert_func+0x30>)
 800e4aa:	9100      	str	r1, [sp, #0]
 800e4ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e4b0:	4906      	ldr	r1, [pc, #24]	@ (800e4cc <__assert_func+0x34>)
 800e4b2:	462b      	mov	r3, r5
 800e4b4:	f000 fc1a 	bl	800ecec <fiprintf>
 800e4b8:	f000 fc2a 	bl	800ed10 <abort>
 800e4bc:	4b04      	ldr	r3, [pc, #16]	@ (800e4d0 <__assert_func+0x38>)
 800e4be:	461c      	mov	r4, r3
 800e4c0:	e7f3      	b.n	800e4aa <__assert_func+0x12>
 800e4c2:	bf00      	nop
 800e4c4:	20000044 	.word	0x20000044
 800e4c8:	0800fb23 	.word	0x0800fb23
 800e4cc:	0800fb30 	.word	0x0800fb30
 800e4d0:	0800fb5e 	.word	0x0800fb5e

0800e4d4 <_calloc_r>:
 800e4d4:	b570      	push	{r4, r5, r6, lr}
 800e4d6:	fba1 5402 	umull	r5, r4, r1, r2
 800e4da:	b934      	cbnz	r4, 800e4ea <_calloc_r+0x16>
 800e4dc:	4629      	mov	r1, r5
 800e4de:	f7fd fe47 	bl	800c170 <_malloc_r>
 800e4e2:	4606      	mov	r6, r0
 800e4e4:	b928      	cbnz	r0, 800e4f2 <_calloc_r+0x1e>
 800e4e6:	4630      	mov	r0, r6
 800e4e8:	bd70      	pop	{r4, r5, r6, pc}
 800e4ea:	220c      	movs	r2, #12
 800e4ec:	6002      	str	r2, [r0, #0]
 800e4ee:	2600      	movs	r6, #0
 800e4f0:	e7f9      	b.n	800e4e6 <_calloc_r+0x12>
 800e4f2:	462a      	mov	r2, r5
 800e4f4:	4621      	mov	r1, r4
 800e4f6:	f7fc fed8 	bl	800b2aa <memset>
 800e4fa:	e7f4      	b.n	800e4e6 <_calloc_r+0x12>

0800e4fc <rshift>:
 800e4fc:	6903      	ldr	r3, [r0, #16]
 800e4fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e502:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e506:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e50a:	f100 0414 	add.w	r4, r0, #20
 800e50e:	dd45      	ble.n	800e59c <rshift+0xa0>
 800e510:	f011 011f 	ands.w	r1, r1, #31
 800e514:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e518:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e51c:	d10c      	bne.n	800e538 <rshift+0x3c>
 800e51e:	f100 0710 	add.w	r7, r0, #16
 800e522:	4629      	mov	r1, r5
 800e524:	42b1      	cmp	r1, r6
 800e526:	d334      	bcc.n	800e592 <rshift+0x96>
 800e528:	1a9b      	subs	r3, r3, r2
 800e52a:	009b      	lsls	r3, r3, #2
 800e52c:	1eea      	subs	r2, r5, #3
 800e52e:	4296      	cmp	r6, r2
 800e530:	bf38      	it	cc
 800e532:	2300      	movcc	r3, #0
 800e534:	4423      	add	r3, r4
 800e536:	e015      	b.n	800e564 <rshift+0x68>
 800e538:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e53c:	f1c1 0820 	rsb	r8, r1, #32
 800e540:	40cf      	lsrs	r7, r1
 800e542:	f105 0e04 	add.w	lr, r5, #4
 800e546:	46a1      	mov	r9, r4
 800e548:	4576      	cmp	r6, lr
 800e54a:	46f4      	mov	ip, lr
 800e54c:	d815      	bhi.n	800e57a <rshift+0x7e>
 800e54e:	1a9a      	subs	r2, r3, r2
 800e550:	0092      	lsls	r2, r2, #2
 800e552:	3a04      	subs	r2, #4
 800e554:	3501      	adds	r5, #1
 800e556:	42ae      	cmp	r6, r5
 800e558:	bf38      	it	cc
 800e55a:	2200      	movcc	r2, #0
 800e55c:	18a3      	adds	r3, r4, r2
 800e55e:	50a7      	str	r7, [r4, r2]
 800e560:	b107      	cbz	r7, 800e564 <rshift+0x68>
 800e562:	3304      	adds	r3, #4
 800e564:	1b1a      	subs	r2, r3, r4
 800e566:	42a3      	cmp	r3, r4
 800e568:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e56c:	bf08      	it	eq
 800e56e:	2300      	moveq	r3, #0
 800e570:	6102      	str	r2, [r0, #16]
 800e572:	bf08      	it	eq
 800e574:	6143      	streq	r3, [r0, #20]
 800e576:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e57a:	f8dc c000 	ldr.w	ip, [ip]
 800e57e:	fa0c fc08 	lsl.w	ip, ip, r8
 800e582:	ea4c 0707 	orr.w	r7, ip, r7
 800e586:	f849 7b04 	str.w	r7, [r9], #4
 800e58a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e58e:	40cf      	lsrs	r7, r1
 800e590:	e7da      	b.n	800e548 <rshift+0x4c>
 800e592:	f851 cb04 	ldr.w	ip, [r1], #4
 800e596:	f847 cf04 	str.w	ip, [r7, #4]!
 800e59a:	e7c3      	b.n	800e524 <rshift+0x28>
 800e59c:	4623      	mov	r3, r4
 800e59e:	e7e1      	b.n	800e564 <rshift+0x68>

0800e5a0 <__hexdig_fun>:
 800e5a0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e5a4:	2b09      	cmp	r3, #9
 800e5a6:	d802      	bhi.n	800e5ae <__hexdig_fun+0xe>
 800e5a8:	3820      	subs	r0, #32
 800e5aa:	b2c0      	uxtb	r0, r0
 800e5ac:	4770      	bx	lr
 800e5ae:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e5b2:	2b05      	cmp	r3, #5
 800e5b4:	d801      	bhi.n	800e5ba <__hexdig_fun+0x1a>
 800e5b6:	3847      	subs	r0, #71	@ 0x47
 800e5b8:	e7f7      	b.n	800e5aa <__hexdig_fun+0xa>
 800e5ba:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e5be:	2b05      	cmp	r3, #5
 800e5c0:	d801      	bhi.n	800e5c6 <__hexdig_fun+0x26>
 800e5c2:	3827      	subs	r0, #39	@ 0x27
 800e5c4:	e7f1      	b.n	800e5aa <__hexdig_fun+0xa>
 800e5c6:	2000      	movs	r0, #0
 800e5c8:	4770      	bx	lr
	...

0800e5cc <__gethex>:
 800e5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5d0:	b085      	sub	sp, #20
 800e5d2:	468a      	mov	sl, r1
 800e5d4:	9302      	str	r3, [sp, #8]
 800e5d6:	680b      	ldr	r3, [r1, #0]
 800e5d8:	9001      	str	r0, [sp, #4]
 800e5da:	4690      	mov	r8, r2
 800e5dc:	1c9c      	adds	r4, r3, #2
 800e5de:	46a1      	mov	r9, r4
 800e5e0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e5e4:	2830      	cmp	r0, #48	@ 0x30
 800e5e6:	d0fa      	beq.n	800e5de <__gethex+0x12>
 800e5e8:	eba9 0303 	sub.w	r3, r9, r3
 800e5ec:	f1a3 0b02 	sub.w	fp, r3, #2
 800e5f0:	f7ff ffd6 	bl	800e5a0 <__hexdig_fun>
 800e5f4:	4605      	mov	r5, r0
 800e5f6:	2800      	cmp	r0, #0
 800e5f8:	d168      	bne.n	800e6cc <__gethex+0x100>
 800e5fa:	49a0      	ldr	r1, [pc, #640]	@ (800e87c <__gethex+0x2b0>)
 800e5fc:	2201      	movs	r2, #1
 800e5fe:	4648      	mov	r0, r9
 800e600:	f7ff ff1f 	bl	800e442 <strncmp>
 800e604:	4607      	mov	r7, r0
 800e606:	2800      	cmp	r0, #0
 800e608:	d167      	bne.n	800e6da <__gethex+0x10e>
 800e60a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e60e:	4626      	mov	r6, r4
 800e610:	f7ff ffc6 	bl	800e5a0 <__hexdig_fun>
 800e614:	2800      	cmp	r0, #0
 800e616:	d062      	beq.n	800e6de <__gethex+0x112>
 800e618:	4623      	mov	r3, r4
 800e61a:	7818      	ldrb	r0, [r3, #0]
 800e61c:	2830      	cmp	r0, #48	@ 0x30
 800e61e:	4699      	mov	r9, r3
 800e620:	f103 0301 	add.w	r3, r3, #1
 800e624:	d0f9      	beq.n	800e61a <__gethex+0x4e>
 800e626:	f7ff ffbb 	bl	800e5a0 <__hexdig_fun>
 800e62a:	fab0 f580 	clz	r5, r0
 800e62e:	096d      	lsrs	r5, r5, #5
 800e630:	f04f 0b01 	mov.w	fp, #1
 800e634:	464a      	mov	r2, r9
 800e636:	4616      	mov	r6, r2
 800e638:	3201      	adds	r2, #1
 800e63a:	7830      	ldrb	r0, [r6, #0]
 800e63c:	f7ff ffb0 	bl	800e5a0 <__hexdig_fun>
 800e640:	2800      	cmp	r0, #0
 800e642:	d1f8      	bne.n	800e636 <__gethex+0x6a>
 800e644:	498d      	ldr	r1, [pc, #564]	@ (800e87c <__gethex+0x2b0>)
 800e646:	2201      	movs	r2, #1
 800e648:	4630      	mov	r0, r6
 800e64a:	f7ff fefa 	bl	800e442 <strncmp>
 800e64e:	2800      	cmp	r0, #0
 800e650:	d13f      	bne.n	800e6d2 <__gethex+0x106>
 800e652:	b944      	cbnz	r4, 800e666 <__gethex+0x9a>
 800e654:	1c74      	adds	r4, r6, #1
 800e656:	4622      	mov	r2, r4
 800e658:	4616      	mov	r6, r2
 800e65a:	3201      	adds	r2, #1
 800e65c:	7830      	ldrb	r0, [r6, #0]
 800e65e:	f7ff ff9f 	bl	800e5a0 <__hexdig_fun>
 800e662:	2800      	cmp	r0, #0
 800e664:	d1f8      	bne.n	800e658 <__gethex+0x8c>
 800e666:	1ba4      	subs	r4, r4, r6
 800e668:	00a7      	lsls	r7, r4, #2
 800e66a:	7833      	ldrb	r3, [r6, #0]
 800e66c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e670:	2b50      	cmp	r3, #80	@ 0x50
 800e672:	d13e      	bne.n	800e6f2 <__gethex+0x126>
 800e674:	7873      	ldrb	r3, [r6, #1]
 800e676:	2b2b      	cmp	r3, #43	@ 0x2b
 800e678:	d033      	beq.n	800e6e2 <__gethex+0x116>
 800e67a:	2b2d      	cmp	r3, #45	@ 0x2d
 800e67c:	d034      	beq.n	800e6e8 <__gethex+0x11c>
 800e67e:	1c71      	adds	r1, r6, #1
 800e680:	2400      	movs	r4, #0
 800e682:	7808      	ldrb	r0, [r1, #0]
 800e684:	f7ff ff8c 	bl	800e5a0 <__hexdig_fun>
 800e688:	1e43      	subs	r3, r0, #1
 800e68a:	b2db      	uxtb	r3, r3
 800e68c:	2b18      	cmp	r3, #24
 800e68e:	d830      	bhi.n	800e6f2 <__gethex+0x126>
 800e690:	f1a0 0210 	sub.w	r2, r0, #16
 800e694:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e698:	f7ff ff82 	bl	800e5a0 <__hexdig_fun>
 800e69c:	f100 3cff 	add.w	ip, r0, #4294967295
 800e6a0:	fa5f fc8c 	uxtb.w	ip, ip
 800e6a4:	f1bc 0f18 	cmp.w	ip, #24
 800e6a8:	f04f 030a 	mov.w	r3, #10
 800e6ac:	d91e      	bls.n	800e6ec <__gethex+0x120>
 800e6ae:	b104      	cbz	r4, 800e6b2 <__gethex+0xe6>
 800e6b0:	4252      	negs	r2, r2
 800e6b2:	4417      	add	r7, r2
 800e6b4:	f8ca 1000 	str.w	r1, [sl]
 800e6b8:	b1ed      	cbz	r5, 800e6f6 <__gethex+0x12a>
 800e6ba:	f1bb 0f00 	cmp.w	fp, #0
 800e6be:	bf0c      	ite	eq
 800e6c0:	2506      	moveq	r5, #6
 800e6c2:	2500      	movne	r5, #0
 800e6c4:	4628      	mov	r0, r5
 800e6c6:	b005      	add	sp, #20
 800e6c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6cc:	2500      	movs	r5, #0
 800e6ce:	462c      	mov	r4, r5
 800e6d0:	e7b0      	b.n	800e634 <__gethex+0x68>
 800e6d2:	2c00      	cmp	r4, #0
 800e6d4:	d1c7      	bne.n	800e666 <__gethex+0x9a>
 800e6d6:	4627      	mov	r7, r4
 800e6d8:	e7c7      	b.n	800e66a <__gethex+0x9e>
 800e6da:	464e      	mov	r6, r9
 800e6dc:	462f      	mov	r7, r5
 800e6de:	2501      	movs	r5, #1
 800e6e0:	e7c3      	b.n	800e66a <__gethex+0x9e>
 800e6e2:	2400      	movs	r4, #0
 800e6e4:	1cb1      	adds	r1, r6, #2
 800e6e6:	e7cc      	b.n	800e682 <__gethex+0xb6>
 800e6e8:	2401      	movs	r4, #1
 800e6ea:	e7fb      	b.n	800e6e4 <__gethex+0x118>
 800e6ec:	fb03 0002 	mla	r0, r3, r2, r0
 800e6f0:	e7ce      	b.n	800e690 <__gethex+0xc4>
 800e6f2:	4631      	mov	r1, r6
 800e6f4:	e7de      	b.n	800e6b4 <__gethex+0xe8>
 800e6f6:	eba6 0309 	sub.w	r3, r6, r9
 800e6fa:	3b01      	subs	r3, #1
 800e6fc:	4629      	mov	r1, r5
 800e6fe:	2b07      	cmp	r3, #7
 800e700:	dc0a      	bgt.n	800e718 <__gethex+0x14c>
 800e702:	9801      	ldr	r0, [sp, #4]
 800e704:	f7fd fdc0 	bl	800c288 <_Balloc>
 800e708:	4604      	mov	r4, r0
 800e70a:	b940      	cbnz	r0, 800e71e <__gethex+0x152>
 800e70c:	4b5c      	ldr	r3, [pc, #368]	@ (800e880 <__gethex+0x2b4>)
 800e70e:	4602      	mov	r2, r0
 800e710:	21e4      	movs	r1, #228	@ 0xe4
 800e712:	485c      	ldr	r0, [pc, #368]	@ (800e884 <__gethex+0x2b8>)
 800e714:	f7ff fec0 	bl	800e498 <__assert_func>
 800e718:	3101      	adds	r1, #1
 800e71a:	105b      	asrs	r3, r3, #1
 800e71c:	e7ef      	b.n	800e6fe <__gethex+0x132>
 800e71e:	f100 0a14 	add.w	sl, r0, #20
 800e722:	2300      	movs	r3, #0
 800e724:	4655      	mov	r5, sl
 800e726:	469b      	mov	fp, r3
 800e728:	45b1      	cmp	r9, r6
 800e72a:	d337      	bcc.n	800e79c <__gethex+0x1d0>
 800e72c:	f845 bb04 	str.w	fp, [r5], #4
 800e730:	eba5 050a 	sub.w	r5, r5, sl
 800e734:	10ad      	asrs	r5, r5, #2
 800e736:	6125      	str	r5, [r4, #16]
 800e738:	4658      	mov	r0, fp
 800e73a:	f7fd fe97 	bl	800c46c <__hi0bits>
 800e73e:	016d      	lsls	r5, r5, #5
 800e740:	f8d8 6000 	ldr.w	r6, [r8]
 800e744:	1a2d      	subs	r5, r5, r0
 800e746:	42b5      	cmp	r5, r6
 800e748:	dd54      	ble.n	800e7f4 <__gethex+0x228>
 800e74a:	1bad      	subs	r5, r5, r6
 800e74c:	4629      	mov	r1, r5
 800e74e:	4620      	mov	r0, r4
 800e750:	f7fe fa23 	bl	800cb9a <__any_on>
 800e754:	4681      	mov	r9, r0
 800e756:	b178      	cbz	r0, 800e778 <__gethex+0x1ac>
 800e758:	1e6b      	subs	r3, r5, #1
 800e75a:	1159      	asrs	r1, r3, #5
 800e75c:	f003 021f 	and.w	r2, r3, #31
 800e760:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e764:	f04f 0901 	mov.w	r9, #1
 800e768:	fa09 f202 	lsl.w	r2, r9, r2
 800e76c:	420a      	tst	r2, r1
 800e76e:	d003      	beq.n	800e778 <__gethex+0x1ac>
 800e770:	454b      	cmp	r3, r9
 800e772:	dc36      	bgt.n	800e7e2 <__gethex+0x216>
 800e774:	f04f 0902 	mov.w	r9, #2
 800e778:	4629      	mov	r1, r5
 800e77a:	4620      	mov	r0, r4
 800e77c:	f7ff febe 	bl	800e4fc <rshift>
 800e780:	442f      	add	r7, r5
 800e782:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e786:	42bb      	cmp	r3, r7
 800e788:	da42      	bge.n	800e810 <__gethex+0x244>
 800e78a:	9801      	ldr	r0, [sp, #4]
 800e78c:	4621      	mov	r1, r4
 800e78e:	f7fd fdbb 	bl	800c308 <_Bfree>
 800e792:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e794:	2300      	movs	r3, #0
 800e796:	6013      	str	r3, [r2, #0]
 800e798:	25a3      	movs	r5, #163	@ 0xa3
 800e79a:	e793      	b.n	800e6c4 <__gethex+0xf8>
 800e79c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e7a0:	2a2e      	cmp	r2, #46	@ 0x2e
 800e7a2:	d012      	beq.n	800e7ca <__gethex+0x1fe>
 800e7a4:	2b20      	cmp	r3, #32
 800e7a6:	d104      	bne.n	800e7b2 <__gethex+0x1e6>
 800e7a8:	f845 bb04 	str.w	fp, [r5], #4
 800e7ac:	f04f 0b00 	mov.w	fp, #0
 800e7b0:	465b      	mov	r3, fp
 800e7b2:	7830      	ldrb	r0, [r6, #0]
 800e7b4:	9303      	str	r3, [sp, #12]
 800e7b6:	f7ff fef3 	bl	800e5a0 <__hexdig_fun>
 800e7ba:	9b03      	ldr	r3, [sp, #12]
 800e7bc:	f000 000f 	and.w	r0, r0, #15
 800e7c0:	4098      	lsls	r0, r3
 800e7c2:	ea4b 0b00 	orr.w	fp, fp, r0
 800e7c6:	3304      	adds	r3, #4
 800e7c8:	e7ae      	b.n	800e728 <__gethex+0x15c>
 800e7ca:	45b1      	cmp	r9, r6
 800e7cc:	d8ea      	bhi.n	800e7a4 <__gethex+0x1d8>
 800e7ce:	492b      	ldr	r1, [pc, #172]	@ (800e87c <__gethex+0x2b0>)
 800e7d0:	9303      	str	r3, [sp, #12]
 800e7d2:	2201      	movs	r2, #1
 800e7d4:	4630      	mov	r0, r6
 800e7d6:	f7ff fe34 	bl	800e442 <strncmp>
 800e7da:	9b03      	ldr	r3, [sp, #12]
 800e7dc:	2800      	cmp	r0, #0
 800e7de:	d1e1      	bne.n	800e7a4 <__gethex+0x1d8>
 800e7e0:	e7a2      	b.n	800e728 <__gethex+0x15c>
 800e7e2:	1ea9      	subs	r1, r5, #2
 800e7e4:	4620      	mov	r0, r4
 800e7e6:	f7fe f9d8 	bl	800cb9a <__any_on>
 800e7ea:	2800      	cmp	r0, #0
 800e7ec:	d0c2      	beq.n	800e774 <__gethex+0x1a8>
 800e7ee:	f04f 0903 	mov.w	r9, #3
 800e7f2:	e7c1      	b.n	800e778 <__gethex+0x1ac>
 800e7f4:	da09      	bge.n	800e80a <__gethex+0x23e>
 800e7f6:	1b75      	subs	r5, r6, r5
 800e7f8:	4621      	mov	r1, r4
 800e7fa:	9801      	ldr	r0, [sp, #4]
 800e7fc:	462a      	mov	r2, r5
 800e7fe:	f7fd ff93 	bl	800c728 <__lshift>
 800e802:	1b7f      	subs	r7, r7, r5
 800e804:	4604      	mov	r4, r0
 800e806:	f100 0a14 	add.w	sl, r0, #20
 800e80a:	f04f 0900 	mov.w	r9, #0
 800e80e:	e7b8      	b.n	800e782 <__gethex+0x1b6>
 800e810:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e814:	42bd      	cmp	r5, r7
 800e816:	dd6f      	ble.n	800e8f8 <__gethex+0x32c>
 800e818:	1bed      	subs	r5, r5, r7
 800e81a:	42ae      	cmp	r6, r5
 800e81c:	dc34      	bgt.n	800e888 <__gethex+0x2bc>
 800e81e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e822:	2b02      	cmp	r3, #2
 800e824:	d022      	beq.n	800e86c <__gethex+0x2a0>
 800e826:	2b03      	cmp	r3, #3
 800e828:	d024      	beq.n	800e874 <__gethex+0x2a8>
 800e82a:	2b01      	cmp	r3, #1
 800e82c:	d115      	bne.n	800e85a <__gethex+0x28e>
 800e82e:	42ae      	cmp	r6, r5
 800e830:	d113      	bne.n	800e85a <__gethex+0x28e>
 800e832:	2e01      	cmp	r6, #1
 800e834:	d10b      	bne.n	800e84e <__gethex+0x282>
 800e836:	9a02      	ldr	r2, [sp, #8]
 800e838:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e83c:	6013      	str	r3, [r2, #0]
 800e83e:	2301      	movs	r3, #1
 800e840:	6123      	str	r3, [r4, #16]
 800e842:	f8ca 3000 	str.w	r3, [sl]
 800e846:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e848:	2562      	movs	r5, #98	@ 0x62
 800e84a:	601c      	str	r4, [r3, #0]
 800e84c:	e73a      	b.n	800e6c4 <__gethex+0xf8>
 800e84e:	1e71      	subs	r1, r6, #1
 800e850:	4620      	mov	r0, r4
 800e852:	f7fe f9a2 	bl	800cb9a <__any_on>
 800e856:	2800      	cmp	r0, #0
 800e858:	d1ed      	bne.n	800e836 <__gethex+0x26a>
 800e85a:	9801      	ldr	r0, [sp, #4]
 800e85c:	4621      	mov	r1, r4
 800e85e:	f7fd fd53 	bl	800c308 <_Bfree>
 800e862:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e864:	2300      	movs	r3, #0
 800e866:	6013      	str	r3, [r2, #0]
 800e868:	2550      	movs	r5, #80	@ 0x50
 800e86a:	e72b      	b.n	800e6c4 <__gethex+0xf8>
 800e86c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d1f3      	bne.n	800e85a <__gethex+0x28e>
 800e872:	e7e0      	b.n	800e836 <__gethex+0x26a>
 800e874:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e876:	2b00      	cmp	r3, #0
 800e878:	d1dd      	bne.n	800e836 <__gethex+0x26a>
 800e87a:	e7ee      	b.n	800e85a <__gethex+0x28e>
 800e87c:	0800faed 	.word	0x0800faed
 800e880:	0800fa83 	.word	0x0800fa83
 800e884:	0800fb5f 	.word	0x0800fb5f
 800e888:	1e6f      	subs	r7, r5, #1
 800e88a:	f1b9 0f00 	cmp.w	r9, #0
 800e88e:	d130      	bne.n	800e8f2 <__gethex+0x326>
 800e890:	b127      	cbz	r7, 800e89c <__gethex+0x2d0>
 800e892:	4639      	mov	r1, r7
 800e894:	4620      	mov	r0, r4
 800e896:	f7fe f980 	bl	800cb9a <__any_on>
 800e89a:	4681      	mov	r9, r0
 800e89c:	117a      	asrs	r2, r7, #5
 800e89e:	2301      	movs	r3, #1
 800e8a0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e8a4:	f007 071f 	and.w	r7, r7, #31
 800e8a8:	40bb      	lsls	r3, r7
 800e8aa:	4213      	tst	r3, r2
 800e8ac:	4629      	mov	r1, r5
 800e8ae:	4620      	mov	r0, r4
 800e8b0:	bf18      	it	ne
 800e8b2:	f049 0902 	orrne.w	r9, r9, #2
 800e8b6:	f7ff fe21 	bl	800e4fc <rshift>
 800e8ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e8be:	1b76      	subs	r6, r6, r5
 800e8c0:	2502      	movs	r5, #2
 800e8c2:	f1b9 0f00 	cmp.w	r9, #0
 800e8c6:	d047      	beq.n	800e958 <__gethex+0x38c>
 800e8c8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e8cc:	2b02      	cmp	r3, #2
 800e8ce:	d015      	beq.n	800e8fc <__gethex+0x330>
 800e8d0:	2b03      	cmp	r3, #3
 800e8d2:	d017      	beq.n	800e904 <__gethex+0x338>
 800e8d4:	2b01      	cmp	r3, #1
 800e8d6:	d109      	bne.n	800e8ec <__gethex+0x320>
 800e8d8:	f019 0f02 	tst.w	r9, #2
 800e8dc:	d006      	beq.n	800e8ec <__gethex+0x320>
 800e8de:	f8da 3000 	ldr.w	r3, [sl]
 800e8e2:	ea49 0903 	orr.w	r9, r9, r3
 800e8e6:	f019 0f01 	tst.w	r9, #1
 800e8ea:	d10e      	bne.n	800e90a <__gethex+0x33e>
 800e8ec:	f045 0510 	orr.w	r5, r5, #16
 800e8f0:	e032      	b.n	800e958 <__gethex+0x38c>
 800e8f2:	f04f 0901 	mov.w	r9, #1
 800e8f6:	e7d1      	b.n	800e89c <__gethex+0x2d0>
 800e8f8:	2501      	movs	r5, #1
 800e8fa:	e7e2      	b.n	800e8c2 <__gethex+0x2f6>
 800e8fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8fe:	f1c3 0301 	rsb	r3, r3, #1
 800e902:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e904:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e906:	2b00      	cmp	r3, #0
 800e908:	d0f0      	beq.n	800e8ec <__gethex+0x320>
 800e90a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e90e:	f104 0314 	add.w	r3, r4, #20
 800e912:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e916:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e91a:	f04f 0c00 	mov.w	ip, #0
 800e91e:	4618      	mov	r0, r3
 800e920:	f853 2b04 	ldr.w	r2, [r3], #4
 800e924:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e928:	d01b      	beq.n	800e962 <__gethex+0x396>
 800e92a:	3201      	adds	r2, #1
 800e92c:	6002      	str	r2, [r0, #0]
 800e92e:	2d02      	cmp	r5, #2
 800e930:	f104 0314 	add.w	r3, r4, #20
 800e934:	d13c      	bne.n	800e9b0 <__gethex+0x3e4>
 800e936:	f8d8 2000 	ldr.w	r2, [r8]
 800e93a:	3a01      	subs	r2, #1
 800e93c:	42b2      	cmp	r2, r6
 800e93e:	d109      	bne.n	800e954 <__gethex+0x388>
 800e940:	1171      	asrs	r1, r6, #5
 800e942:	2201      	movs	r2, #1
 800e944:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e948:	f006 061f 	and.w	r6, r6, #31
 800e94c:	fa02 f606 	lsl.w	r6, r2, r6
 800e950:	421e      	tst	r6, r3
 800e952:	d13a      	bne.n	800e9ca <__gethex+0x3fe>
 800e954:	f045 0520 	orr.w	r5, r5, #32
 800e958:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e95a:	601c      	str	r4, [r3, #0]
 800e95c:	9b02      	ldr	r3, [sp, #8]
 800e95e:	601f      	str	r7, [r3, #0]
 800e960:	e6b0      	b.n	800e6c4 <__gethex+0xf8>
 800e962:	4299      	cmp	r1, r3
 800e964:	f843 cc04 	str.w	ip, [r3, #-4]
 800e968:	d8d9      	bhi.n	800e91e <__gethex+0x352>
 800e96a:	68a3      	ldr	r3, [r4, #8]
 800e96c:	459b      	cmp	fp, r3
 800e96e:	db17      	blt.n	800e9a0 <__gethex+0x3d4>
 800e970:	6861      	ldr	r1, [r4, #4]
 800e972:	9801      	ldr	r0, [sp, #4]
 800e974:	3101      	adds	r1, #1
 800e976:	f7fd fc87 	bl	800c288 <_Balloc>
 800e97a:	4681      	mov	r9, r0
 800e97c:	b918      	cbnz	r0, 800e986 <__gethex+0x3ba>
 800e97e:	4b1a      	ldr	r3, [pc, #104]	@ (800e9e8 <__gethex+0x41c>)
 800e980:	4602      	mov	r2, r0
 800e982:	2184      	movs	r1, #132	@ 0x84
 800e984:	e6c5      	b.n	800e712 <__gethex+0x146>
 800e986:	6922      	ldr	r2, [r4, #16]
 800e988:	3202      	adds	r2, #2
 800e98a:	f104 010c 	add.w	r1, r4, #12
 800e98e:	0092      	lsls	r2, r2, #2
 800e990:	300c      	adds	r0, #12
 800e992:	f7fc fd0a 	bl	800b3aa <memcpy>
 800e996:	4621      	mov	r1, r4
 800e998:	9801      	ldr	r0, [sp, #4]
 800e99a:	f7fd fcb5 	bl	800c308 <_Bfree>
 800e99e:	464c      	mov	r4, r9
 800e9a0:	6923      	ldr	r3, [r4, #16]
 800e9a2:	1c5a      	adds	r2, r3, #1
 800e9a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e9a8:	6122      	str	r2, [r4, #16]
 800e9aa:	2201      	movs	r2, #1
 800e9ac:	615a      	str	r2, [r3, #20]
 800e9ae:	e7be      	b.n	800e92e <__gethex+0x362>
 800e9b0:	6922      	ldr	r2, [r4, #16]
 800e9b2:	455a      	cmp	r2, fp
 800e9b4:	dd0b      	ble.n	800e9ce <__gethex+0x402>
 800e9b6:	2101      	movs	r1, #1
 800e9b8:	4620      	mov	r0, r4
 800e9ba:	f7ff fd9f 	bl	800e4fc <rshift>
 800e9be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e9c2:	3701      	adds	r7, #1
 800e9c4:	42bb      	cmp	r3, r7
 800e9c6:	f6ff aee0 	blt.w	800e78a <__gethex+0x1be>
 800e9ca:	2501      	movs	r5, #1
 800e9cc:	e7c2      	b.n	800e954 <__gethex+0x388>
 800e9ce:	f016 061f 	ands.w	r6, r6, #31
 800e9d2:	d0fa      	beq.n	800e9ca <__gethex+0x3fe>
 800e9d4:	4453      	add	r3, sl
 800e9d6:	f1c6 0620 	rsb	r6, r6, #32
 800e9da:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e9de:	f7fd fd45 	bl	800c46c <__hi0bits>
 800e9e2:	42b0      	cmp	r0, r6
 800e9e4:	dbe7      	blt.n	800e9b6 <__gethex+0x3ea>
 800e9e6:	e7f0      	b.n	800e9ca <__gethex+0x3fe>
 800e9e8:	0800fa83 	.word	0x0800fa83

0800e9ec <L_shift>:
 800e9ec:	f1c2 0208 	rsb	r2, r2, #8
 800e9f0:	0092      	lsls	r2, r2, #2
 800e9f2:	b570      	push	{r4, r5, r6, lr}
 800e9f4:	f1c2 0620 	rsb	r6, r2, #32
 800e9f8:	6843      	ldr	r3, [r0, #4]
 800e9fa:	6804      	ldr	r4, [r0, #0]
 800e9fc:	fa03 f506 	lsl.w	r5, r3, r6
 800ea00:	432c      	orrs	r4, r5
 800ea02:	40d3      	lsrs	r3, r2
 800ea04:	6004      	str	r4, [r0, #0]
 800ea06:	f840 3f04 	str.w	r3, [r0, #4]!
 800ea0a:	4288      	cmp	r0, r1
 800ea0c:	d3f4      	bcc.n	800e9f8 <L_shift+0xc>
 800ea0e:	bd70      	pop	{r4, r5, r6, pc}

0800ea10 <__match>:
 800ea10:	b530      	push	{r4, r5, lr}
 800ea12:	6803      	ldr	r3, [r0, #0]
 800ea14:	3301      	adds	r3, #1
 800ea16:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea1a:	b914      	cbnz	r4, 800ea22 <__match+0x12>
 800ea1c:	6003      	str	r3, [r0, #0]
 800ea1e:	2001      	movs	r0, #1
 800ea20:	bd30      	pop	{r4, r5, pc}
 800ea22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea26:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ea2a:	2d19      	cmp	r5, #25
 800ea2c:	bf98      	it	ls
 800ea2e:	3220      	addls	r2, #32
 800ea30:	42a2      	cmp	r2, r4
 800ea32:	d0f0      	beq.n	800ea16 <__match+0x6>
 800ea34:	2000      	movs	r0, #0
 800ea36:	e7f3      	b.n	800ea20 <__match+0x10>

0800ea38 <__hexnan>:
 800ea38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea3c:	680b      	ldr	r3, [r1, #0]
 800ea3e:	6801      	ldr	r1, [r0, #0]
 800ea40:	115e      	asrs	r6, r3, #5
 800ea42:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ea46:	f013 031f 	ands.w	r3, r3, #31
 800ea4a:	b087      	sub	sp, #28
 800ea4c:	bf18      	it	ne
 800ea4e:	3604      	addne	r6, #4
 800ea50:	2500      	movs	r5, #0
 800ea52:	1f37      	subs	r7, r6, #4
 800ea54:	4682      	mov	sl, r0
 800ea56:	4690      	mov	r8, r2
 800ea58:	9301      	str	r3, [sp, #4]
 800ea5a:	f846 5c04 	str.w	r5, [r6, #-4]
 800ea5e:	46b9      	mov	r9, r7
 800ea60:	463c      	mov	r4, r7
 800ea62:	9502      	str	r5, [sp, #8]
 800ea64:	46ab      	mov	fp, r5
 800ea66:	784a      	ldrb	r2, [r1, #1]
 800ea68:	1c4b      	adds	r3, r1, #1
 800ea6a:	9303      	str	r3, [sp, #12]
 800ea6c:	b342      	cbz	r2, 800eac0 <__hexnan+0x88>
 800ea6e:	4610      	mov	r0, r2
 800ea70:	9105      	str	r1, [sp, #20]
 800ea72:	9204      	str	r2, [sp, #16]
 800ea74:	f7ff fd94 	bl	800e5a0 <__hexdig_fun>
 800ea78:	2800      	cmp	r0, #0
 800ea7a:	d151      	bne.n	800eb20 <__hexnan+0xe8>
 800ea7c:	9a04      	ldr	r2, [sp, #16]
 800ea7e:	9905      	ldr	r1, [sp, #20]
 800ea80:	2a20      	cmp	r2, #32
 800ea82:	d818      	bhi.n	800eab6 <__hexnan+0x7e>
 800ea84:	9b02      	ldr	r3, [sp, #8]
 800ea86:	459b      	cmp	fp, r3
 800ea88:	dd13      	ble.n	800eab2 <__hexnan+0x7a>
 800ea8a:	454c      	cmp	r4, r9
 800ea8c:	d206      	bcs.n	800ea9c <__hexnan+0x64>
 800ea8e:	2d07      	cmp	r5, #7
 800ea90:	dc04      	bgt.n	800ea9c <__hexnan+0x64>
 800ea92:	462a      	mov	r2, r5
 800ea94:	4649      	mov	r1, r9
 800ea96:	4620      	mov	r0, r4
 800ea98:	f7ff ffa8 	bl	800e9ec <L_shift>
 800ea9c:	4544      	cmp	r4, r8
 800ea9e:	d952      	bls.n	800eb46 <__hexnan+0x10e>
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	f1a4 0904 	sub.w	r9, r4, #4
 800eaa6:	f844 3c04 	str.w	r3, [r4, #-4]
 800eaaa:	f8cd b008 	str.w	fp, [sp, #8]
 800eaae:	464c      	mov	r4, r9
 800eab0:	461d      	mov	r5, r3
 800eab2:	9903      	ldr	r1, [sp, #12]
 800eab4:	e7d7      	b.n	800ea66 <__hexnan+0x2e>
 800eab6:	2a29      	cmp	r2, #41	@ 0x29
 800eab8:	d157      	bne.n	800eb6a <__hexnan+0x132>
 800eaba:	3102      	adds	r1, #2
 800eabc:	f8ca 1000 	str.w	r1, [sl]
 800eac0:	f1bb 0f00 	cmp.w	fp, #0
 800eac4:	d051      	beq.n	800eb6a <__hexnan+0x132>
 800eac6:	454c      	cmp	r4, r9
 800eac8:	d206      	bcs.n	800ead8 <__hexnan+0xa0>
 800eaca:	2d07      	cmp	r5, #7
 800eacc:	dc04      	bgt.n	800ead8 <__hexnan+0xa0>
 800eace:	462a      	mov	r2, r5
 800ead0:	4649      	mov	r1, r9
 800ead2:	4620      	mov	r0, r4
 800ead4:	f7ff ff8a 	bl	800e9ec <L_shift>
 800ead8:	4544      	cmp	r4, r8
 800eada:	d936      	bls.n	800eb4a <__hexnan+0x112>
 800eadc:	f1a8 0204 	sub.w	r2, r8, #4
 800eae0:	4623      	mov	r3, r4
 800eae2:	f853 1b04 	ldr.w	r1, [r3], #4
 800eae6:	f842 1f04 	str.w	r1, [r2, #4]!
 800eaea:	429f      	cmp	r7, r3
 800eaec:	d2f9      	bcs.n	800eae2 <__hexnan+0xaa>
 800eaee:	1b3b      	subs	r3, r7, r4
 800eaf0:	f023 0303 	bic.w	r3, r3, #3
 800eaf4:	3304      	adds	r3, #4
 800eaf6:	3401      	adds	r4, #1
 800eaf8:	3e03      	subs	r6, #3
 800eafa:	42b4      	cmp	r4, r6
 800eafc:	bf88      	it	hi
 800eafe:	2304      	movhi	r3, #4
 800eb00:	4443      	add	r3, r8
 800eb02:	2200      	movs	r2, #0
 800eb04:	f843 2b04 	str.w	r2, [r3], #4
 800eb08:	429f      	cmp	r7, r3
 800eb0a:	d2fb      	bcs.n	800eb04 <__hexnan+0xcc>
 800eb0c:	683b      	ldr	r3, [r7, #0]
 800eb0e:	b91b      	cbnz	r3, 800eb18 <__hexnan+0xe0>
 800eb10:	4547      	cmp	r7, r8
 800eb12:	d128      	bne.n	800eb66 <__hexnan+0x12e>
 800eb14:	2301      	movs	r3, #1
 800eb16:	603b      	str	r3, [r7, #0]
 800eb18:	2005      	movs	r0, #5
 800eb1a:	b007      	add	sp, #28
 800eb1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb20:	3501      	adds	r5, #1
 800eb22:	2d08      	cmp	r5, #8
 800eb24:	f10b 0b01 	add.w	fp, fp, #1
 800eb28:	dd06      	ble.n	800eb38 <__hexnan+0x100>
 800eb2a:	4544      	cmp	r4, r8
 800eb2c:	d9c1      	bls.n	800eab2 <__hexnan+0x7a>
 800eb2e:	2300      	movs	r3, #0
 800eb30:	f844 3c04 	str.w	r3, [r4, #-4]
 800eb34:	2501      	movs	r5, #1
 800eb36:	3c04      	subs	r4, #4
 800eb38:	6822      	ldr	r2, [r4, #0]
 800eb3a:	f000 000f 	and.w	r0, r0, #15
 800eb3e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800eb42:	6020      	str	r0, [r4, #0]
 800eb44:	e7b5      	b.n	800eab2 <__hexnan+0x7a>
 800eb46:	2508      	movs	r5, #8
 800eb48:	e7b3      	b.n	800eab2 <__hexnan+0x7a>
 800eb4a:	9b01      	ldr	r3, [sp, #4]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d0dd      	beq.n	800eb0c <__hexnan+0xd4>
 800eb50:	f1c3 0320 	rsb	r3, r3, #32
 800eb54:	f04f 32ff 	mov.w	r2, #4294967295
 800eb58:	40da      	lsrs	r2, r3
 800eb5a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800eb5e:	4013      	ands	r3, r2
 800eb60:	f846 3c04 	str.w	r3, [r6, #-4]
 800eb64:	e7d2      	b.n	800eb0c <__hexnan+0xd4>
 800eb66:	3f04      	subs	r7, #4
 800eb68:	e7d0      	b.n	800eb0c <__hexnan+0xd4>
 800eb6a:	2004      	movs	r0, #4
 800eb6c:	e7d5      	b.n	800eb1a <__hexnan+0xe2>

0800eb6e <__ascii_mbtowc>:
 800eb6e:	b082      	sub	sp, #8
 800eb70:	b901      	cbnz	r1, 800eb74 <__ascii_mbtowc+0x6>
 800eb72:	a901      	add	r1, sp, #4
 800eb74:	b142      	cbz	r2, 800eb88 <__ascii_mbtowc+0x1a>
 800eb76:	b14b      	cbz	r3, 800eb8c <__ascii_mbtowc+0x1e>
 800eb78:	7813      	ldrb	r3, [r2, #0]
 800eb7a:	600b      	str	r3, [r1, #0]
 800eb7c:	7812      	ldrb	r2, [r2, #0]
 800eb7e:	1e10      	subs	r0, r2, #0
 800eb80:	bf18      	it	ne
 800eb82:	2001      	movne	r0, #1
 800eb84:	b002      	add	sp, #8
 800eb86:	4770      	bx	lr
 800eb88:	4610      	mov	r0, r2
 800eb8a:	e7fb      	b.n	800eb84 <__ascii_mbtowc+0x16>
 800eb8c:	f06f 0001 	mvn.w	r0, #1
 800eb90:	e7f8      	b.n	800eb84 <__ascii_mbtowc+0x16>

0800eb92 <_realloc_r>:
 800eb92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb96:	4607      	mov	r7, r0
 800eb98:	4614      	mov	r4, r2
 800eb9a:	460d      	mov	r5, r1
 800eb9c:	b921      	cbnz	r1, 800eba8 <_realloc_r+0x16>
 800eb9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eba2:	4611      	mov	r1, r2
 800eba4:	f7fd bae4 	b.w	800c170 <_malloc_r>
 800eba8:	b92a      	cbnz	r2, 800ebb6 <_realloc_r+0x24>
 800ebaa:	f7fd fa6d 	bl	800c088 <_free_r>
 800ebae:	4625      	mov	r5, r4
 800ebb0:	4628      	mov	r0, r5
 800ebb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebb6:	f000 f8b2 	bl	800ed1e <_malloc_usable_size_r>
 800ebba:	4284      	cmp	r4, r0
 800ebbc:	4606      	mov	r6, r0
 800ebbe:	d802      	bhi.n	800ebc6 <_realloc_r+0x34>
 800ebc0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ebc4:	d8f4      	bhi.n	800ebb0 <_realloc_r+0x1e>
 800ebc6:	4621      	mov	r1, r4
 800ebc8:	4638      	mov	r0, r7
 800ebca:	f7fd fad1 	bl	800c170 <_malloc_r>
 800ebce:	4680      	mov	r8, r0
 800ebd0:	b908      	cbnz	r0, 800ebd6 <_realloc_r+0x44>
 800ebd2:	4645      	mov	r5, r8
 800ebd4:	e7ec      	b.n	800ebb0 <_realloc_r+0x1e>
 800ebd6:	42b4      	cmp	r4, r6
 800ebd8:	4622      	mov	r2, r4
 800ebda:	4629      	mov	r1, r5
 800ebdc:	bf28      	it	cs
 800ebde:	4632      	movcs	r2, r6
 800ebe0:	f7fc fbe3 	bl	800b3aa <memcpy>
 800ebe4:	4629      	mov	r1, r5
 800ebe6:	4638      	mov	r0, r7
 800ebe8:	f7fd fa4e 	bl	800c088 <_free_r>
 800ebec:	e7f1      	b.n	800ebd2 <_realloc_r+0x40>
	...

0800ebf0 <_strtoul_l.isra.0>:
 800ebf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ebf4:	4e34      	ldr	r6, [pc, #208]	@ (800ecc8 <_strtoul_l.isra.0+0xd8>)
 800ebf6:	4686      	mov	lr, r0
 800ebf8:	460d      	mov	r5, r1
 800ebfa:	4628      	mov	r0, r5
 800ebfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ec00:	5d37      	ldrb	r7, [r6, r4]
 800ec02:	f017 0708 	ands.w	r7, r7, #8
 800ec06:	d1f8      	bne.n	800ebfa <_strtoul_l.isra.0+0xa>
 800ec08:	2c2d      	cmp	r4, #45	@ 0x2d
 800ec0a:	d110      	bne.n	800ec2e <_strtoul_l.isra.0+0x3e>
 800ec0c:	782c      	ldrb	r4, [r5, #0]
 800ec0e:	2701      	movs	r7, #1
 800ec10:	1c85      	adds	r5, r0, #2
 800ec12:	f033 0010 	bics.w	r0, r3, #16
 800ec16:	d115      	bne.n	800ec44 <_strtoul_l.isra.0+0x54>
 800ec18:	2c30      	cmp	r4, #48	@ 0x30
 800ec1a:	d10d      	bne.n	800ec38 <_strtoul_l.isra.0+0x48>
 800ec1c:	7828      	ldrb	r0, [r5, #0]
 800ec1e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800ec22:	2858      	cmp	r0, #88	@ 0x58
 800ec24:	d108      	bne.n	800ec38 <_strtoul_l.isra.0+0x48>
 800ec26:	786c      	ldrb	r4, [r5, #1]
 800ec28:	3502      	adds	r5, #2
 800ec2a:	2310      	movs	r3, #16
 800ec2c:	e00a      	b.n	800ec44 <_strtoul_l.isra.0+0x54>
 800ec2e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ec30:	bf04      	itt	eq
 800ec32:	782c      	ldrbeq	r4, [r5, #0]
 800ec34:	1c85      	addeq	r5, r0, #2
 800ec36:	e7ec      	b.n	800ec12 <_strtoul_l.isra.0+0x22>
 800ec38:	2b00      	cmp	r3, #0
 800ec3a:	d1f6      	bne.n	800ec2a <_strtoul_l.isra.0+0x3a>
 800ec3c:	2c30      	cmp	r4, #48	@ 0x30
 800ec3e:	bf14      	ite	ne
 800ec40:	230a      	movne	r3, #10
 800ec42:	2308      	moveq	r3, #8
 800ec44:	f04f 38ff 	mov.w	r8, #4294967295
 800ec48:	2600      	movs	r6, #0
 800ec4a:	fbb8 f8f3 	udiv	r8, r8, r3
 800ec4e:	fb03 f908 	mul.w	r9, r3, r8
 800ec52:	ea6f 0909 	mvn.w	r9, r9
 800ec56:	4630      	mov	r0, r6
 800ec58:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ec5c:	f1bc 0f09 	cmp.w	ip, #9
 800ec60:	d810      	bhi.n	800ec84 <_strtoul_l.isra.0+0x94>
 800ec62:	4664      	mov	r4, ip
 800ec64:	42a3      	cmp	r3, r4
 800ec66:	dd1e      	ble.n	800eca6 <_strtoul_l.isra.0+0xb6>
 800ec68:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ec6c:	d007      	beq.n	800ec7e <_strtoul_l.isra.0+0x8e>
 800ec6e:	4580      	cmp	r8, r0
 800ec70:	d316      	bcc.n	800eca0 <_strtoul_l.isra.0+0xb0>
 800ec72:	d101      	bne.n	800ec78 <_strtoul_l.isra.0+0x88>
 800ec74:	45a1      	cmp	r9, r4
 800ec76:	db13      	blt.n	800eca0 <_strtoul_l.isra.0+0xb0>
 800ec78:	fb00 4003 	mla	r0, r0, r3, r4
 800ec7c:	2601      	movs	r6, #1
 800ec7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ec82:	e7e9      	b.n	800ec58 <_strtoul_l.isra.0+0x68>
 800ec84:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ec88:	f1bc 0f19 	cmp.w	ip, #25
 800ec8c:	d801      	bhi.n	800ec92 <_strtoul_l.isra.0+0xa2>
 800ec8e:	3c37      	subs	r4, #55	@ 0x37
 800ec90:	e7e8      	b.n	800ec64 <_strtoul_l.isra.0+0x74>
 800ec92:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ec96:	f1bc 0f19 	cmp.w	ip, #25
 800ec9a:	d804      	bhi.n	800eca6 <_strtoul_l.isra.0+0xb6>
 800ec9c:	3c57      	subs	r4, #87	@ 0x57
 800ec9e:	e7e1      	b.n	800ec64 <_strtoul_l.isra.0+0x74>
 800eca0:	f04f 36ff 	mov.w	r6, #4294967295
 800eca4:	e7eb      	b.n	800ec7e <_strtoul_l.isra.0+0x8e>
 800eca6:	1c73      	adds	r3, r6, #1
 800eca8:	d106      	bne.n	800ecb8 <_strtoul_l.isra.0+0xc8>
 800ecaa:	2322      	movs	r3, #34	@ 0x22
 800ecac:	f8ce 3000 	str.w	r3, [lr]
 800ecb0:	4630      	mov	r0, r6
 800ecb2:	b932      	cbnz	r2, 800ecc2 <_strtoul_l.isra.0+0xd2>
 800ecb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecb8:	b107      	cbz	r7, 800ecbc <_strtoul_l.isra.0+0xcc>
 800ecba:	4240      	negs	r0, r0
 800ecbc:	2a00      	cmp	r2, #0
 800ecbe:	d0f9      	beq.n	800ecb4 <_strtoul_l.isra.0+0xc4>
 800ecc0:	b106      	cbz	r6, 800ecc4 <_strtoul_l.isra.0+0xd4>
 800ecc2:	1e69      	subs	r1, r5, #1
 800ecc4:	6011      	str	r1, [r2, #0]
 800ecc6:	e7f5      	b.n	800ecb4 <_strtoul_l.isra.0+0xc4>
 800ecc8:	0800fd11 	.word	0x0800fd11

0800eccc <_strtoul_r>:
 800eccc:	f7ff bf90 	b.w	800ebf0 <_strtoul_l.isra.0>

0800ecd0 <__ascii_wctomb>:
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	4608      	mov	r0, r1
 800ecd4:	b141      	cbz	r1, 800ece8 <__ascii_wctomb+0x18>
 800ecd6:	2aff      	cmp	r2, #255	@ 0xff
 800ecd8:	d904      	bls.n	800ece4 <__ascii_wctomb+0x14>
 800ecda:	228a      	movs	r2, #138	@ 0x8a
 800ecdc:	601a      	str	r2, [r3, #0]
 800ecde:	f04f 30ff 	mov.w	r0, #4294967295
 800ece2:	4770      	bx	lr
 800ece4:	700a      	strb	r2, [r1, #0]
 800ece6:	2001      	movs	r0, #1
 800ece8:	4770      	bx	lr
	...

0800ecec <fiprintf>:
 800ecec:	b40e      	push	{r1, r2, r3}
 800ecee:	b503      	push	{r0, r1, lr}
 800ecf0:	4601      	mov	r1, r0
 800ecf2:	ab03      	add	r3, sp, #12
 800ecf4:	4805      	ldr	r0, [pc, #20]	@ (800ed0c <fiprintf+0x20>)
 800ecf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecfa:	6800      	ldr	r0, [r0, #0]
 800ecfc:	9301      	str	r3, [sp, #4]
 800ecfe:	f000 f83f 	bl	800ed80 <_vfiprintf_r>
 800ed02:	b002      	add	sp, #8
 800ed04:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed08:	b003      	add	sp, #12
 800ed0a:	4770      	bx	lr
 800ed0c:	20000044 	.word	0x20000044

0800ed10 <abort>:
 800ed10:	b508      	push	{r3, lr}
 800ed12:	2006      	movs	r0, #6
 800ed14:	f000 fa08 	bl	800f128 <raise>
 800ed18:	2001      	movs	r0, #1
 800ed1a:	f7f3 f993 	bl	8002044 <_exit>

0800ed1e <_malloc_usable_size_r>:
 800ed1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed22:	1f18      	subs	r0, r3, #4
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	bfbc      	itt	lt
 800ed28:	580b      	ldrlt	r3, [r1, r0]
 800ed2a:	18c0      	addlt	r0, r0, r3
 800ed2c:	4770      	bx	lr

0800ed2e <__sfputc_r>:
 800ed2e:	6893      	ldr	r3, [r2, #8]
 800ed30:	3b01      	subs	r3, #1
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	b410      	push	{r4}
 800ed36:	6093      	str	r3, [r2, #8]
 800ed38:	da08      	bge.n	800ed4c <__sfputc_r+0x1e>
 800ed3a:	6994      	ldr	r4, [r2, #24]
 800ed3c:	42a3      	cmp	r3, r4
 800ed3e:	db01      	blt.n	800ed44 <__sfputc_r+0x16>
 800ed40:	290a      	cmp	r1, #10
 800ed42:	d103      	bne.n	800ed4c <__sfputc_r+0x1e>
 800ed44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed48:	f000 b932 	b.w	800efb0 <__swbuf_r>
 800ed4c:	6813      	ldr	r3, [r2, #0]
 800ed4e:	1c58      	adds	r0, r3, #1
 800ed50:	6010      	str	r0, [r2, #0]
 800ed52:	7019      	strb	r1, [r3, #0]
 800ed54:	4608      	mov	r0, r1
 800ed56:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ed5a:	4770      	bx	lr

0800ed5c <__sfputs_r>:
 800ed5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed5e:	4606      	mov	r6, r0
 800ed60:	460f      	mov	r7, r1
 800ed62:	4614      	mov	r4, r2
 800ed64:	18d5      	adds	r5, r2, r3
 800ed66:	42ac      	cmp	r4, r5
 800ed68:	d101      	bne.n	800ed6e <__sfputs_r+0x12>
 800ed6a:	2000      	movs	r0, #0
 800ed6c:	e007      	b.n	800ed7e <__sfputs_r+0x22>
 800ed6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed72:	463a      	mov	r2, r7
 800ed74:	4630      	mov	r0, r6
 800ed76:	f7ff ffda 	bl	800ed2e <__sfputc_r>
 800ed7a:	1c43      	adds	r3, r0, #1
 800ed7c:	d1f3      	bne.n	800ed66 <__sfputs_r+0xa>
 800ed7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ed80 <_vfiprintf_r>:
 800ed80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed84:	460d      	mov	r5, r1
 800ed86:	b09d      	sub	sp, #116	@ 0x74
 800ed88:	4614      	mov	r4, r2
 800ed8a:	4698      	mov	r8, r3
 800ed8c:	4606      	mov	r6, r0
 800ed8e:	b118      	cbz	r0, 800ed98 <_vfiprintf_r+0x18>
 800ed90:	6a03      	ldr	r3, [r0, #32]
 800ed92:	b90b      	cbnz	r3, 800ed98 <_vfiprintf_r+0x18>
 800ed94:	f7fc f9b0 	bl	800b0f8 <__sinit>
 800ed98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed9a:	07d9      	lsls	r1, r3, #31
 800ed9c:	d405      	bmi.n	800edaa <_vfiprintf_r+0x2a>
 800ed9e:	89ab      	ldrh	r3, [r5, #12]
 800eda0:	059a      	lsls	r2, r3, #22
 800eda2:	d402      	bmi.n	800edaa <_vfiprintf_r+0x2a>
 800eda4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eda6:	f7fc fafe 	bl	800b3a6 <__retarget_lock_acquire_recursive>
 800edaa:	89ab      	ldrh	r3, [r5, #12]
 800edac:	071b      	lsls	r3, r3, #28
 800edae:	d501      	bpl.n	800edb4 <_vfiprintf_r+0x34>
 800edb0:	692b      	ldr	r3, [r5, #16]
 800edb2:	b99b      	cbnz	r3, 800eddc <_vfiprintf_r+0x5c>
 800edb4:	4629      	mov	r1, r5
 800edb6:	4630      	mov	r0, r6
 800edb8:	f000 f938 	bl	800f02c <__swsetup_r>
 800edbc:	b170      	cbz	r0, 800eddc <_vfiprintf_r+0x5c>
 800edbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800edc0:	07dc      	lsls	r4, r3, #31
 800edc2:	d504      	bpl.n	800edce <_vfiprintf_r+0x4e>
 800edc4:	f04f 30ff 	mov.w	r0, #4294967295
 800edc8:	b01d      	add	sp, #116	@ 0x74
 800edca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edce:	89ab      	ldrh	r3, [r5, #12]
 800edd0:	0598      	lsls	r0, r3, #22
 800edd2:	d4f7      	bmi.n	800edc4 <_vfiprintf_r+0x44>
 800edd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800edd6:	f7fc fae7 	bl	800b3a8 <__retarget_lock_release_recursive>
 800edda:	e7f3      	b.n	800edc4 <_vfiprintf_r+0x44>
 800eddc:	2300      	movs	r3, #0
 800edde:	9309      	str	r3, [sp, #36]	@ 0x24
 800ede0:	2320      	movs	r3, #32
 800ede2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ede6:	f8cd 800c 	str.w	r8, [sp, #12]
 800edea:	2330      	movs	r3, #48	@ 0x30
 800edec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ef9c <_vfiprintf_r+0x21c>
 800edf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800edf4:	f04f 0901 	mov.w	r9, #1
 800edf8:	4623      	mov	r3, r4
 800edfa:	469a      	mov	sl, r3
 800edfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee00:	b10a      	cbz	r2, 800ee06 <_vfiprintf_r+0x86>
 800ee02:	2a25      	cmp	r2, #37	@ 0x25
 800ee04:	d1f9      	bne.n	800edfa <_vfiprintf_r+0x7a>
 800ee06:	ebba 0b04 	subs.w	fp, sl, r4
 800ee0a:	d00b      	beq.n	800ee24 <_vfiprintf_r+0xa4>
 800ee0c:	465b      	mov	r3, fp
 800ee0e:	4622      	mov	r2, r4
 800ee10:	4629      	mov	r1, r5
 800ee12:	4630      	mov	r0, r6
 800ee14:	f7ff ffa2 	bl	800ed5c <__sfputs_r>
 800ee18:	3001      	adds	r0, #1
 800ee1a:	f000 80a7 	beq.w	800ef6c <_vfiprintf_r+0x1ec>
 800ee1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ee20:	445a      	add	r2, fp
 800ee22:	9209      	str	r2, [sp, #36]	@ 0x24
 800ee24:	f89a 3000 	ldrb.w	r3, [sl]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	f000 809f 	beq.w	800ef6c <_vfiprintf_r+0x1ec>
 800ee2e:	2300      	movs	r3, #0
 800ee30:	f04f 32ff 	mov.w	r2, #4294967295
 800ee34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee38:	f10a 0a01 	add.w	sl, sl, #1
 800ee3c:	9304      	str	r3, [sp, #16]
 800ee3e:	9307      	str	r3, [sp, #28]
 800ee40:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ee44:	931a      	str	r3, [sp, #104]	@ 0x68
 800ee46:	4654      	mov	r4, sl
 800ee48:	2205      	movs	r2, #5
 800ee4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee4e:	4853      	ldr	r0, [pc, #332]	@ (800ef9c <_vfiprintf_r+0x21c>)
 800ee50:	f7f1 f9be 	bl	80001d0 <memchr>
 800ee54:	9a04      	ldr	r2, [sp, #16]
 800ee56:	b9d8      	cbnz	r0, 800ee90 <_vfiprintf_r+0x110>
 800ee58:	06d1      	lsls	r1, r2, #27
 800ee5a:	bf44      	itt	mi
 800ee5c:	2320      	movmi	r3, #32
 800ee5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee62:	0713      	lsls	r3, r2, #28
 800ee64:	bf44      	itt	mi
 800ee66:	232b      	movmi	r3, #43	@ 0x2b
 800ee68:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ee6c:	f89a 3000 	ldrb.w	r3, [sl]
 800ee70:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee72:	d015      	beq.n	800eea0 <_vfiprintf_r+0x120>
 800ee74:	9a07      	ldr	r2, [sp, #28]
 800ee76:	4654      	mov	r4, sl
 800ee78:	2000      	movs	r0, #0
 800ee7a:	f04f 0c0a 	mov.w	ip, #10
 800ee7e:	4621      	mov	r1, r4
 800ee80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee84:	3b30      	subs	r3, #48	@ 0x30
 800ee86:	2b09      	cmp	r3, #9
 800ee88:	d94b      	bls.n	800ef22 <_vfiprintf_r+0x1a2>
 800ee8a:	b1b0      	cbz	r0, 800eeba <_vfiprintf_r+0x13a>
 800ee8c:	9207      	str	r2, [sp, #28]
 800ee8e:	e014      	b.n	800eeba <_vfiprintf_r+0x13a>
 800ee90:	eba0 0308 	sub.w	r3, r0, r8
 800ee94:	fa09 f303 	lsl.w	r3, r9, r3
 800ee98:	4313      	orrs	r3, r2
 800ee9a:	9304      	str	r3, [sp, #16]
 800ee9c:	46a2      	mov	sl, r4
 800ee9e:	e7d2      	b.n	800ee46 <_vfiprintf_r+0xc6>
 800eea0:	9b03      	ldr	r3, [sp, #12]
 800eea2:	1d19      	adds	r1, r3, #4
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	9103      	str	r1, [sp, #12]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	bfbb      	ittet	lt
 800eeac:	425b      	neglt	r3, r3
 800eeae:	f042 0202 	orrlt.w	r2, r2, #2
 800eeb2:	9307      	strge	r3, [sp, #28]
 800eeb4:	9307      	strlt	r3, [sp, #28]
 800eeb6:	bfb8      	it	lt
 800eeb8:	9204      	strlt	r2, [sp, #16]
 800eeba:	7823      	ldrb	r3, [r4, #0]
 800eebc:	2b2e      	cmp	r3, #46	@ 0x2e
 800eebe:	d10a      	bne.n	800eed6 <_vfiprintf_r+0x156>
 800eec0:	7863      	ldrb	r3, [r4, #1]
 800eec2:	2b2a      	cmp	r3, #42	@ 0x2a
 800eec4:	d132      	bne.n	800ef2c <_vfiprintf_r+0x1ac>
 800eec6:	9b03      	ldr	r3, [sp, #12]
 800eec8:	1d1a      	adds	r2, r3, #4
 800eeca:	681b      	ldr	r3, [r3, #0]
 800eecc:	9203      	str	r2, [sp, #12]
 800eece:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eed2:	3402      	adds	r4, #2
 800eed4:	9305      	str	r3, [sp, #20]
 800eed6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800efac <_vfiprintf_r+0x22c>
 800eeda:	7821      	ldrb	r1, [r4, #0]
 800eedc:	2203      	movs	r2, #3
 800eede:	4650      	mov	r0, sl
 800eee0:	f7f1 f976 	bl	80001d0 <memchr>
 800eee4:	b138      	cbz	r0, 800eef6 <_vfiprintf_r+0x176>
 800eee6:	9b04      	ldr	r3, [sp, #16]
 800eee8:	eba0 000a 	sub.w	r0, r0, sl
 800eeec:	2240      	movs	r2, #64	@ 0x40
 800eeee:	4082      	lsls	r2, r0
 800eef0:	4313      	orrs	r3, r2
 800eef2:	3401      	adds	r4, #1
 800eef4:	9304      	str	r3, [sp, #16]
 800eef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eefa:	4829      	ldr	r0, [pc, #164]	@ (800efa0 <_vfiprintf_r+0x220>)
 800eefc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ef00:	2206      	movs	r2, #6
 800ef02:	f7f1 f965 	bl	80001d0 <memchr>
 800ef06:	2800      	cmp	r0, #0
 800ef08:	d03f      	beq.n	800ef8a <_vfiprintf_r+0x20a>
 800ef0a:	4b26      	ldr	r3, [pc, #152]	@ (800efa4 <_vfiprintf_r+0x224>)
 800ef0c:	bb1b      	cbnz	r3, 800ef56 <_vfiprintf_r+0x1d6>
 800ef0e:	9b03      	ldr	r3, [sp, #12]
 800ef10:	3307      	adds	r3, #7
 800ef12:	f023 0307 	bic.w	r3, r3, #7
 800ef16:	3308      	adds	r3, #8
 800ef18:	9303      	str	r3, [sp, #12]
 800ef1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef1c:	443b      	add	r3, r7
 800ef1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef20:	e76a      	b.n	800edf8 <_vfiprintf_r+0x78>
 800ef22:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef26:	460c      	mov	r4, r1
 800ef28:	2001      	movs	r0, #1
 800ef2a:	e7a8      	b.n	800ee7e <_vfiprintf_r+0xfe>
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	3401      	adds	r4, #1
 800ef30:	9305      	str	r3, [sp, #20]
 800ef32:	4619      	mov	r1, r3
 800ef34:	f04f 0c0a 	mov.w	ip, #10
 800ef38:	4620      	mov	r0, r4
 800ef3a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef3e:	3a30      	subs	r2, #48	@ 0x30
 800ef40:	2a09      	cmp	r2, #9
 800ef42:	d903      	bls.n	800ef4c <_vfiprintf_r+0x1cc>
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d0c6      	beq.n	800eed6 <_vfiprintf_r+0x156>
 800ef48:	9105      	str	r1, [sp, #20]
 800ef4a:	e7c4      	b.n	800eed6 <_vfiprintf_r+0x156>
 800ef4c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef50:	4604      	mov	r4, r0
 800ef52:	2301      	movs	r3, #1
 800ef54:	e7f0      	b.n	800ef38 <_vfiprintf_r+0x1b8>
 800ef56:	ab03      	add	r3, sp, #12
 800ef58:	9300      	str	r3, [sp, #0]
 800ef5a:	462a      	mov	r2, r5
 800ef5c:	4b12      	ldr	r3, [pc, #72]	@ (800efa8 <_vfiprintf_r+0x228>)
 800ef5e:	a904      	add	r1, sp, #16
 800ef60:	4630      	mov	r0, r6
 800ef62:	f7fb fa79 	bl	800a458 <_printf_float>
 800ef66:	4607      	mov	r7, r0
 800ef68:	1c78      	adds	r0, r7, #1
 800ef6a:	d1d6      	bne.n	800ef1a <_vfiprintf_r+0x19a>
 800ef6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ef6e:	07d9      	lsls	r1, r3, #31
 800ef70:	d405      	bmi.n	800ef7e <_vfiprintf_r+0x1fe>
 800ef72:	89ab      	ldrh	r3, [r5, #12]
 800ef74:	059a      	lsls	r2, r3, #22
 800ef76:	d402      	bmi.n	800ef7e <_vfiprintf_r+0x1fe>
 800ef78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ef7a:	f7fc fa15 	bl	800b3a8 <__retarget_lock_release_recursive>
 800ef7e:	89ab      	ldrh	r3, [r5, #12]
 800ef80:	065b      	lsls	r3, r3, #25
 800ef82:	f53f af1f 	bmi.w	800edc4 <_vfiprintf_r+0x44>
 800ef86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ef88:	e71e      	b.n	800edc8 <_vfiprintf_r+0x48>
 800ef8a:	ab03      	add	r3, sp, #12
 800ef8c:	9300      	str	r3, [sp, #0]
 800ef8e:	462a      	mov	r2, r5
 800ef90:	4b05      	ldr	r3, [pc, #20]	@ (800efa8 <_vfiprintf_r+0x228>)
 800ef92:	a904      	add	r1, sp, #16
 800ef94:	4630      	mov	r0, r6
 800ef96:	f7fb fcf7 	bl	800a988 <_printf_i>
 800ef9a:	e7e4      	b.n	800ef66 <_vfiprintf_r+0x1e6>
 800ef9c:	0800faef 	.word	0x0800faef
 800efa0:	0800faf9 	.word	0x0800faf9
 800efa4:	0800a459 	.word	0x0800a459
 800efa8:	0800ed5d 	.word	0x0800ed5d
 800efac:	0800faf5 	.word	0x0800faf5

0800efb0 <__swbuf_r>:
 800efb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efb2:	460e      	mov	r6, r1
 800efb4:	4614      	mov	r4, r2
 800efb6:	4605      	mov	r5, r0
 800efb8:	b118      	cbz	r0, 800efc2 <__swbuf_r+0x12>
 800efba:	6a03      	ldr	r3, [r0, #32]
 800efbc:	b90b      	cbnz	r3, 800efc2 <__swbuf_r+0x12>
 800efbe:	f7fc f89b 	bl	800b0f8 <__sinit>
 800efc2:	69a3      	ldr	r3, [r4, #24]
 800efc4:	60a3      	str	r3, [r4, #8]
 800efc6:	89a3      	ldrh	r3, [r4, #12]
 800efc8:	071a      	lsls	r2, r3, #28
 800efca:	d501      	bpl.n	800efd0 <__swbuf_r+0x20>
 800efcc:	6923      	ldr	r3, [r4, #16]
 800efce:	b943      	cbnz	r3, 800efe2 <__swbuf_r+0x32>
 800efd0:	4621      	mov	r1, r4
 800efd2:	4628      	mov	r0, r5
 800efd4:	f000 f82a 	bl	800f02c <__swsetup_r>
 800efd8:	b118      	cbz	r0, 800efe2 <__swbuf_r+0x32>
 800efda:	f04f 37ff 	mov.w	r7, #4294967295
 800efde:	4638      	mov	r0, r7
 800efe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800efe2:	6823      	ldr	r3, [r4, #0]
 800efe4:	6922      	ldr	r2, [r4, #16]
 800efe6:	1a98      	subs	r0, r3, r2
 800efe8:	6963      	ldr	r3, [r4, #20]
 800efea:	b2f6      	uxtb	r6, r6
 800efec:	4283      	cmp	r3, r0
 800efee:	4637      	mov	r7, r6
 800eff0:	dc05      	bgt.n	800effe <__swbuf_r+0x4e>
 800eff2:	4621      	mov	r1, r4
 800eff4:	4628      	mov	r0, r5
 800eff6:	f7ff f96f 	bl	800e2d8 <_fflush_r>
 800effa:	2800      	cmp	r0, #0
 800effc:	d1ed      	bne.n	800efda <__swbuf_r+0x2a>
 800effe:	68a3      	ldr	r3, [r4, #8]
 800f000:	3b01      	subs	r3, #1
 800f002:	60a3      	str	r3, [r4, #8]
 800f004:	6823      	ldr	r3, [r4, #0]
 800f006:	1c5a      	adds	r2, r3, #1
 800f008:	6022      	str	r2, [r4, #0]
 800f00a:	701e      	strb	r6, [r3, #0]
 800f00c:	6962      	ldr	r2, [r4, #20]
 800f00e:	1c43      	adds	r3, r0, #1
 800f010:	429a      	cmp	r2, r3
 800f012:	d004      	beq.n	800f01e <__swbuf_r+0x6e>
 800f014:	89a3      	ldrh	r3, [r4, #12]
 800f016:	07db      	lsls	r3, r3, #31
 800f018:	d5e1      	bpl.n	800efde <__swbuf_r+0x2e>
 800f01a:	2e0a      	cmp	r6, #10
 800f01c:	d1df      	bne.n	800efde <__swbuf_r+0x2e>
 800f01e:	4621      	mov	r1, r4
 800f020:	4628      	mov	r0, r5
 800f022:	f7ff f959 	bl	800e2d8 <_fflush_r>
 800f026:	2800      	cmp	r0, #0
 800f028:	d0d9      	beq.n	800efde <__swbuf_r+0x2e>
 800f02a:	e7d6      	b.n	800efda <__swbuf_r+0x2a>

0800f02c <__swsetup_r>:
 800f02c:	b538      	push	{r3, r4, r5, lr}
 800f02e:	4b29      	ldr	r3, [pc, #164]	@ (800f0d4 <__swsetup_r+0xa8>)
 800f030:	4605      	mov	r5, r0
 800f032:	6818      	ldr	r0, [r3, #0]
 800f034:	460c      	mov	r4, r1
 800f036:	b118      	cbz	r0, 800f040 <__swsetup_r+0x14>
 800f038:	6a03      	ldr	r3, [r0, #32]
 800f03a:	b90b      	cbnz	r3, 800f040 <__swsetup_r+0x14>
 800f03c:	f7fc f85c 	bl	800b0f8 <__sinit>
 800f040:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f044:	0719      	lsls	r1, r3, #28
 800f046:	d422      	bmi.n	800f08e <__swsetup_r+0x62>
 800f048:	06da      	lsls	r2, r3, #27
 800f04a:	d407      	bmi.n	800f05c <__swsetup_r+0x30>
 800f04c:	2209      	movs	r2, #9
 800f04e:	602a      	str	r2, [r5, #0]
 800f050:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f054:	81a3      	strh	r3, [r4, #12]
 800f056:	f04f 30ff 	mov.w	r0, #4294967295
 800f05a:	e033      	b.n	800f0c4 <__swsetup_r+0x98>
 800f05c:	0758      	lsls	r0, r3, #29
 800f05e:	d512      	bpl.n	800f086 <__swsetup_r+0x5a>
 800f060:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f062:	b141      	cbz	r1, 800f076 <__swsetup_r+0x4a>
 800f064:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f068:	4299      	cmp	r1, r3
 800f06a:	d002      	beq.n	800f072 <__swsetup_r+0x46>
 800f06c:	4628      	mov	r0, r5
 800f06e:	f7fd f80b 	bl	800c088 <_free_r>
 800f072:	2300      	movs	r3, #0
 800f074:	6363      	str	r3, [r4, #52]	@ 0x34
 800f076:	89a3      	ldrh	r3, [r4, #12]
 800f078:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f07c:	81a3      	strh	r3, [r4, #12]
 800f07e:	2300      	movs	r3, #0
 800f080:	6063      	str	r3, [r4, #4]
 800f082:	6923      	ldr	r3, [r4, #16]
 800f084:	6023      	str	r3, [r4, #0]
 800f086:	89a3      	ldrh	r3, [r4, #12]
 800f088:	f043 0308 	orr.w	r3, r3, #8
 800f08c:	81a3      	strh	r3, [r4, #12]
 800f08e:	6923      	ldr	r3, [r4, #16]
 800f090:	b94b      	cbnz	r3, 800f0a6 <__swsetup_r+0x7a>
 800f092:	89a3      	ldrh	r3, [r4, #12]
 800f094:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f098:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f09c:	d003      	beq.n	800f0a6 <__swsetup_r+0x7a>
 800f09e:	4621      	mov	r1, r4
 800f0a0:	4628      	mov	r0, r5
 800f0a2:	f000 f883 	bl	800f1ac <__smakebuf_r>
 800f0a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0aa:	f013 0201 	ands.w	r2, r3, #1
 800f0ae:	d00a      	beq.n	800f0c6 <__swsetup_r+0x9a>
 800f0b0:	2200      	movs	r2, #0
 800f0b2:	60a2      	str	r2, [r4, #8]
 800f0b4:	6962      	ldr	r2, [r4, #20]
 800f0b6:	4252      	negs	r2, r2
 800f0b8:	61a2      	str	r2, [r4, #24]
 800f0ba:	6922      	ldr	r2, [r4, #16]
 800f0bc:	b942      	cbnz	r2, 800f0d0 <__swsetup_r+0xa4>
 800f0be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f0c2:	d1c5      	bne.n	800f050 <__swsetup_r+0x24>
 800f0c4:	bd38      	pop	{r3, r4, r5, pc}
 800f0c6:	0799      	lsls	r1, r3, #30
 800f0c8:	bf58      	it	pl
 800f0ca:	6962      	ldrpl	r2, [r4, #20]
 800f0cc:	60a2      	str	r2, [r4, #8]
 800f0ce:	e7f4      	b.n	800f0ba <__swsetup_r+0x8e>
 800f0d0:	2000      	movs	r0, #0
 800f0d2:	e7f7      	b.n	800f0c4 <__swsetup_r+0x98>
 800f0d4:	20000044 	.word	0x20000044

0800f0d8 <_raise_r>:
 800f0d8:	291f      	cmp	r1, #31
 800f0da:	b538      	push	{r3, r4, r5, lr}
 800f0dc:	4605      	mov	r5, r0
 800f0de:	460c      	mov	r4, r1
 800f0e0:	d904      	bls.n	800f0ec <_raise_r+0x14>
 800f0e2:	2316      	movs	r3, #22
 800f0e4:	6003      	str	r3, [r0, #0]
 800f0e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f0ea:	bd38      	pop	{r3, r4, r5, pc}
 800f0ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f0ee:	b112      	cbz	r2, 800f0f6 <_raise_r+0x1e>
 800f0f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f0f4:	b94b      	cbnz	r3, 800f10a <_raise_r+0x32>
 800f0f6:	4628      	mov	r0, r5
 800f0f8:	f000 f830 	bl	800f15c <_getpid_r>
 800f0fc:	4622      	mov	r2, r4
 800f0fe:	4601      	mov	r1, r0
 800f100:	4628      	mov	r0, r5
 800f102:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f106:	f000 b817 	b.w	800f138 <_kill_r>
 800f10a:	2b01      	cmp	r3, #1
 800f10c:	d00a      	beq.n	800f124 <_raise_r+0x4c>
 800f10e:	1c59      	adds	r1, r3, #1
 800f110:	d103      	bne.n	800f11a <_raise_r+0x42>
 800f112:	2316      	movs	r3, #22
 800f114:	6003      	str	r3, [r0, #0]
 800f116:	2001      	movs	r0, #1
 800f118:	e7e7      	b.n	800f0ea <_raise_r+0x12>
 800f11a:	2100      	movs	r1, #0
 800f11c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f120:	4620      	mov	r0, r4
 800f122:	4798      	blx	r3
 800f124:	2000      	movs	r0, #0
 800f126:	e7e0      	b.n	800f0ea <_raise_r+0x12>

0800f128 <raise>:
 800f128:	4b02      	ldr	r3, [pc, #8]	@ (800f134 <raise+0xc>)
 800f12a:	4601      	mov	r1, r0
 800f12c:	6818      	ldr	r0, [r3, #0]
 800f12e:	f7ff bfd3 	b.w	800f0d8 <_raise_r>
 800f132:	bf00      	nop
 800f134:	20000044 	.word	0x20000044

0800f138 <_kill_r>:
 800f138:	b538      	push	{r3, r4, r5, lr}
 800f13a:	4d07      	ldr	r5, [pc, #28]	@ (800f158 <_kill_r+0x20>)
 800f13c:	2300      	movs	r3, #0
 800f13e:	4604      	mov	r4, r0
 800f140:	4608      	mov	r0, r1
 800f142:	4611      	mov	r1, r2
 800f144:	602b      	str	r3, [r5, #0]
 800f146:	f7f2 ff6d 	bl	8002024 <_kill>
 800f14a:	1c43      	adds	r3, r0, #1
 800f14c:	d102      	bne.n	800f154 <_kill_r+0x1c>
 800f14e:	682b      	ldr	r3, [r5, #0]
 800f150:	b103      	cbz	r3, 800f154 <_kill_r+0x1c>
 800f152:	6023      	str	r3, [r4, #0]
 800f154:	bd38      	pop	{r3, r4, r5, pc}
 800f156:	bf00      	nop
 800f158:	20001694 	.word	0x20001694

0800f15c <_getpid_r>:
 800f15c:	f7f2 bf5a 	b.w	8002014 <_getpid>

0800f160 <__swhatbuf_r>:
 800f160:	b570      	push	{r4, r5, r6, lr}
 800f162:	460c      	mov	r4, r1
 800f164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f168:	2900      	cmp	r1, #0
 800f16a:	b096      	sub	sp, #88	@ 0x58
 800f16c:	4615      	mov	r5, r2
 800f16e:	461e      	mov	r6, r3
 800f170:	da0d      	bge.n	800f18e <__swhatbuf_r+0x2e>
 800f172:	89a3      	ldrh	r3, [r4, #12]
 800f174:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f178:	f04f 0100 	mov.w	r1, #0
 800f17c:	bf14      	ite	ne
 800f17e:	2340      	movne	r3, #64	@ 0x40
 800f180:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f184:	2000      	movs	r0, #0
 800f186:	6031      	str	r1, [r6, #0]
 800f188:	602b      	str	r3, [r5, #0]
 800f18a:	b016      	add	sp, #88	@ 0x58
 800f18c:	bd70      	pop	{r4, r5, r6, pc}
 800f18e:	466a      	mov	r2, sp
 800f190:	f000 f848 	bl	800f224 <_fstat_r>
 800f194:	2800      	cmp	r0, #0
 800f196:	dbec      	blt.n	800f172 <__swhatbuf_r+0x12>
 800f198:	9901      	ldr	r1, [sp, #4]
 800f19a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f19e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f1a2:	4259      	negs	r1, r3
 800f1a4:	4159      	adcs	r1, r3
 800f1a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f1aa:	e7eb      	b.n	800f184 <__swhatbuf_r+0x24>

0800f1ac <__smakebuf_r>:
 800f1ac:	898b      	ldrh	r3, [r1, #12]
 800f1ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f1b0:	079d      	lsls	r5, r3, #30
 800f1b2:	4606      	mov	r6, r0
 800f1b4:	460c      	mov	r4, r1
 800f1b6:	d507      	bpl.n	800f1c8 <__smakebuf_r+0x1c>
 800f1b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f1bc:	6023      	str	r3, [r4, #0]
 800f1be:	6123      	str	r3, [r4, #16]
 800f1c0:	2301      	movs	r3, #1
 800f1c2:	6163      	str	r3, [r4, #20]
 800f1c4:	b003      	add	sp, #12
 800f1c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f1c8:	ab01      	add	r3, sp, #4
 800f1ca:	466a      	mov	r2, sp
 800f1cc:	f7ff ffc8 	bl	800f160 <__swhatbuf_r>
 800f1d0:	9f00      	ldr	r7, [sp, #0]
 800f1d2:	4605      	mov	r5, r0
 800f1d4:	4639      	mov	r1, r7
 800f1d6:	4630      	mov	r0, r6
 800f1d8:	f7fc ffca 	bl	800c170 <_malloc_r>
 800f1dc:	b948      	cbnz	r0, 800f1f2 <__smakebuf_r+0x46>
 800f1de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1e2:	059a      	lsls	r2, r3, #22
 800f1e4:	d4ee      	bmi.n	800f1c4 <__smakebuf_r+0x18>
 800f1e6:	f023 0303 	bic.w	r3, r3, #3
 800f1ea:	f043 0302 	orr.w	r3, r3, #2
 800f1ee:	81a3      	strh	r3, [r4, #12]
 800f1f0:	e7e2      	b.n	800f1b8 <__smakebuf_r+0xc>
 800f1f2:	89a3      	ldrh	r3, [r4, #12]
 800f1f4:	6020      	str	r0, [r4, #0]
 800f1f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1fa:	81a3      	strh	r3, [r4, #12]
 800f1fc:	9b01      	ldr	r3, [sp, #4]
 800f1fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f202:	b15b      	cbz	r3, 800f21c <__smakebuf_r+0x70>
 800f204:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f208:	4630      	mov	r0, r6
 800f20a:	f000 f81d 	bl	800f248 <_isatty_r>
 800f20e:	b128      	cbz	r0, 800f21c <__smakebuf_r+0x70>
 800f210:	89a3      	ldrh	r3, [r4, #12]
 800f212:	f023 0303 	bic.w	r3, r3, #3
 800f216:	f043 0301 	orr.w	r3, r3, #1
 800f21a:	81a3      	strh	r3, [r4, #12]
 800f21c:	89a3      	ldrh	r3, [r4, #12]
 800f21e:	431d      	orrs	r5, r3
 800f220:	81a5      	strh	r5, [r4, #12]
 800f222:	e7cf      	b.n	800f1c4 <__smakebuf_r+0x18>

0800f224 <_fstat_r>:
 800f224:	b538      	push	{r3, r4, r5, lr}
 800f226:	4d07      	ldr	r5, [pc, #28]	@ (800f244 <_fstat_r+0x20>)
 800f228:	2300      	movs	r3, #0
 800f22a:	4604      	mov	r4, r0
 800f22c:	4608      	mov	r0, r1
 800f22e:	4611      	mov	r1, r2
 800f230:	602b      	str	r3, [r5, #0]
 800f232:	f7f2 ff57 	bl	80020e4 <_fstat>
 800f236:	1c43      	adds	r3, r0, #1
 800f238:	d102      	bne.n	800f240 <_fstat_r+0x1c>
 800f23a:	682b      	ldr	r3, [r5, #0]
 800f23c:	b103      	cbz	r3, 800f240 <_fstat_r+0x1c>
 800f23e:	6023      	str	r3, [r4, #0]
 800f240:	bd38      	pop	{r3, r4, r5, pc}
 800f242:	bf00      	nop
 800f244:	20001694 	.word	0x20001694

0800f248 <_isatty_r>:
 800f248:	b538      	push	{r3, r4, r5, lr}
 800f24a:	4d06      	ldr	r5, [pc, #24]	@ (800f264 <_isatty_r+0x1c>)
 800f24c:	2300      	movs	r3, #0
 800f24e:	4604      	mov	r4, r0
 800f250:	4608      	mov	r0, r1
 800f252:	602b      	str	r3, [r5, #0]
 800f254:	f7f2 ff56 	bl	8002104 <_isatty>
 800f258:	1c43      	adds	r3, r0, #1
 800f25a:	d102      	bne.n	800f262 <_isatty_r+0x1a>
 800f25c:	682b      	ldr	r3, [r5, #0]
 800f25e:	b103      	cbz	r3, 800f262 <_isatty_r+0x1a>
 800f260:	6023      	str	r3, [r4, #0]
 800f262:	bd38      	pop	{r3, r4, r5, pc}
 800f264:	20001694 	.word	0x20001694

0800f268 <_init>:
 800f268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f26a:	bf00      	nop
 800f26c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f26e:	bc08      	pop	{r3}
 800f270:	469e      	mov	lr, r3
 800f272:	4770      	bx	lr

0800f274 <_fini>:
 800f274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f276:	bf00      	nop
 800f278:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f27a:	bc08      	pop	{r3}
 800f27c:	469e      	mov	lr, r3
 800f27e:	4770      	bx	lr
