Release 14.2 Map P.28xd (lin64)
Xilinx Mapping Report File for Design 'motherboard'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o motherboard_map.ncd motherboard.ngd motherboard.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Tue Nov 25 19:23:36 2014

Design Summary
--------------
Number of errors:      0
Number of warnings:  195
Slice Logic Utilization:
  Number of Slice Registers:                 3,765 out of  69,120    5%
    Number used as Flip Flops:               3,735
    Number used as Latches:                     30
  Number of Slice LUTs:                      5,712 out of  69,120    8%
    Number used as logic:                    5,117 out of  69,120    7%
      Number using O6 output only:           4,616
      Number using O5 output only:             125
      Number using O5 and O6:                  376
    Number used as Memory:                     579 out of  17,920    3%
      Number used as Shift Register:           579
        Number using O6 output only:           577
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:        16
  Number of route-thrus:                       155
    Number using O6 output only:               136
    Number using O5 output only:                17
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 2,451 out of  17,280   14%
  Number of LUT Flip Flop pairs used:        7,401
    Number with an unused Flip Flop:         3,636 out of   7,401   49%
    Number with an unused LUT:               1,689 out of   7,401   22%
    Number of fully used LUT-FF pairs:       2,076 out of   7,401   28%
    Number of unique control sets:             168
    Number of slice register sites lost
      to control set restrictions:             295 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        19 out of     640    2%
    Number of LOCed IOBs:                       19 out of      19  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     108 out of     148   72%
    Number using BlockRAM only:                108
    Total primitives used:
      Number of 36k BlockRAM used:             104
      Number of 18k BlockRAM used:               4
    Total Memory used (KB):                  3,816 out of   5,328   71%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of BSCANs:                              1 out of       4   25%
  Number of DSP48Es:                             1 out of      64    1%

  Number of RPM macros:           10
Average Fanout of Non-Clock Nets:                4.59

Peak Memory Usage:  1134 MB
Total REAL time to MAP completion:  57 secs 
Total CPU time to MAP completion:   55 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your license support version '2014.11' for ISE expires in
5 days after which you will not qualify for Xilinx software updates or new
releases.
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s5/rommod/crc/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[24].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[25].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[26].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[27].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[28].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[29].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[30].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[31].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   s7/nero/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ram
   loop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_r
   amb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_r
   amb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_r
   amb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_r
   amb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_r
   amb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_r
   amb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_r
   amb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_r
   amb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_r
   amb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_r
   amb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_r
   amb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_r
   amb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_r
   amb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_r
   amb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_r
   amb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_r
   amb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_r
   amb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_r
   amb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_r
   amb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_r
   amb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_r
   amb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_r
   amb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_r
   amb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_r
   amb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_r
   amb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_r
   amb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_r
   amb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_r
   amb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_r
   amb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_r
   amb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_r
   amb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_r
   amb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_r
   amb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_r
   amb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_r
   amb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_r
   amb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_r
   amb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_r
   amb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_r
   amb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_r
   amb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_r
   amb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_r
   amb36/U_RAMB36
   of frag REGCLKAU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_r
   amb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_r
   amb36/U_RAMB36
   of frag REGCLKAL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_r
   amb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_r
   amb36/U_RAMB36
   of frag REGCLKBU connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_r
   amb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_r
   amb36/U_RAMB36
   of frag REGCLKBL connected to power/ground net
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I
   _V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_r
   amb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Place:644 - A clock IOB clock component is not placed at an optimal
   clock IOB site. The clock IOB component <KEYBOARD_CLK> is placed at site
   <T26>. The clock IO site can use the fast path between the IO and the Clock
   buffer/GCLK if the IOB is placed in the master Clock IOB Site. This is
   normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint was applied on
   COMP.PIN <KEYBOARD_CLK.PAD> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN. The use of
   this override is highly discouraged as it may lead to very poor timing
   results. It is recommended that this error condition be corrected in the
   design.
WARNING:PhysDesignRules:372 - Gated clock. Clock net xiow_n is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   s4/wrt_dma_pg_reg_n_INV_729_o is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net s9/i8255/pds is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   s8/i8253/vcs/C1/READ/MODE[5]_PWR_155_o_Mux_9_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   s1/i8259/eoir[4]_GND_65_o_equal_97_o is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.

Section 3 - Informational
-------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'/afs/ece.cmu.edu/support/synopsys/license.dat:2101@xilinx-lice.ece.cmu.edu:/afs
/ece.cmu.edu/support/xilinx/license.dat:/afs/ece/support/mgc/license.dat:/afs/ec
e/support/synopsys/license.dat:/usr/cds/share/license/license.dat:/afs/ece/suppo
rt/cds/share/image/usr/cds/tda-2.1.4/license.dat:/afs/ece/support/synopsys/licen
se.dat:/afs/ece.cmu.edu/support/synplicity/sun4_55/image/usr/local/synplcty/lice
nse.dat'.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
INFO:LIT:243 - Logical network icon_control0<10> has no load.
INFO:LIT:395 - The above info message is repeated 22 more times for the
   following (max. 5 shown):
   icon_control0<11>,
   icon_control0<15>,
   icon_control0<16>,
   icon_control0<22>,
   icon_control0<17>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  44 block(s) removed
 351 block(s) optimized away
  31 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
The signal "icon_control0<10>" is sourceless and has been removed.
The signal "icon_control0<11>" is sourceless and has been removed.
The signal "icon_control0<15>" is sourceless and has been removed.
The signal "icon_control0<16>" is sourceless and has been removed.
The signal "icon_control0<22>" is sourceless and has been removed.
The signal "icon_control0<17>" is sourceless and has been removed.
The signal "icon_control0<23>" is sourceless and has been removed.
The signal "icon_control0<18>" is sourceless and has been removed.
The signal "icon_control0<24>" is sourceless and has been removed.
The signal "icon_control0<30>" is sourceless and has been removed.
The signal "icon_control0<25>" is sourceless and has been removed.
The signal "icon_control0<31>" is sourceless and has been removed.
The signal "icon_control0<26>" is sourceless and has been removed.
The signal "icon_control0<32>" is sourceless and has been removed.
The signal "icon_control0<7>" is sourceless and has been removed.
The signal "icon_control0<27>" is sourceless and has been removed.
The signal "icon_control0<33>" is sourceless and has been removed.
The signal "icon_control0<28>" is sourceless and has been removed.
The signal "icon_control0<34>" is sourceless and has been removed.
The signal "icon_control0<29>" is sourceless and has been removed.
The signal "icon_control0<35>" is sourceless and has been removed.
The signal "s7/nero/N0" is sourceless and has been removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE"
(ROM) removed.
The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE"
(ROM) removed.
 Sourceless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE"
(ROM) removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[28].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[29].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[30].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[31].U_GAND_SRL_SLICE/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		s0/vgamod/char_rom/XST_GND
VCC 		s0/vgamod/char_rom/XST_VCC
GND 		s0/vgamod/ram_2k_attr_3/XST_GND
VCC 		s0/vgamod/ram_2k_attr_3/XST_VCC
GND 		s0/vgamod/ram_2k_char_3/XST_GND
VCC 		s0/vgamod/ram_2k_char_3/XST_VCC
GND 		s5/rommod/crc/XST_GND
VCC 		s5/rommod/crc/XST_VCC
GND 		s7/nero/XST_GND
VCC 		s7/nero/XST_VCC
GND 		s9/keyboard/keyloadmod/gamerom/XST_GND
VCC 		s9/keyboard/keyloadmod/gamerom/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| GPIO_DIP_SW1                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_DIP_SW2                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_LED_0                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_LED_1                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GPIO_SW_C                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_SW_E                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPIO_SW_W                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| HDR1_2                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| HDR1_4                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| HDR1_6                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| HDR1_8                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| HDR1_10                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| HDR1_12                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| HDR1_14                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| HDR1_16                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| KEYBOARD_CLK                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| KEYBOARD_DATA                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| PIEZO_SPEAKER                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| USER_CLK                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_SCNT_CMP/I_C
S_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_WCNT_HCMP/I
_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_WCNT_LCMP/I
_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_
GAND_SRL_SET/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_
GAND_SRL_SET/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0_I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
