
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+932 (git sha1 4072a966, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing ILANG frontend.
Input filename: design.il

2. Printing statistics.

=== marlann_compute_mul2 ===

   Number of wires:                 12
   Number of wire bits:            193
   Number of public wires:          10
   Number of public wire bits:     161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $dff                            6
     $mul                            2

=== marlann_compute ===

   Number of wires:                343
   Number of wire bits:           5981
   Number of public wires:          87
   Number of public wire bits:    1977
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                375
     $add                           26
     $and                            7
     $anyseq                        22
     $assert                         2
     $assume                         1
     $dff                           49
     $eq                            57
     $gt                             9
     $logic_and                     15
     $logic_not                     12
     $logic_or                      14
     $mem                            2
     $mux                          115
     $ne                             1
     $not                            1
     $or                             3
     $pmux                           2
     $reduce_and                     2
     $reduce_bool                   10
     $reduce_or                     15
     $sshr                           2
     marlann_compute_mul2            8

=== design hierarchy ===

   marlann_compute                   1
     marlann_compute_mul2            8

   Number of wires:                439
   Number of wire bits:           7525
   Number of public wires:         167
   Number of public wire bits:    3265
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                431
     $add                           26
     $and                            7
     $anyseq                        22
     $assert                         2
     $assume                         1
     $dff                           97
     $eq                            57
     $gt                             9
     $logic_and                     15
     $logic_not                     12
     $logic_or                      14
     $mem                            2
     $mul                           16
     $mux                          115
     $ne                             1
     $not                            1
     $or                             3
     $pmux                           2
     $reduce_and                     2
     $reduce_bool                   10
     $reduce_or                     15
     $sshr                           2

3. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module marlann_compute_mul2.
Creating SMT-LIBv2 representation of module marlann_compute.

End of script. Logfile hash: eca0363d24
CPU: user 0.03s system 0.00s, MEM: 47.22 MB total, 10.16 MB resident
Yosys 0.9+932 (git sha1 4072a966, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 57% 2x write_smt2 (0 sec), 42% 2x read_ilang (0 sec), ...
