// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        exp_x_32_address0,
        exp_x_32_ce0,
        exp_x_32_q0,
        exp_x_96_address0,
        exp_x_96_ce0,
        exp_x_96_q0,
        exp_x_160_address0,
        exp_x_160_ce0,
        exp_x_160_q0,
        exp_x_224_address0,
        exp_x_224_ce0,
        exp_x_224_q0,
        select_ln1106_2,
        sum_63,
        select_ln1106,
        exp_x_33_address0,
        exp_x_33_ce0,
        exp_x_33_q0,
        exp_x_97_address0,
        exp_x_97_ce0,
        exp_x_97_q0,
        exp_x_161_address0,
        exp_x_161_ce0,
        exp_x_161_q0,
        exp_x_225_address0,
        exp_x_225_ce0,
        exp_x_225_q0,
        exp_x_34_address0,
        exp_x_34_ce0,
        exp_x_34_q0,
        exp_x_98_address0,
        exp_x_98_ce0,
        exp_x_98_q0,
        exp_x_162_address0,
        exp_x_162_ce0,
        exp_x_162_q0,
        exp_x_226_address0,
        exp_x_226_ce0,
        exp_x_226_q0,
        exp_x_35_address0,
        exp_x_35_ce0,
        exp_x_35_q0,
        exp_x_99_address0,
        exp_x_99_ce0,
        exp_x_99_q0,
        exp_x_163_address0,
        exp_x_163_ce0,
        exp_x_163_q0,
        exp_x_227_address0,
        exp_x_227_ce0,
        exp_x_227_q0,
        exp_x_36_address0,
        exp_x_36_ce0,
        exp_x_36_q0,
        exp_x_100_address0,
        exp_x_100_ce0,
        exp_x_100_q0,
        exp_x_164_address0,
        exp_x_164_ce0,
        exp_x_164_q0,
        exp_x_228_address0,
        exp_x_228_ce0,
        exp_x_228_q0,
        exp_x_37_address0,
        exp_x_37_ce0,
        exp_x_37_q0,
        exp_x_101_address0,
        exp_x_101_ce0,
        exp_x_101_q0,
        exp_x_165_address0,
        exp_x_165_ce0,
        exp_x_165_q0,
        exp_x_229_address0,
        exp_x_229_ce0,
        exp_x_229_q0,
        exp_x_38_address0,
        exp_x_38_ce0,
        exp_x_38_q0,
        exp_x_102_address0,
        exp_x_102_ce0,
        exp_x_102_q0,
        exp_x_166_address0,
        exp_x_166_ce0,
        exp_x_166_q0,
        exp_x_230_address0,
        exp_x_230_ce0,
        exp_x_230_q0,
        exp_x_39_address0,
        exp_x_39_ce0,
        exp_x_39_q0,
        exp_x_103_address0,
        exp_x_103_ce0,
        exp_x_103_q0,
        exp_x_167_address0,
        exp_x_167_ce0,
        exp_x_167_q0,
        exp_x_231_address0,
        exp_x_231_ce0,
        exp_x_231_q0,
        exp_x_40_address0,
        exp_x_40_ce0,
        exp_x_40_q0,
        exp_x_104_address0,
        exp_x_104_ce0,
        exp_x_104_q0,
        exp_x_168_address0,
        exp_x_168_ce0,
        exp_x_168_q0,
        exp_x_232_address0,
        exp_x_232_ce0,
        exp_x_232_q0,
        exp_x_41_address0,
        exp_x_41_ce0,
        exp_x_41_q0,
        exp_x_105_address0,
        exp_x_105_ce0,
        exp_x_105_q0,
        exp_x_169_address0,
        exp_x_169_ce0,
        exp_x_169_q0,
        exp_x_233_address0,
        exp_x_233_ce0,
        exp_x_233_q0,
        exp_x_42_address0,
        exp_x_42_ce0,
        exp_x_42_q0,
        exp_x_106_address0,
        exp_x_106_ce0,
        exp_x_106_q0,
        exp_x_170_address0,
        exp_x_170_ce0,
        exp_x_170_q0,
        exp_x_234_address0,
        exp_x_234_ce0,
        exp_x_234_q0,
        exp_x_43_address0,
        exp_x_43_ce0,
        exp_x_43_q0,
        exp_x_107_address0,
        exp_x_107_ce0,
        exp_x_107_q0,
        exp_x_171_address0,
        exp_x_171_ce0,
        exp_x_171_q0,
        exp_x_235_address0,
        exp_x_235_ce0,
        exp_x_235_q0,
        exp_x_44_address0,
        exp_x_44_ce0,
        exp_x_44_q0,
        exp_x_108_address0,
        exp_x_108_ce0,
        exp_x_108_q0,
        exp_x_172_address0,
        exp_x_172_ce0,
        exp_x_172_q0,
        exp_x_236_address0,
        exp_x_236_ce0,
        exp_x_236_q0,
        exp_x_45_address0,
        exp_x_45_ce0,
        exp_x_45_q0,
        exp_x_109_address0,
        exp_x_109_ce0,
        exp_x_109_q0,
        exp_x_173_address0,
        exp_x_173_ce0,
        exp_x_173_q0,
        exp_x_237_address0,
        exp_x_237_ce0,
        exp_x_237_q0,
        exp_x_46_address0,
        exp_x_46_ce0,
        exp_x_46_q0,
        exp_x_110_address0,
        exp_x_110_ce0,
        exp_x_110_q0,
        exp_x_174_address0,
        exp_x_174_ce0,
        exp_x_174_q0,
        exp_x_238_address0,
        exp_x_238_ce0,
        exp_x_238_q0,
        exp_x_47_address0,
        exp_x_47_ce0,
        exp_x_47_q0,
        exp_x_111_address0,
        exp_x_111_ce0,
        exp_x_111_q0,
        exp_x_175_address0,
        exp_x_175_ce0,
        exp_x_175_q0,
        exp_x_239_address0,
        exp_x_239_ce0,
        exp_x_239_q0,
        exp_x_48_address0,
        exp_x_48_ce0,
        exp_x_48_q0,
        exp_x_112_address0,
        exp_x_112_ce0,
        exp_x_112_q0,
        exp_x_176_address0,
        exp_x_176_ce0,
        exp_x_176_q0,
        exp_x_240_address0,
        exp_x_240_ce0,
        exp_x_240_q0,
        exp_x_49_address0,
        exp_x_49_ce0,
        exp_x_49_q0,
        exp_x_113_address0,
        exp_x_113_ce0,
        exp_x_113_q0,
        exp_x_177_address0,
        exp_x_177_ce0,
        exp_x_177_q0,
        exp_x_241_address0,
        exp_x_241_ce0,
        exp_x_241_q0,
        exp_x_50_address0,
        exp_x_50_ce0,
        exp_x_50_q0,
        exp_x_114_address0,
        exp_x_114_ce0,
        exp_x_114_q0,
        exp_x_178_address0,
        exp_x_178_ce0,
        exp_x_178_q0,
        exp_x_242_address0,
        exp_x_242_ce0,
        exp_x_242_q0,
        exp_x_51_address0,
        exp_x_51_ce0,
        exp_x_51_q0,
        exp_x_115_address0,
        exp_x_115_ce0,
        exp_x_115_q0,
        exp_x_179_address0,
        exp_x_179_ce0,
        exp_x_179_q0,
        exp_x_243_address0,
        exp_x_243_ce0,
        exp_x_243_q0,
        exp_x_52_address0,
        exp_x_52_ce0,
        exp_x_52_q0,
        exp_x_116_address0,
        exp_x_116_ce0,
        exp_x_116_q0,
        exp_x_180_address0,
        exp_x_180_ce0,
        exp_x_180_q0,
        exp_x_244_address0,
        exp_x_244_ce0,
        exp_x_244_q0,
        exp_x_53_address0,
        exp_x_53_ce0,
        exp_x_53_q0,
        exp_x_117_address0,
        exp_x_117_ce0,
        exp_x_117_q0,
        exp_x_181_address0,
        exp_x_181_ce0,
        exp_x_181_q0,
        exp_x_245_address0,
        exp_x_245_ce0,
        exp_x_245_q0,
        exp_x_54_address0,
        exp_x_54_ce0,
        exp_x_54_q0,
        exp_x_118_address0,
        exp_x_118_ce0,
        exp_x_118_q0,
        exp_x_182_address0,
        exp_x_182_ce0,
        exp_x_182_q0,
        exp_x_246_address0,
        exp_x_246_ce0,
        exp_x_246_q0,
        exp_x_55_address0,
        exp_x_55_ce0,
        exp_x_55_q0,
        exp_x_119_address0,
        exp_x_119_ce0,
        exp_x_119_q0,
        exp_x_183_address0,
        exp_x_183_ce0,
        exp_x_183_q0,
        exp_x_247_address0,
        exp_x_247_ce0,
        exp_x_247_q0,
        exp_x_56_address0,
        exp_x_56_ce0,
        exp_x_56_q0,
        exp_x_120_address0,
        exp_x_120_ce0,
        exp_x_120_q0,
        exp_x_184_address0,
        exp_x_184_ce0,
        exp_x_184_q0,
        exp_x_248_address0,
        exp_x_248_ce0,
        exp_x_248_q0,
        exp_x_57_address0,
        exp_x_57_ce0,
        exp_x_57_q0,
        exp_x_121_address0,
        exp_x_121_ce0,
        exp_x_121_q0,
        exp_x_185_address0,
        exp_x_185_ce0,
        exp_x_185_q0,
        exp_x_249_address0,
        exp_x_249_ce0,
        exp_x_249_q0,
        exp_x_58_address0,
        exp_x_58_ce0,
        exp_x_58_q0,
        exp_x_122_address0,
        exp_x_122_ce0,
        exp_x_122_q0,
        exp_x_186_address0,
        exp_x_186_ce0,
        exp_x_186_q0,
        exp_x_250_address0,
        exp_x_250_ce0,
        exp_x_250_q0,
        exp_x_59_address0,
        exp_x_59_ce0,
        exp_x_59_q0,
        exp_x_123_address0,
        exp_x_123_ce0,
        exp_x_123_q0,
        exp_x_187_address0,
        exp_x_187_ce0,
        exp_x_187_q0,
        exp_x_251_address0,
        exp_x_251_ce0,
        exp_x_251_q0,
        exp_x_60_address0,
        exp_x_60_ce0,
        exp_x_60_q0,
        exp_x_124_address0,
        exp_x_124_ce0,
        exp_x_124_q0,
        exp_x_188_address0,
        exp_x_188_ce0,
        exp_x_188_q0,
        exp_x_252_address0,
        exp_x_252_ce0,
        exp_x_252_q0,
        exp_x_61_address0,
        exp_x_61_ce0,
        exp_x_61_q0,
        exp_x_125_address0,
        exp_x_125_ce0,
        exp_x_125_q0,
        exp_x_189_address0,
        exp_x_189_ce0,
        exp_x_189_q0,
        exp_x_253_address0,
        exp_x_253_ce0,
        exp_x_253_q0,
        exp_x_62_address0,
        exp_x_62_ce0,
        exp_x_62_q0,
        exp_x_126_address0,
        exp_x_126_ce0,
        exp_x_126_q0,
        exp_x_190_address0,
        exp_x_190_ce0,
        exp_x_190_q0,
        exp_x_254_address0,
        exp_x_254_ce0,
        exp_x_254_q0,
        exp_x_63_address0,
        exp_x_63_ce0,
        exp_x_63_q0,
        exp_x_127_address0,
        exp_x_127_ce0,
        exp_x_127_q0,
        exp_x_191_address0,
        exp_x_191_ce0,
        exp_x_191_q0,
        exp_x_255_address0,
        exp_x_255_ce0,
        exp_x_255_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1,
        grp_fu_4821_p_din0,
        grp_fu_4821_p_din1,
        grp_fu_4821_p_dout0,
        grp_fu_4821_p_ce,
        grp_fu_4825_p_din0,
        grp_fu_4825_p_din1,
        grp_fu_4825_p_dout0,
        grp_fu_4825_p_ce,
        grp_fu_4829_p_din0,
        grp_fu_4829_p_din1,
        grp_fu_4829_p_dout0,
        grp_fu_4829_p_ce,
        grp_fu_4833_p_din0,
        grp_fu_4833_p_din1,
        grp_fu_4833_p_dout0,
        grp_fu_4833_p_ce,
        grp_fu_4837_p_din0,
        grp_fu_4837_p_din1,
        grp_fu_4837_p_dout0,
        grp_fu_4837_p_ce,
        grp_fu_4841_p_din0,
        grp_fu_4841_p_din1,
        grp_fu_4841_p_dout0,
        grp_fu_4841_p_ce,
        grp_fu_4845_p_din0,
        grp_fu_4845_p_din1,
        grp_fu_4845_p_dout0,
        grp_fu_4845_p_ce,
        grp_fu_4849_p_din0,
        grp_fu_4849_p_din1,
        grp_fu_4849_p_dout0,
        grp_fu_4849_p_ce,
        grp_fu_4853_p_din0,
        grp_fu_4853_p_din1,
        grp_fu_4853_p_dout0,
        grp_fu_4853_p_ce,
        grp_fu_4857_p_din0,
        grp_fu_4857_p_din1,
        grp_fu_4857_p_dout0,
        grp_fu_4857_p_ce,
        grp_fu_4861_p_din0,
        grp_fu_4861_p_din1,
        grp_fu_4861_p_dout0,
        grp_fu_4861_p_ce,
        grp_fu_4865_p_din0,
        grp_fu_4865_p_din1,
        grp_fu_4865_p_dout0,
        grp_fu_4865_p_ce,
        grp_fu_4869_p_din0,
        grp_fu_4869_p_din1,
        grp_fu_4869_p_dout0,
        grp_fu_4869_p_ce,
        grp_fu_4873_p_din0,
        grp_fu_4873_p_din1,
        grp_fu_4873_p_dout0,
        grp_fu_4873_p_ce,
        grp_fu_4877_p_din0,
        grp_fu_4877_p_din1,
        grp_fu_4877_p_dout0,
        grp_fu_4877_p_ce,
        grp_fu_4881_p_din0,
        grp_fu_4881_p_din1,
        grp_fu_4881_p_dout0,
        grp_fu_4881_p_ce,
        grp_fu_4885_p_din0,
        grp_fu_4885_p_din1,
        grp_fu_4885_p_dout0,
        grp_fu_4885_p_ce,
        grp_fu_4889_p_din0,
        grp_fu_4889_p_din1,
        grp_fu_4889_p_dout0,
        grp_fu_4889_p_ce,
        grp_fu_4893_p_din0,
        grp_fu_4893_p_din1,
        grp_fu_4893_p_dout0,
        grp_fu_4893_p_ce,
        grp_fu_4897_p_din0,
        grp_fu_4897_p_din1,
        grp_fu_4897_p_dout0,
        grp_fu_4897_p_ce,
        grp_fu_4901_p_din0,
        grp_fu_4901_p_din1,
        grp_fu_4901_p_dout0,
        grp_fu_4901_p_ce,
        grp_fu_4905_p_din0,
        grp_fu_4905_p_din1,
        grp_fu_4905_p_dout0,
        grp_fu_4905_p_ce,
        grp_fu_4909_p_din0,
        grp_fu_4909_p_din1,
        grp_fu_4909_p_dout0,
        grp_fu_4909_p_ce,
        grp_fu_4913_p_din0,
        grp_fu_4913_p_din1,
        grp_fu_4913_p_dout0,
        grp_fu_4913_p_ce,
        grp_fu_4917_p_din0,
        grp_fu_4917_p_din1,
        grp_fu_4917_p_dout0,
        grp_fu_4917_p_ce,
        grp_fu_4921_p_din0,
        grp_fu_4921_p_din1,
        grp_fu_4921_p_dout0,
        grp_fu_4921_p_ce,
        grp_fu_4925_p_din0,
        grp_fu_4925_p_din1,
        grp_fu_4925_p_dout0,
        grp_fu_4925_p_ce,
        grp_fu_4929_p_din0,
        grp_fu_4929_p_din1,
        grp_fu_4929_p_dout0,
        grp_fu_4929_p_ce,
        grp_fu_4933_p_din0,
        grp_fu_4933_p_din1,
        grp_fu_4933_p_dout0,
        grp_fu_4933_p_ce,
        grp_fu_4937_p_din0,
        grp_fu_4937_p_din1,
        grp_fu_4937_p_dout0,
        grp_fu_4937_p_ce,
        grp_fu_4941_p_din0,
        grp_fu_4941_p_din1,
        grp_fu_4941_p_dout0,
        grp_fu_4941_p_ce,
        grp_fu_4945_p_din0,
        grp_fu_4945_p_din1,
        grp_fu_4945_p_dout0,
        grp_fu_4945_p_ce,
        tmp_100_round_float32_to_bf16_ieee_fu_4949_p_din1,
        tmp_100_round_float32_to_bf16_ieee_fu_4949_p_dout0,
        tmp_100_round_float32_to_bf16_ieee_fu_4949_p_ready,
        tmp_102_round_float32_to_bf16_ieee_fu_4953_p_din1,
        tmp_102_round_float32_to_bf16_ieee_fu_4953_p_dout0,
        tmp_102_round_float32_to_bf16_ieee_fu_4953_p_ready,
        tmp_104_round_float32_to_bf16_ieee_fu_4957_p_din1,
        tmp_104_round_float32_to_bf16_ieee_fu_4957_p_dout0,
        tmp_104_round_float32_to_bf16_ieee_fu_4957_p_ready,
        tmp_106_round_float32_to_bf16_ieee_fu_4961_p_din1,
        tmp_106_round_float32_to_bf16_ieee_fu_4961_p_dout0,
        tmp_106_round_float32_to_bf16_ieee_fu_4961_p_ready,
        tmp_108_round_float32_to_bf16_ieee_fu_4965_p_din1,
        tmp_108_round_float32_to_bf16_ieee_fu_4965_p_dout0,
        tmp_108_round_float32_to_bf16_ieee_fu_4965_p_ready,
        tmp_110_round_float32_to_bf16_ieee_fu_4969_p_din1,
        tmp_110_round_float32_to_bf16_ieee_fu_4969_p_dout0,
        tmp_110_round_float32_to_bf16_ieee_fu_4969_p_ready,
        tmp_112_round_float32_to_bf16_ieee_fu_4973_p_din1,
        tmp_112_round_float32_to_bf16_ieee_fu_4973_p_dout0,
        tmp_112_round_float32_to_bf16_ieee_fu_4973_p_ready,
        tmp_114_round_float32_to_bf16_ieee_fu_4977_p_din1,
        tmp_114_round_float32_to_bf16_ieee_fu_4977_p_dout0,
        tmp_114_round_float32_to_bf16_ieee_fu_4977_p_ready,
        tmp_116_round_float32_to_bf16_ieee_fu_4981_p_din1,
        tmp_116_round_float32_to_bf16_ieee_fu_4981_p_dout0,
        tmp_116_round_float32_to_bf16_ieee_fu_4981_p_ready,
        tmp_118_round_float32_to_bf16_ieee_fu_4985_p_din1,
        tmp_118_round_float32_to_bf16_ieee_fu_4985_p_dout0,
        tmp_118_round_float32_to_bf16_ieee_fu_4985_p_ready,
        tmp_120_round_float32_to_bf16_ieee_fu_4989_p_din1,
        tmp_120_round_float32_to_bf16_ieee_fu_4989_p_dout0,
        tmp_120_round_float32_to_bf16_ieee_fu_4989_p_ready,
        tmp_122_round_float32_to_bf16_ieee_fu_4993_p_din1,
        tmp_122_round_float32_to_bf16_ieee_fu_4993_p_dout0,
        tmp_122_round_float32_to_bf16_ieee_fu_4993_p_ready,
        tmp_124_round_float32_to_bf16_ieee_fu_4997_p_din1,
        tmp_124_round_float32_to_bf16_ieee_fu_4997_p_dout0,
        tmp_124_round_float32_to_bf16_ieee_fu_4997_p_ready,
        tmp_126_round_float32_to_bf16_ieee_fu_5001_p_din1,
        tmp_126_round_float32_to_bf16_ieee_fu_5001_p_dout0,
        tmp_126_round_float32_to_bf16_ieee_fu_5001_p_ready,
        tmp_128_round_float32_to_bf16_ieee_fu_5005_p_din1,
        tmp_128_round_float32_to_bf16_ieee_fu_5005_p_dout0,
        tmp_128_round_float32_to_bf16_ieee_fu_5005_p_ready,
        tmp_130_round_float32_to_bf16_ieee_fu_5009_p_din1,
        tmp_130_round_float32_to_bf16_ieee_fu_5009_p_dout0,
        tmp_130_round_float32_to_bf16_ieee_fu_5009_p_ready,
        tmp_132_round_float32_to_bf16_ieee_fu_5013_p_din1,
        tmp_132_round_float32_to_bf16_ieee_fu_5013_p_dout0,
        tmp_132_round_float32_to_bf16_ieee_fu_5013_p_ready,
        tmp_134_round_float32_to_bf16_ieee_fu_5017_p_din1,
        tmp_134_round_float32_to_bf16_ieee_fu_5017_p_dout0,
        tmp_134_round_float32_to_bf16_ieee_fu_5017_p_ready,
        tmp_136_round_float32_to_bf16_ieee_fu_5021_p_din1,
        tmp_136_round_float32_to_bf16_ieee_fu_5021_p_dout0,
        tmp_136_round_float32_to_bf16_ieee_fu_5021_p_ready,
        tmp_138_round_float32_to_bf16_ieee_fu_5025_p_din1,
        tmp_138_round_float32_to_bf16_ieee_fu_5025_p_dout0,
        tmp_138_round_float32_to_bf16_ieee_fu_5025_p_ready,
        tmp_140_round_float32_to_bf16_ieee_fu_5029_p_din1,
        tmp_140_round_float32_to_bf16_ieee_fu_5029_p_dout0,
        tmp_140_round_float32_to_bf16_ieee_fu_5029_p_ready,
        tmp_142_round_float32_to_bf16_ieee_fu_5033_p_din1,
        tmp_142_round_float32_to_bf16_ieee_fu_5033_p_dout0,
        tmp_142_round_float32_to_bf16_ieee_fu_5033_p_ready,
        tmp_144_round_float32_to_bf16_ieee_fu_5037_p_din1,
        tmp_144_round_float32_to_bf16_ieee_fu_5037_p_dout0,
        tmp_144_round_float32_to_bf16_ieee_fu_5037_p_ready,
        tmp_146_round_float32_to_bf16_ieee_fu_5041_p_din1,
        tmp_146_round_float32_to_bf16_ieee_fu_5041_p_dout0,
        tmp_146_round_float32_to_bf16_ieee_fu_5041_p_ready,
        tmp_148_round_float32_to_bf16_ieee_fu_5045_p_din1,
        tmp_148_round_float32_to_bf16_ieee_fu_5045_p_dout0,
        tmp_148_round_float32_to_bf16_ieee_fu_5045_p_ready,
        tmp_150_round_float32_to_bf16_ieee_fu_5049_p_din1,
        tmp_150_round_float32_to_bf16_ieee_fu_5049_p_dout0,
        tmp_150_round_float32_to_bf16_ieee_fu_5049_p_ready,
        tmp_152_round_float32_to_bf16_ieee_fu_5053_p_din1,
        tmp_152_round_float32_to_bf16_ieee_fu_5053_p_dout0,
        tmp_152_round_float32_to_bf16_ieee_fu_5053_p_ready,
        tmp_154_round_float32_to_bf16_ieee_fu_5057_p_din1,
        tmp_154_round_float32_to_bf16_ieee_fu_5057_p_dout0,
        tmp_154_round_float32_to_bf16_ieee_fu_5057_p_ready,
        tmp_156_round_float32_to_bf16_ieee_fu_5061_p_din1,
        tmp_156_round_float32_to_bf16_ieee_fu_5061_p_dout0,
        tmp_156_round_float32_to_bf16_ieee_fu_5061_p_ready,
        tmp_94_round_float32_to_bf16_ieee_fu_5065_p_din1,
        tmp_94_round_float32_to_bf16_ieee_fu_5065_p_dout0,
        tmp_94_round_float32_to_bf16_ieee_fu_5065_p_ready,
        tmp_96_round_float32_to_bf16_ieee_fu_5069_p_din1,
        tmp_96_round_float32_to_bf16_ieee_fu_5069_p_dout0,
        tmp_96_round_float32_to_bf16_ieee_fu_5069_p_ready,
        tmp_98_round_float32_to_bf16_ieee_fu_5073_p_din1,
        tmp_98_round_float32_to_bf16_ieee_fu_5073_p_dout0,
        tmp_98_round_float32_to_bf16_ieee_fu_5073_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] exp_x_32_address0;
output   exp_x_32_ce0;
input  [31:0] exp_x_32_q0;
output  [4:0] exp_x_96_address0;
output   exp_x_96_ce0;
input  [31:0] exp_x_96_q0;
output  [4:0] exp_x_160_address0;
output   exp_x_160_ce0;
input  [31:0] exp_x_160_q0;
output  [4:0] exp_x_224_address0;
output   exp_x_224_ce0;
input  [31:0] exp_x_224_q0;
input  [2:0] select_ln1106_2;
input  [31:0] sum_63;
input  [11:0] select_ln1106;
output  [4:0] exp_x_33_address0;
output   exp_x_33_ce0;
input  [31:0] exp_x_33_q0;
output  [4:0] exp_x_97_address0;
output   exp_x_97_ce0;
input  [31:0] exp_x_97_q0;
output  [4:0] exp_x_161_address0;
output   exp_x_161_ce0;
input  [31:0] exp_x_161_q0;
output  [4:0] exp_x_225_address0;
output   exp_x_225_ce0;
input  [31:0] exp_x_225_q0;
output  [4:0] exp_x_34_address0;
output   exp_x_34_ce0;
input  [31:0] exp_x_34_q0;
output  [4:0] exp_x_98_address0;
output   exp_x_98_ce0;
input  [31:0] exp_x_98_q0;
output  [4:0] exp_x_162_address0;
output   exp_x_162_ce0;
input  [31:0] exp_x_162_q0;
output  [4:0] exp_x_226_address0;
output   exp_x_226_ce0;
input  [31:0] exp_x_226_q0;
output  [4:0] exp_x_35_address0;
output   exp_x_35_ce0;
input  [31:0] exp_x_35_q0;
output  [4:0] exp_x_99_address0;
output   exp_x_99_ce0;
input  [31:0] exp_x_99_q0;
output  [4:0] exp_x_163_address0;
output   exp_x_163_ce0;
input  [31:0] exp_x_163_q0;
output  [4:0] exp_x_227_address0;
output   exp_x_227_ce0;
input  [31:0] exp_x_227_q0;
output  [4:0] exp_x_36_address0;
output   exp_x_36_ce0;
input  [31:0] exp_x_36_q0;
output  [4:0] exp_x_100_address0;
output   exp_x_100_ce0;
input  [31:0] exp_x_100_q0;
output  [4:0] exp_x_164_address0;
output   exp_x_164_ce0;
input  [31:0] exp_x_164_q0;
output  [4:0] exp_x_228_address0;
output   exp_x_228_ce0;
input  [31:0] exp_x_228_q0;
output  [4:0] exp_x_37_address0;
output   exp_x_37_ce0;
input  [31:0] exp_x_37_q0;
output  [4:0] exp_x_101_address0;
output   exp_x_101_ce0;
input  [31:0] exp_x_101_q0;
output  [4:0] exp_x_165_address0;
output   exp_x_165_ce0;
input  [31:0] exp_x_165_q0;
output  [4:0] exp_x_229_address0;
output   exp_x_229_ce0;
input  [31:0] exp_x_229_q0;
output  [4:0] exp_x_38_address0;
output   exp_x_38_ce0;
input  [31:0] exp_x_38_q0;
output  [4:0] exp_x_102_address0;
output   exp_x_102_ce0;
input  [31:0] exp_x_102_q0;
output  [4:0] exp_x_166_address0;
output   exp_x_166_ce0;
input  [31:0] exp_x_166_q0;
output  [4:0] exp_x_230_address0;
output   exp_x_230_ce0;
input  [31:0] exp_x_230_q0;
output  [4:0] exp_x_39_address0;
output   exp_x_39_ce0;
input  [31:0] exp_x_39_q0;
output  [4:0] exp_x_103_address0;
output   exp_x_103_ce0;
input  [31:0] exp_x_103_q0;
output  [4:0] exp_x_167_address0;
output   exp_x_167_ce0;
input  [31:0] exp_x_167_q0;
output  [4:0] exp_x_231_address0;
output   exp_x_231_ce0;
input  [31:0] exp_x_231_q0;
output  [4:0] exp_x_40_address0;
output   exp_x_40_ce0;
input  [31:0] exp_x_40_q0;
output  [4:0] exp_x_104_address0;
output   exp_x_104_ce0;
input  [31:0] exp_x_104_q0;
output  [4:0] exp_x_168_address0;
output   exp_x_168_ce0;
input  [31:0] exp_x_168_q0;
output  [4:0] exp_x_232_address0;
output   exp_x_232_ce0;
input  [31:0] exp_x_232_q0;
output  [4:0] exp_x_41_address0;
output   exp_x_41_ce0;
input  [31:0] exp_x_41_q0;
output  [4:0] exp_x_105_address0;
output   exp_x_105_ce0;
input  [31:0] exp_x_105_q0;
output  [4:0] exp_x_169_address0;
output   exp_x_169_ce0;
input  [31:0] exp_x_169_q0;
output  [4:0] exp_x_233_address0;
output   exp_x_233_ce0;
input  [31:0] exp_x_233_q0;
output  [4:0] exp_x_42_address0;
output   exp_x_42_ce0;
input  [31:0] exp_x_42_q0;
output  [4:0] exp_x_106_address0;
output   exp_x_106_ce0;
input  [31:0] exp_x_106_q0;
output  [4:0] exp_x_170_address0;
output   exp_x_170_ce0;
input  [31:0] exp_x_170_q0;
output  [4:0] exp_x_234_address0;
output   exp_x_234_ce0;
input  [31:0] exp_x_234_q0;
output  [4:0] exp_x_43_address0;
output   exp_x_43_ce0;
input  [31:0] exp_x_43_q0;
output  [4:0] exp_x_107_address0;
output   exp_x_107_ce0;
input  [31:0] exp_x_107_q0;
output  [4:0] exp_x_171_address0;
output   exp_x_171_ce0;
input  [31:0] exp_x_171_q0;
output  [4:0] exp_x_235_address0;
output   exp_x_235_ce0;
input  [31:0] exp_x_235_q0;
output  [4:0] exp_x_44_address0;
output   exp_x_44_ce0;
input  [31:0] exp_x_44_q0;
output  [4:0] exp_x_108_address0;
output   exp_x_108_ce0;
input  [31:0] exp_x_108_q0;
output  [4:0] exp_x_172_address0;
output   exp_x_172_ce0;
input  [31:0] exp_x_172_q0;
output  [4:0] exp_x_236_address0;
output   exp_x_236_ce0;
input  [31:0] exp_x_236_q0;
output  [4:0] exp_x_45_address0;
output   exp_x_45_ce0;
input  [31:0] exp_x_45_q0;
output  [4:0] exp_x_109_address0;
output   exp_x_109_ce0;
input  [31:0] exp_x_109_q0;
output  [4:0] exp_x_173_address0;
output   exp_x_173_ce0;
input  [31:0] exp_x_173_q0;
output  [4:0] exp_x_237_address0;
output   exp_x_237_ce0;
input  [31:0] exp_x_237_q0;
output  [4:0] exp_x_46_address0;
output   exp_x_46_ce0;
input  [31:0] exp_x_46_q0;
output  [4:0] exp_x_110_address0;
output   exp_x_110_ce0;
input  [31:0] exp_x_110_q0;
output  [4:0] exp_x_174_address0;
output   exp_x_174_ce0;
input  [31:0] exp_x_174_q0;
output  [4:0] exp_x_238_address0;
output   exp_x_238_ce0;
input  [31:0] exp_x_238_q0;
output  [4:0] exp_x_47_address0;
output   exp_x_47_ce0;
input  [31:0] exp_x_47_q0;
output  [4:0] exp_x_111_address0;
output   exp_x_111_ce0;
input  [31:0] exp_x_111_q0;
output  [4:0] exp_x_175_address0;
output   exp_x_175_ce0;
input  [31:0] exp_x_175_q0;
output  [4:0] exp_x_239_address0;
output   exp_x_239_ce0;
input  [31:0] exp_x_239_q0;
output  [4:0] exp_x_48_address0;
output   exp_x_48_ce0;
input  [31:0] exp_x_48_q0;
output  [4:0] exp_x_112_address0;
output   exp_x_112_ce0;
input  [31:0] exp_x_112_q0;
output  [4:0] exp_x_176_address0;
output   exp_x_176_ce0;
input  [31:0] exp_x_176_q0;
output  [4:0] exp_x_240_address0;
output   exp_x_240_ce0;
input  [31:0] exp_x_240_q0;
output  [4:0] exp_x_49_address0;
output   exp_x_49_ce0;
input  [31:0] exp_x_49_q0;
output  [4:0] exp_x_113_address0;
output   exp_x_113_ce0;
input  [31:0] exp_x_113_q0;
output  [4:0] exp_x_177_address0;
output   exp_x_177_ce0;
input  [31:0] exp_x_177_q0;
output  [4:0] exp_x_241_address0;
output   exp_x_241_ce0;
input  [31:0] exp_x_241_q0;
output  [4:0] exp_x_50_address0;
output   exp_x_50_ce0;
input  [31:0] exp_x_50_q0;
output  [4:0] exp_x_114_address0;
output   exp_x_114_ce0;
input  [31:0] exp_x_114_q0;
output  [4:0] exp_x_178_address0;
output   exp_x_178_ce0;
input  [31:0] exp_x_178_q0;
output  [4:0] exp_x_242_address0;
output   exp_x_242_ce0;
input  [31:0] exp_x_242_q0;
output  [4:0] exp_x_51_address0;
output   exp_x_51_ce0;
input  [31:0] exp_x_51_q0;
output  [4:0] exp_x_115_address0;
output   exp_x_115_ce0;
input  [31:0] exp_x_115_q0;
output  [4:0] exp_x_179_address0;
output   exp_x_179_ce0;
input  [31:0] exp_x_179_q0;
output  [4:0] exp_x_243_address0;
output   exp_x_243_ce0;
input  [31:0] exp_x_243_q0;
output  [4:0] exp_x_52_address0;
output   exp_x_52_ce0;
input  [31:0] exp_x_52_q0;
output  [4:0] exp_x_116_address0;
output   exp_x_116_ce0;
input  [31:0] exp_x_116_q0;
output  [4:0] exp_x_180_address0;
output   exp_x_180_ce0;
input  [31:0] exp_x_180_q0;
output  [4:0] exp_x_244_address0;
output   exp_x_244_ce0;
input  [31:0] exp_x_244_q0;
output  [4:0] exp_x_53_address0;
output   exp_x_53_ce0;
input  [31:0] exp_x_53_q0;
output  [4:0] exp_x_117_address0;
output   exp_x_117_ce0;
input  [31:0] exp_x_117_q0;
output  [4:0] exp_x_181_address0;
output   exp_x_181_ce0;
input  [31:0] exp_x_181_q0;
output  [4:0] exp_x_245_address0;
output   exp_x_245_ce0;
input  [31:0] exp_x_245_q0;
output  [4:0] exp_x_54_address0;
output   exp_x_54_ce0;
input  [31:0] exp_x_54_q0;
output  [4:0] exp_x_118_address0;
output   exp_x_118_ce0;
input  [31:0] exp_x_118_q0;
output  [4:0] exp_x_182_address0;
output   exp_x_182_ce0;
input  [31:0] exp_x_182_q0;
output  [4:0] exp_x_246_address0;
output   exp_x_246_ce0;
input  [31:0] exp_x_246_q0;
output  [4:0] exp_x_55_address0;
output   exp_x_55_ce0;
input  [31:0] exp_x_55_q0;
output  [4:0] exp_x_119_address0;
output   exp_x_119_ce0;
input  [31:0] exp_x_119_q0;
output  [4:0] exp_x_183_address0;
output   exp_x_183_ce0;
input  [31:0] exp_x_183_q0;
output  [4:0] exp_x_247_address0;
output   exp_x_247_ce0;
input  [31:0] exp_x_247_q0;
output  [4:0] exp_x_56_address0;
output   exp_x_56_ce0;
input  [31:0] exp_x_56_q0;
output  [4:0] exp_x_120_address0;
output   exp_x_120_ce0;
input  [31:0] exp_x_120_q0;
output  [4:0] exp_x_184_address0;
output   exp_x_184_ce0;
input  [31:0] exp_x_184_q0;
output  [4:0] exp_x_248_address0;
output   exp_x_248_ce0;
input  [31:0] exp_x_248_q0;
output  [4:0] exp_x_57_address0;
output   exp_x_57_ce0;
input  [31:0] exp_x_57_q0;
output  [4:0] exp_x_121_address0;
output   exp_x_121_ce0;
input  [31:0] exp_x_121_q0;
output  [4:0] exp_x_185_address0;
output   exp_x_185_ce0;
input  [31:0] exp_x_185_q0;
output  [4:0] exp_x_249_address0;
output   exp_x_249_ce0;
input  [31:0] exp_x_249_q0;
output  [4:0] exp_x_58_address0;
output   exp_x_58_ce0;
input  [31:0] exp_x_58_q0;
output  [4:0] exp_x_122_address0;
output   exp_x_122_ce0;
input  [31:0] exp_x_122_q0;
output  [4:0] exp_x_186_address0;
output   exp_x_186_ce0;
input  [31:0] exp_x_186_q0;
output  [4:0] exp_x_250_address0;
output   exp_x_250_ce0;
input  [31:0] exp_x_250_q0;
output  [4:0] exp_x_59_address0;
output   exp_x_59_ce0;
input  [31:0] exp_x_59_q0;
output  [4:0] exp_x_123_address0;
output   exp_x_123_ce0;
input  [31:0] exp_x_123_q0;
output  [4:0] exp_x_187_address0;
output   exp_x_187_ce0;
input  [31:0] exp_x_187_q0;
output  [4:0] exp_x_251_address0;
output   exp_x_251_ce0;
input  [31:0] exp_x_251_q0;
output  [4:0] exp_x_60_address0;
output   exp_x_60_ce0;
input  [31:0] exp_x_60_q0;
output  [4:0] exp_x_124_address0;
output   exp_x_124_ce0;
input  [31:0] exp_x_124_q0;
output  [4:0] exp_x_188_address0;
output   exp_x_188_ce0;
input  [31:0] exp_x_188_q0;
output  [4:0] exp_x_252_address0;
output   exp_x_252_ce0;
input  [31:0] exp_x_252_q0;
output  [4:0] exp_x_61_address0;
output   exp_x_61_ce0;
input  [31:0] exp_x_61_q0;
output  [4:0] exp_x_125_address0;
output   exp_x_125_ce0;
input  [31:0] exp_x_125_q0;
output  [4:0] exp_x_189_address0;
output   exp_x_189_ce0;
input  [31:0] exp_x_189_q0;
output  [4:0] exp_x_253_address0;
output   exp_x_253_ce0;
input  [31:0] exp_x_253_q0;
output  [4:0] exp_x_62_address0;
output   exp_x_62_ce0;
input  [31:0] exp_x_62_q0;
output  [4:0] exp_x_126_address0;
output   exp_x_126_ce0;
input  [31:0] exp_x_126_q0;
output  [4:0] exp_x_190_address0;
output   exp_x_190_ce0;
input  [31:0] exp_x_190_q0;
output  [4:0] exp_x_254_address0;
output   exp_x_254_ce0;
input  [31:0] exp_x_254_q0;
output  [4:0] exp_x_63_address0;
output   exp_x_63_ce0;
input  [31:0] exp_x_63_q0;
output  [4:0] exp_x_127_address0;
output   exp_x_127_ce0;
input  [31:0] exp_x_127_q0;
output  [4:0] exp_x_191_address0;
output   exp_x_191_ce0;
input  [31:0] exp_x_191_q0;
output  [4:0] exp_x_255_address0;
output   exp_x_255_ce0;
input  [31:0] exp_x_255_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1;
output  [31:0] grp_fu_4821_p_din0;
output  [31:0] grp_fu_4821_p_din1;
input  [31:0] grp_fu_4821_p_dout0;
output   grp_fu_4821_p_ce;
output  [31:0] grp_fu_4825_p_din0;
output  [31:0] grp_fu_4825_p_din1;
input  [31:0] grp_fu_4825_p_dout0;
output   grp_fu_4825_p_ce;
output  [31:0] grp_fu_4829_p_din0;
output  [31:0] grp_fu_4829_p_din1;
input  [31:0] grp_fu_4829_p_dout0;
output   grp_fu_4829_p_ce;
output  [31:0] grp_fu_4833_p_din0;
output  [31:0] grp_fu_4833_p_din1;
input  [31:0] grp_fu_4833_p_dout0;
output   grp_fu_4833_p_ce;
output  [31:0] grp_fu_4837_p_din0;
output  [31:0] grp_fu_4837_p_din1;
input  [31:0] grp_fu_4837_p_dout0;
output   grp_fu_4837_p_ce;
output  [31:0] grp_fu_4841_p_din0;
output  [31:0] grp_fu_4841_p_din1;
input  [31:0] grp_fu_4841_p_dout0;
output   grp_fu_4841_p_ce;
output  [31:0] grp_fu_4845_p_din0;
output  [31:0] grp_fu_4845_p_din1;
input  [31:0] grp_fu_4845_p_dout0;
output   grp_fu_4845_p_ce;
output  [31:0] grp_fu_4849_p_din0;
output  [31:0] grp_fu_4849_p_din1;
input  [31:0] grp_fu_4849_p_dout0;
output   grp_fu_4849_p_ce;
output  [31:0] grp_fu_4853_p_din0;
output  [31:0] grp_fu_4853_p_din1;
input  [31:0] grp_fu_4853_p_dout0;
output   grp_fu_4853_p_ce;
output  [31:0] grp_fu_4857_p_din0;
output  [31:0] grp_fu_4857_p_din1;
input  [31:0] grp_fu_4857_p_dout0;
output   grp_fu_4857_p_ce;
output  [31:0] grp_fu_4861_p_din0;
output  [31:0] grp_fu_4861_p_din1;
input  [31:0] grp_fu_4861_p_dout0;
output   grp_fu_4861_p_ce;
output  [31:0] grp_fu_4865_p_din0;
output  [31:0] grp_fu_4865_p_din1;
input  [31:0] grp_fu_4865_p_dout0;
output   grp_fu_4865_p_ce;
output  [31:0] grp_fu_4869_p_din0;
output  [31:0] grp_fu_4869_p_din1;
input  [31:0] grp_fu_4869_p_dout0;
output   grp_fu_4869_p_ce;
output  [31:0] grp_fu_4873_p_din0;
output  [31:0] grp_fu_4873_p_din1;
input  [31:0] grp_fu_4873_p_dout0;
output   grp_fu_4873_p_ce;
output  [31:0] grp_fu_4877_p_din0;
output  [31:0] grp_fu_4877_p_din1;
input  [31:0] grp_fu_4877_p_dout0;
output   grp_fu_4877_p_ce;
output  [31:0] grp_fu_4881_p_din0;
output  [31:0] grp_fu_4881_p_din1;
input  [31:0] grp_fu_4881_p_dout0;
output   grp_fu_4881_p_ce;
output  [31:0] grp_fu_4885_p_din0;
output  [31:0] grp_fu_4885_p_din1;
input  [31:0] grp_fu_4885_p_dout0;
output   grp_fu_4885_p_ce;
output  [31:0] grp_fu_4889_p_din0;
output  [31:0] grp_fu_4889_p_din1;
input  [31:0] grp_fu_4889_p_dout0;
output   grp_fu_4889_p_ce;
output  [31:0] grp_fu_4893_p_din0;
output  [31:0] grp_fu_4893_p_din1;
input  [31:0] grp_fu_4893_p_dout0;
output   grp_fu_4893_p_ce;
output  [31:0] grp_fu_4897_p_din0;
output  [31:0] grp_fu_4897_p_din1;
input  [31:0] grp_fu_4897_p_dout0;
output   grp_fu_4897_p_ce;
output  [31:0] grp_fu_4901_p_din0;
output  [31:0] grp_fu_4901_p_din1;
input  [31:0] grp_fu_4901_p_dout0;
output   grp_fu_4901_p_ce;
output  [31:0] grp_fu_4905_p_din0;
output  [31:0] grp_fu_4905_p_din1;
input  [31:0] grp_fu_4905_p_dout0;
output   grp_fu_4905_p_ce;
output  [31:0] grp_fu_4909_p_din0;
output  [31:0] grp_fu_4909_p_din1;
input  [31:0] grp_fu_4909_p_dout0;
output   grp_fu_4909_p_ce;
output  [31:0] grp_fu_4913_p_din0;
output  [31:0] grp_fu_4913_p_din1;
input  [31:0] grp_fu_4913_p_dout0;
output   grp_fu_4913_p_ce;
output  [31:0] grp_fu_4917_p_din0;
output  [31:0] grp_fu_4917_p_din1;
input  [31:0] grp_fu_4917_p_dout0;
output   grp_fu_4917_p_ce;
output  [31:0] grp_fu_4921_p_din0;
output  [31:0] grp_fu_4921_p_din1;
input  [31:0] grp_fu_4921_p_dout0;
output   grp_fu_4921_p_ce;
output  [31:0] grp_fu_4925_p_din0;
output  [31:0] grp_fu_4925_p_din1;
input  [31:0] grp_fu_4925_p_dout0;
output   grp_fu_4925_p_ce;
output  [31:0] grp_fu_4929_p_din0;
output  [31:0] grp_fu_4929_p_din1;
input  [31:0] grp_fu_4929_p_dout0;
output   grp_fu_4929_p_ce;
output  [31:0] grp_fu_4933_p_din0;
output  [31:0] grp_fu_4933_p_din1;
input  [31:0] grp_fu_4933_p_dout0;
output   grp_fu_4933_p_ce;
output  [31:0] grp_fu_4937_p_din0;
output  [31:0] grp_fu_4937_p_din1;
input  [31:0] grp_fu_4937_p_dout0;
output   grp_fu_4937_p_ce;
output  [31:0] grp_fu_4941_p_din0;
output  [31:0] grp_fu_4941_p_din1;
input  [31:0] grp_fu_4941_p_dout0;
output   grp_fu_4941_p_ce;
output  [31:0] grp_fu_4945_p_din0;
output  [31:0] grp_fu_4945_p_din1;
input  [31:0] grp_fu_4945_p_dout0;
output   grp_fu_4945_p_ce;
output  [31:0] tmp_100_round_float32_to_bf16_ieee_fu_4949_p_din1;
input  [15:0] tmp_100_round_float32_to_bf16_ieee_fu_4949_p_dout0;
input   tmp_100_round_float32_to_bf16_ieee_fu_4949_p_ready;
output  [31:0] tmp_102_round_float32_to_bf16_ieee_fu_4953_p_din1;
input  [15:0] tmp_102_round_float32_to_bf16_ieee_fu_4953_p_dout0;
input   tmp_102_round_float32_to_bf16_ieee_fu_4953_p_ready;
output  [31:0] tmp_104_round_float32_to_bf16_ieee_fu_4957_p_din1;
input  [15:0] tmp_104_round_float32_to_bf16_ieee_fu_4957_p_dout0;
input   tmp_104_round_float32_to_bf16_ieee_fu_4957_p_ready;
output  [31:0] tmp_106_round_float32_to_bf16_ieee_fu_4961_p_din1;
input  [15:0] tmp_106_round_float32_to_bf16_ieee_fu_4961_p_dout0;
input   tmp_106_round_float32_to_bf16_ieee_fu_4961_p_ready;
output  [31:0] tmp_108_round_float32_to_bf16_ieee_fu_4965_p_din1;
input  [15:0] tmp_108_round_float32_to_bf16_ieee_fu_4965_p_dout0;
input   tmp_108_round_float32_to_bf16_ieee_fu_4965_p_ready;
output  [31:0] tmp_110_round_float32_to_bf16_ieee_fu_4969_p_din1;
input  [15:0] tmp_110_round_float32_to_bf16_ieee_fu_4969_p_dout0;
input   tmp_110_round_float32_to_bf16_ieee_fu_4969_p_ready;
output  [31:0] tmp_112_round_float32_to_bf16_ieee_fu_4973_p_din1;
input  [15:0] tmp_112_round_float32_to_bf16_ieee_fu_4973_p_dout0;
input   tmp_112_round_float32_to_bf16_ieee_fu_4973_p_ready;
output  [31:0] tmp_114_round_float32_to_bf16_ieee_fu_4977_p_din1;
input  [15:0] tmp_114_round_float32_to_bf16_ieee_fu_4977_p_dout0;
input   tmp_114_round_float32_to_bf16_ieee_fu_4977_p_ready;
output  [31:0] tmp_116_round_float32_to_bf16_ieee_fu_4981_p_din1;
input  [15:0] tmp_116_round_float32_to_bf16_ieee_fu_4981_p_dout0;
input   tmp_116_round_float32_to_bf16_ieee_fu_4981_p_ready;
output  [31:0] tmp_118_round_float32_to_bf16_ieee_fu_4985_p_din1;
input  [15:0] tmp_118_round_float32_to_bf16_ieee_fu_4985_p_dout0;
input   tmp_118_round_float32_to_bf16_ieee_fu_4985_p_ready;
output  [31:0] tmp_120_round_float32_to_bf16_ieee_fu_4989_p_din1;
input  [15:0] tmp_120_round_float32_to_bf16_ieee_fu_4989_p_dout0;
input   tmp_120_round_float32_to_bf16_ieee_fu_4989_p_ready;
output  [31:0] tmp_122_round_float32_to_bf16_ieee_fu_4993_p_din1;
input  [15:0] tmp_122_round_float32_to_bf16_ieee_fu_4993_p_dout0;
input   tmp_122_round_float32_to_bf16_ieee_fu_4993_p_ready;
output  [31:0] tmp_124_round_float32_to_bf16_ieee_fu_4997_p_din1;
input  [15:0] tmp_124_round_float32_to_bf16_ieee_fu_4997_p_dout0;
input   tmp_124_round_float32_to_bf16_ieee_fu_4997_p_ready;
output  [31:0] tmp_126_round_float32_to_bf16_ieee_fu_5001_p_din1;
input  [15:0] tmp_126_round_float32_to_bf16_ieee_fu_5001_p_dout0;
input   tmp_126_round_float32_to_bf16_ieee_fu_5001_p_ready;
output  [31:0] tmp_128_round_float32_to_bf16_ieee_fu_5005_p_din1;
input  [15:0] tmp_128_round_float32_to_bf16_ieee_fu_5005_p_dout0;
input   tmp_128_round_float32_to_bf16_ieee_fu_5005_p_ready;
output  [31:0] tmp_130_round_float32_to_bf16_ieee_fu_5009_p_din1;
input  [15:0] tmp_130_round_float32_to_bf16_ieee_fu_5009_p_dout0;
input   tmp_130_round_float32_to_bf16_ieee_fu_5009_p_ready;
output  [31:0] tmp_132_round_float32_to_bf16_ieee_fu_5013_p_din1;
input  [15:0] tmp_132_round_float32_to_bf16_ieee_fu_5013_p_dout0;
input   tmp_132_round_float32_to_bf16_ieee_fu_5013_p_ready;
output  [31:0] tmp_134_round_float32_to_bf16_ieee_fu_5017_p_din1;
input  [15:0] tmp_134_round_float32_to_bf16_ieee_fu_5017_p_dout0;
input   tmp_134_round_float32_to_bf16_ieee_fu_5017_p_ready;
output  [31:0] tmp_136_round_float32_to_bf16_ieee_fu_5021_p_din1;
input  [15:0] tmp_136_round_float32_to_bf16_ieee_fu_5021_p_dout0;
input   tmp_136_round_float32_to_bf16_ieee_fu_5021_p_ready;
output  [31:0] tmp_138_round_float32_to_bf16_ieee_fu_5025_p_din1;
input  [15:0] tmp_138_round_float32_to_bf16_ieee_fu_5025_p_dout0;
input   tmp_138_round_float32_to_bf16_ieee_fu_5025_p_ready;
output  [31:0] tmp_140_round_float32_to_bf16_ieee_fu_5029_p_din1;
input  [15:0] tmp_140_round_float32_to_bf16_ieee_fu_5029_p_dout0;
input   tmp_140_round_float32_to_bf16_ieee_fu_5029_p_ready;
output  [31:0] tmp_142_round_float32_to_bf16_ieee_fu_5033_p_din1;
input  [15:0] tmp_142_round_float32_to_bf16_ieee_fu_5033_p_dout0;
input   tmp_142_round_float32_to_bf16_ieee_fu_5033_p_ready;
output  [31:0] tmp_144_round_float32_to_bf16_ieee_fu_5037_p_din1;
input  [15:0] tmp_144_round_float32_to_bf16_ieee_fu_5037_p_dout0;
input   tmp_144_round_float32_to_bf16_ieee_fu_5037_p_ready;
output  [31:0] tmp_146_round_float32_to_bf16_ieee_fu_5041_p_din1;
input  [15:0] tmp_146_round_float32_to_bf16_ieee_fu_5041_p_dout0;
input   tmp_146_round_float32_to_bf16_ieee_fu_5041_p_ready;
output  [31:0] tmp_148_round_float32_to_bf16_ieee_fu_5045_p_din1;
input  [15:0] tmp_148_round_float32_to_bf16_ieee_fu_5045_p_dout0;
input   tmp_148_round_float32_to_bf16_ieee_fu_5045_p_ready;
output  [31:0] tmp_150_round_float32_to_bf16_ieee_fu_5049_p_din1;
input  [15:0] tmp_150_round_float32_to_bf16_ieee_fu_5049_p_dout0;
input   tmp_150_round_float32_to_bf16_ieee_fu_5049_p_ready;
output  [31:0] tmp_152_round_float32_to_bf16_ieee_fu_5053_p_din1;
input  [15:0] tmp_152_round_float32_to_bf16_ieee_fu_5053_p_dout0;
input   tmp_152_round_float32_to_bf16_ieee_fu_5053_p_ready;
output  [31:0] tmp_154_round_float32_to_bf16_ieee_fu_5057_p_din1;
input  [15:0] tmp_154_round_float32_to_bf16_ieee_fu_5057_p_dout0;
input   tmp_154_round_float32_to_bf16_ieee_fu_5057_p_ready;
output  [31:0] tmp_156_round_float32_to_bf16_ieee_fu_5061_p_din1;
input  [15:0] tmp_156_round_float32_to_bf16_ieee_fu_5061_p_dout0;
input   tmp_156_round_float32_to_bf16_ieee_fu_5061_p_ready;
output  [31:0] tmp_94_round_float32_to_bf16_ieee_fu_5065_p_din1;
input  [15:0] tmp_94_round_float32_to_bf16_ieee_fu_5065_p_dout0;
input   tmp_94_round_float32_to_bf16_ieee_fu_5065_p_ready;
output  [31:0] tmp_96_round_float32_to_bf16_ieee_fu_5069_p_din1;
input  [15:0] tmp_96_round_float32_to_bf16_ieee_fu_5069_p_dout0;
input   tmp_96_round_float32_to_bf16_ieee_fu_5069_p_ready;
output  [31:0] tmp_98_round_float32_to_bf16_ieee_fu_5073_p_din1;
input  [15:0] tmp_98_round_float32_to_bf16_ieee_fu_5073_p_dout0;
input   tmp_98_round_float32_to_bf16_ieee_fu_5073_p_ready;

reg ap_idle;
reg exp_x_32_ce0;
reg exp_x_96_ce0;
reg exp_x_160_ce0;
reg exp_x_224_ce0;
reg exp_x_33_ce0;
reg exp_x_97_ce0;
reg exp_x_161_ce0;
reg exp_x_225_ce0;
reg exp_x_34_ce0;
reg exp_x_98_ce0;
reg exp_x_162_ce0;
reg exp_x_226_ce0;
reg exp_x_35_ce0;
reg exp_x_99_ce0;
reg exp_x_163_ce0;
reg exp_x_227_ce0;
reg exp_x_36_ce0;
reg exp_x_100_ce0;
reg exp_x_164_ce0;
reg exp_x_228_ce0;
reg exp_x_37_ce0;
reg exp_x_101_ce0;
reg exp_x_165_ce0;
reg exp_x_229_ce0;
reg exp_x_38_ce0;
reg exp_x_102_ce0;
reg exp_x_166_ce0;
reg exp_x_230_ce0;
reg exp_x_39_ce0;
reg exp_x_103_ce0;
reg exp_x_167_ce0;
reg exp_x_231_ce0;
reg exp_x_40_ce0;
reg exp_x_104_ce0;
reg exp_x_168_ce0;
reg exp_x_232_ce0;
reg exp_x_41_ce0;
reg exp_x_105_ce0;
reg exp_x_169_ce0;
reg exp_x_233_ce0;
reg exp_x_42_ce0;
reg exp_x_106_ce0;
reg exp_x_170_ce0;
reg exp_x_234_ce0;
reg exp_x_43_ce0;
reg exp_x_107_ce0;
reg exp_x_171_ce0;
reg exp_x_235_ce0;
reg exp_x_44_ce0;
reg exp_x_108_ce0;
reg exp_x_172_ce0;
reg exp_x_236_ce0;
reg exp_x_45_ce0;
reg exp_x_109_ce0;
reg exp_x_173_ce0;
reg exp_x_237_ce0;
reg exp_x_46_ce0;
reg exp_x_110_ce0;
reg exp_x_174_ce0;
reg exp_x_238_ce0;
reg exp_x_47_ce0;
reg exp_x_111_ce0;
reg exp_x_175_ce0;
reg exp_x_239_ce0;
reg exp_x_48_ce0;
reg exp_x_112_ce0;
reg exp_x_176_ce0;
reg exp_x_240_ce0;
reg exp_x_49_ce0;
reg exp_x_113_ce0;
reg exp_x_177_ce0;
reg exp_x_241_ce0;
reg exp_x_50_ce0;
reg exp_x_114_ce0;
reg exp_x_178_ce0;
reg exp_x_242_ce0;
reg exp_x_51_ce0;
reg exp_x_115_ce0;
reg exp_x_179_ce0;
reg exp_x_243_ce0;
reg exp_x_52_ce0;
reg exp_x_116_ce0;
reg exp_x_180_ce0;
reg exp_x_244_ce0;
reg exp_x_53_ce0;
reg exp_x_117_ce0;
reg exp_x_181_ce0;
reg exp_x_245_ce0;
reg exp_x_54_ce0;
reg exp_x_118_ce0;
reg exp_x_182_ce0;
reg exp_x_246_ce0;
reg exp_x_55_ce0;
reg exp_x_119_ce0;
reg exp_x_183_ce0;
reg exp_x_247_ce0;
reg exp_x_56_ce0;
reg exp_x_120_ce0;
reg exp_x_184_ce0;
reg exp_x_248_ce0;
reg exp_x_57_ce0;
reg exp_x_121_ce0;
reg exp_x_185_ce0;
reg exp_x_249_ce0;
reg exp_x_58_ce0;
reg exp_x_122_ce0;
reg exp_x_186_ce0;
reg exp_x_250_ce0;
reg exp_x_59_ce0;
reg exp_x_123_ce0;
reg exp_x_187_ce0;
reg exp_x_251_ce0;
reg exp_x_60_ce0;
reg exp_x_124_ce0;
reg exp_x_188_ce0;
reg exp_x_252_ce0;
reg exp_x_61_ce0;
reg exp_x_125_ce0;
reg exp_x_189_ce0;
reg exp_x_253_ce0;
reg exp_x_62_ce0;
reg exp_x_126_ce0;
reg exp_x_190_ce0;
reg exp_x_254_ce0;
reg exp_x_63_ce0;
reg exp_x_127_ce0;
reg exp_x_191_ce0;
reg exp_x_255_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1212_fu_2764_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] lshr_ln1221_1_reg_3712;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter1_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter2_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter3_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter4_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter5_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter6_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter7_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter8_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter9_reg;
reg   [5:0] lshr_ln1221_1_reg_3712_pp0_iter10_reg;
wire   [31:0] tmp_s_fu_2933_p9;
reg   [31:0] tmp_s_reg_4338;
wire   [31:0] tmp_32_fu_2952_p9;
reg   [31:0] tmp_32_reg_4343;
wire   [31:0] tmp_34_fu_2971_p9;
reg   [31:0] tmp_34_reg_4348;
wire   [31:0] tmp_36_fu_2990_p9;
reg   [31:0] tmp_36_reg_4353;
wire   [31:0] tmp_38_fu_3009_p9;
reg   [31:0] tmp_38_reg_4358;
wire   [31:0] tmp_40_fu_3028_p9;
reg   [31:0] tmp_40_reg_4363;
wire   [31:0] tmp_42_fu_3047_p9;
reg   [31:0] tmp_42_reg_4368;
wire   [31:0] tmp_44_fu_3066_p9;
reg   [31:0] tmp_44_reg_4373;
wire   [31:0] tmp_46_fu_3085_p9;
reg   [31:0] tmp_46_reg_4378;
wire   [31:0] tmp_48_fu_3104_p9;
reg   [31:0] tmp_48_reg_4383;
wire   [31:0] tmp_50_fu_3123_p9;
reg   [31:0] tmp_50_reg_4388;
wire   [31:0] tmp_52_fu_3142_p9;
reg   [31:0] tmp_52_reg_4393;
wire   [31:0] tmp_54_fu_3161_p9;
reg   [31:0] tmp_54_reg_4398;
wire   [31:0] tmp_56_fu_3180_p9;
reg   [31:0] tmp_56_reg_4403;
wire   [31:0] tmp_58_fu_3199_p9;
reg   [31:0] tmp_58_reg_4408;
wire   [31:0] tmp_60_fu_3218_p9;
reg   [31:0] tmp_60_reg_4413;
wire   [31:0] tmp_62_fu_3237_p9;
reg   [31:0] tmp_62_reg_4418;
wire   [31:0] tmp_64_fu_3256_p9;
reg   [31:0] tmp_64_reg_4423;
wire   [31:0] tmp_66_fu_3275_p9;
reg   [31:0] tmp_66_reg_4428;
wire   [31:0] tmp_68_fu_3294_p9;
reg   [31:0] tmp_68_reg_4433;
wire   [31:0] tmp_70_fu_3313_p9;
reg   [31:0] tmp_70_reg_4438;
wire   [31:0] tmp_72_fu_3332_p9;
reg   [31:0] tmp_72_reg_4443;
wire   [31:0] tmp_74_fu_3351_p9;
reg   [31:0] tmp_74_reg_4448;
wire   [31:0] tmp_76_fu_3370_p9;
reg   [31:0] tmp_76_reg_4453;
wire   [31:0] tmp_78_fu_3389_p9;
reg   [31:0] tmp_78_reg_4458;
wire   [31:0] tmp_80_fu_3408_p9;
reg   [31:0] tmp_80_reg_4463;
wire   [31:0] tmp_82_fu_3427_p9;
reg   [31:0] tmp_82_reg_4468;
wire   [31:0] tmp_84_fu_3446_p9;
reg   [31:0] tmp_84_reg_4473;
wire   [31:0] tmp_86_fu_3465_p9;
reg   [31:0] tmp_86_reg_4478;
wire   [31:0] tmp_88_fu_3484_p9;
reg   [31:0] tmp_88_reg_4483;
wire   [31:0] tmp_90_fu_3503_p9;
reg   [31:0] tmp_90_reg_4488;
wire   [31:0] tmp_92_fu_3522_p9;
reg   [31:0] tmp_92_reg_4493;
reg   [31:0] y_reg_4498;
reg   [31:0] y_1_reg_4503;
reg   [31:0] y_2_reg_4508;
reg   [31:0] y_3_reg_4513;
reg   [31:0] y_4_reg_4518;
reg   [31:0] y_5_reg_4523;
reg   [31:0] y_6_reg_4528;
reg   [31:0] y_7_reg_4533;
reg   [31:0] y_8_reg_4538;
reg   [31:0] y_9_reg_4543;
reg   [31:0] y_10_reg_4548;
reg   [31:0] y_11_reg_4553;
reg   [31:0] y_12_reg_4558;
reg   [31:0] y_13_reg_4563;
reg   [31:0] y_14_reg_4568;
reg   [31:0] y_15_reg_4573;
reg   [31:0] y_16_reg_4578;
reg   [31:0] y_17_reg_4583;
reg   [31:0] y_18_reg_4588;
reg   [31:0] y_19_reg_4593;
reg   [31:0] y_20_reg_4598;
reg   [31:0] y_21_reg_4603;
reg   [31:0] y_22_reg_4608;
reg   [31:0] y_23_reg_4613;
reg   [31:0] y_24_reg_4618;
reg   [31:0] y_25_reg_4623;
reg   [31:0] y_26_reg_4628;
reg   [31:0] y_27_reg_4633;
reg   [31:0] y_28_reg_4638;
reg   [31:0] y_29_reg_4643;
reg   [31:0] y_30_reg_4648;
reg   [31:0] y_31_reg_4653;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1219_fu_2780_p1;
wire   [63:0] zext_ln1221_1_fu_3549_p1;
wire   [63:0] zext_ln1221_3_fu_3583_p1;
reg   [9:0] idx_fu_350;
wire   [9:0] add_ln1212_fu_2922_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i;
wire   [4:0] lshr_ln1219_1_fu_2770_p4;
wire   [11:0] zext_ln1221_fu_3541_p1;
wire   [11:0] add_ln1221_fu_3544_p2;
wire   [5:0] or_ln1221_fu_3569_p2;
wire   [11:0] zext_ln1221_2_fu_3574_p1;
wire   [11:0] add_ln1221_1_fu_3578_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1986(
    .din0(exp_x_32_q0),
    .din1(32'd0),
    .din2(exp_x_96_q0),
    .din3(32'd0),
    .din4(exp_x_160_q0),
    .din5(32'd0),
    .din6(exp_x_224_q0),
    .din7(select_ln1106_2),
    .dout(tmp_s_fu_2933_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1987(
    .din0(exp_x_33_q0),
    .din1(32'd0),
    .din2(exp_x_97_q0),
    .din3(32'd0),
    .din4(exp_x_161_q0),
    .din5(32'd0),
    .din6(exp_x_225_q0),
    .din7(select_ln1106_2),
    .dout(tmp_32_fu_2952_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1988(
    .din0(exp_x_34_q0),
    .din1(32'd0),
    .din2(exp_x_98_q0),
    .din3(32'd0),
    .din4(exp_x_162_q0),
    .din5(32'd0),
    .din6(exp_x_226_q0),
    .din7(select_ln1106_2),
    .dout(tmp_34_fu_2971_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1989(
    .din0(exp_x_35_q0),
    .din1(32'd0),
    .din2(exp_x_99_q0),
    .din3(32'd0),
    .din4(exp_x_163_q0),
    .din5(32'd0),
    .din6(exp_x_227_q0),
    .din7(select_ln1106_2),
    .dout(tmp_36_fu_2990_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1990(
    .din0(exp_x_36_q0),
    .din1(32'd0),
    .din2(exp_x_100_q0),
    .din3(32'd0),
    .din4(exp_x_164_q0),
    .din5(32'd0),
    .din6(exp_x_228_q0),
    .din7(select_ln1106_2),
    .dout(tmp_38_fu_3009_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1991(
    .din0(exp_x_37_q0),
    .din1(32'd0),
    .din2(exp_x_101_q0),
    .din3(32'd0),
    .din4(exp_x_165_q0),
    .din5(32'd0),
    .din6(exp_x_229_q0),
    .din7(select_ln1106_2),
    .dout(tmp_40_fu_3028_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1992(
    .din0(exp_x_38_q0),
    .din1(32'd0),
    .din2(exp_x_102_q0),
    .din3(32'd0),
    .din4(exp_x_166_q0),
    .din5(32'd0),
    .din6(exp_x_230_q0),
    .din7(select_ln1106_2),
    .dout(tmp_42_fu_3047_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1993(
    .din0(exp_x_39_q0),
    .din1(32'd0),
    .din2(exp_x_103_q0),
    .din3(32'd0),
    .din4(exp_x_167_q0),
    .din5(32'd0),
    .din6(exp_x_231_q0),
    .din7(select_ln1106_2),
    .dout(tmp_44_fu_3066_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1994(
    .din0(exp_x_40_q0),
    .din1(32'd0),
    .din2(exp_x_104_q0),
    .din3(32'd0),
    .din4(exp_x_168_q0),
    .din5(32'd0),
    .din6(exp_x_232_q0),
    .din7(select_ln1106_2),
    .dout(tmp_46_fu_3085_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1995(
    .din0(exp_x_41_q0),
    .din1(32'd0),
    .din2(exp_x_105_q0),
    .din3(32'd0),
    .din4(exp_x_169_q0),
    .din5(32'd0),
    .din6(exp_x_233_q0),
    .din7(select_ln1106_2),
    .dout(tmp_48_fu_3104_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1996(
    .din0(exp_x_42_q0),
    .din1(32'd0),
    .din2(exp_x_106_q0),
    .din3(32'd0),
    .din4(exp_x_170_q0),
    .din5(32'd0),
    .din6(exp_x_234_q0),
    .din7(select_ln1106_2),
    .dout(tmp_50_fu_3123_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1997(
    .din0(exp_x_43_q0),
    .din1(32'd0),
    .din2(exp_x_107_q0),
    .din3(32'd0),
    .din4(exp_x_171_q0),
    .din5(32'd0),
    .din6(exp_x_235_q0),
    .din7(select_ln1106_2),
    .dout(tmp_52_fu_3142_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1998(
    .din0(exp_x_44_q0),
    .din1(32'd0),
    .din2(exp_x_108_q0),
    .din3(32'd0),
    .din4(exp_x_172_q0),
    .din5(32'd0),
    .din6(exp_x_236_q0),
    .din7(select_ln1106_2),
    .dout(tmp_54_fu_3161_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U1999(
    .din0(exp_x_45_q0),
    .din1(32'd0),
    .din2(exp_x_109_q0),
    .din3(32'd0),
    .din4(exp_x_173_q0),
    .din5(32'd0),
    .din6(exp_x_237_q0),
    .din7(select_ln1106_2),
    .dout(tmp_56_fu_3180_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2000(
    .din0(exp_x_46_q0),
    .din1(32'd0),
    .din2(exp_x_110_q0),
    .din3(32'd0),
    .din4(exp_x_174_q0),
    .din5(32'd0),
    .din6(exp_x_238_q0),
    .din7(select_ln1106_2),
    .dout(tmp_58_fu_3199_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2001(
    .din0(exp_x_47_q0),
    .din1(32'd0),
    .din2(exp_x_111_q0),
    .din3(32'd0),
    .din4(exp_x_175_q0),
    .din5(32'd0),
    .din6(exp_x_239_q0),
    .din7(select_ln1106_2),
    .dout(tmp_60_fu_3218_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2002(
    .din0(exp_x_48_q0),
    .din1(32'd0),
    .din2(exp_x_112_q0),
    .din3(32'd0),
    .din4(exp_x_176_q0),
    .din5(32'd0),
    .din6(exp_x_240_q0),
    .din7(select_ln1106_2),
    .dout(tmp_62_fu_3237_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2003(
    .din0(exp_x_49_q0),
    .din1(32'd0),
    .din2(exp_x_113_q0),
    .din3(32'd0),
    .din4(exp_x_177_q0),
    .din5(32'd0),
    .din6(exp_x_241_q0),
    .din7(select_ln1106_2),
    .dout(tmp_64_fu_3256_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2004(
    .din0(exp_x_50_q0),
    .din1(32'd0),
    .din2(exp_x_114_q0),
    .din3(32'd0),
    .din4(exp_x_178_q0),
    .din5(32'd0),
    .din6(exp_x_242_q0),
    .din7(select_ln1106_2),
    .dout(tmp_66_fu_3275_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2005(
    .din0(exp_x_51_q0),
    .din1(32'd0),
    .din2(exp_x_115_q0),
    .din3(32'd0),
    .din4(exp_x_179_q0),
    .din5(32'd0),
    .din6(exp_x_243_q0),
    .din7(select_ln1106_2),
    .dout(tmp_68_fu_3294_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2006(
    .din0(exp_x_52_q0),
    .din1(32'd0),
    .din2(exp_x_116_q0),
    .din3(32'd0),
    .din4(exp_x_180_q0),
    .din5(32'd0),
    .din6(exp_x_244_q0),
    .din7(select_ln1106_2),
    .dout(tmp_70_fu_3313_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2007(
    .din0(exp_x_53_q0),
    .din1(32'd0),
    .din2(exp_x_117_q0),
    .din3(32'd0),
    .din4(exp_x_181_q0),
    .din5(32'd0),
    .din6(exp_x_245_q0),
    .din7(select_ln1106_2),
    .dout(tmp_72_fu_3332_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2008(
    .din0(exp_x_54_q0),
    .din1(32'd0),
    .din2(exp_x_118_q0),
    .din3(32'd0),
    .din4(exp_x_182_q0),
    .din5(32'd0),
    .din6(exp_x_246_q0),
    .din7(select_ln1106_2),
    .dout(tmp_74_fu_3351_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2009(
    .din0(exp_x_55_q0),
    .din1(32'd0),
    .din2(exp_x_119_q0),
    .din3(32'd0),
    .din4(exp_x_183_q0),
    .din5(32'd0),
    .din6(exp_x_247_q0),
    .din7(select_ln1106_2),
    .dout(tmp_76_fu_3370_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2010(
    .din0(exp_x_56_q0),
    .din1(32'd0),
    .din2(exp_x_120_q0),
    .din3(32'd0),
    .din4(exp_x_184_q0),
    .din5(32'd0),
    .din6(exp_x_248_q0),
    .din7(select_ln1106_2),
    .dout(tmp_78_fu_3389_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2011(
    .din0(exp_x_57_q0),
    .din1(32'd0),
    .din2(exp_x_121_q0),
    .din3(32'd0),
    .din4(exp_x_185_q0),
    .din5(32'd0),
    .din6(exp_x_249_q0),
    .din7(select_ln1106_2),
    .dout(tmp_80_fu_3408_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2012(
    .din0(exp_x_58_q0),
    .din1(32'd0),
    .din2(exp_x_122_q0),
    .din3(32'd0),
    .din4(exp_x_186_q0),
    .din5(32'd0),
    .din6(exp_x_250_q0),
    .din7(select_ln1106_2),
    .dout(tmp_82_fu_3427_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2013(
    .din0(exp_x_59_q0),
    .din1(32'd0),
    .din2(exp_x_123_q0),
    .din3(32'd0),
    .din4(exp_x_187_q0),
    .din5(32'd0),
    .din6(exp_x_251_q0),
    .din7(select_ln1106_2),
    .dout(tmp_84_fu_3446_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2014(
    .din0(exp_x_60_q0),
    .din1(32'd0),
    .din2(exp_x_124_q0),
    .din3(32'd0),
    .din4(exp_x_188_q0),
    .din5(32'd0),
    .din6(exp_x_252_q0),
    .din7(select_ln1106_2),
    .dout(tmp_86_fu_3465_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2015(
    .din0(exp_x_61_q0),
    .din1(32'd0),
    .din2(exp_x_125_q0),
    .din3(32'd0),
    .din4(exp_x_189_q0),
    .din5(32'd0),
    .din6(exp_x_253_q0),
    .din7(select_ln1106_2),
    .dout(tmp_88_fu_3484_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2016(
    .din0(exp_x_62_q0),
    .din1(32'd0),
    .din2(exp_x_126_q0),
    .din3(32'd0),
    .din4(exp_x_190_q0),
    .din5(32'd0),
    .din6(exp_x_254_q0),
    .din7(select_ln1106_2),
    .dout(tmp_90_fu_3503_p9)
);

activation_accelerator_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U2017(
    .din0(exp_x_63_q0),
    .din1(32'd0),
    .din2(exp_x_127_q0),
    .din3(32'd0),
    .din4(exp_x_191_q0),
    .din5(32'd0),
    .din6(exp_x_255_q0),
    .din7(select_ln1106_2),
    .dout(tmp_92_fu_3522_p9)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln1212_fu_2764_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_350 <= add_ln1212_fu_2922_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_350 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        lshr_ln1221_1_reg_3712_pp0_iter10_reg <= lshr_ln1221_1_reg_3712_pp0_iter9_reg;
        lshr_ln1221_1_reg_3712_pp0_iter2_reg <= lshr_ln1221_1_reg_3712_pp0_iter1_reg;
        lshr_ln1221_1_reg_3712_pp0_iter3_reg <= lshr_ln1221_1_reg_3712_pp0_iter2_reg;
        lshr_ln1221_1_reg_3712_pp0_iter4_reg <= lshr_ln1221_1_reg_3712_pp0_iter3_reg;
        lshr_ln1221_1_reg_3712_pp0_iter5_reg <= lshr_ln1221_1_reg_3712_pp0_iter4_reg;
        lshr_ln1221_1_reg_3712_pp0_iter6_reg <= lshr_ln1221_1_reg_3712_pp0_iter5_reg;
        lshr_ln1221_1_reg_3712_pp0_iter7_reg <= lshr_ln1221_1_reg_3712_pp0_iter6_reg;
        lshr_ln1221_1_reg_3712_pp0_iter8_reg <= lshr_ln1221_1_reg_3712_pp0_iter7_reg;
        lshr_ln1221_1_reg_3712_pp0_iter9_reg <= lshr_ln1221_1_reg_3712_pp0_iter8_reg;
        y_10_reg_4548 <= grp_fu_4861_p_dout0;
        y_11_reg_4553 <= grp_fu_4865_p_dout0;
        y_12_reg_4558 <= grp_fu_4869_p_dout0;
        y_13_reg_4563 <= grp_fu_4873_p_dout0;
        y_14_reg_4568 <= grp_fu_4877_p_dout0;
        y_15_reg_4573 <= grp_fu_4881_p_dout0;
        y_16_reg_4578 <= grp_fu_4885_p_dout0;
        y_17_reg_4583 <= grp_fu_4889_p_dout0;
        y_18_reg_4588 <= grp_fu_4893_p_dout0;
        y_19_reg_4593 <= grp_fu_4897_p_dout0;
        y_1_reg_4503 <= grp_fu_4825_p_dout0;
        y_20_reg_4598 <= grp_fu_4901_p_dout0;
        y_21_reg_4603 <= grp_fu_4905_p_dout0;
        y_22_reg_4608 <= grp_fu_4909_p_dout0;
        y_23_reg_4613 <= grp_fu_4913_p_dout0;
        y_24_reg_4618 <= grp_fu_4917_p_dout0;
        y_25_reg_4623 <= grp_fu_4921_p_dout0;
        y_26_reg_4628 <= grp_fu_4925_p_dout0;
        y_27_reg_4633 <= grp_fu_4929_p_dout0;
        y_28_reg_4638 <= grp_fu_4933_p_dout0;
        y_29_reg_4643 <= grp_fu_4937_p_dout0;
        y_2_reg_4508 <= grp_fu_4829_p_dout0;
        y_30_reg_4648 <= grp_fu_4941_p_dout0;
        y_31_reg_4653 <= grp_fu_4945_p_dout0;
        y_3_reg_4513 <= grp_fu_4833_p_dout0;
        y_4_reg_4518 <= grp_fu_4837_p_dout0;
        y_5_reg_4523 <= grp_fu_4841_p_dout0;
        y_6_reg_4528 <= grp_fu_4845_p_dout0;
        y_7_reg_4533 <= grp_fu_4849_p_dout0;
        y_8_reg_4538 <= grp_fu_4853_p_dout0;
        y_9_reg_4543 <= grp_fu_4857_p_dout0;
        y_reg_4498 <= grp_fu_4821_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        lshr_ln1221_1_reg_3712_pp0_iter1_reg <= lshr_ln1221_1_reg_3712;
        tmp_32_reg_4343 <= tmp_32_fu_2952_p9;
        tmp_34_reg_4348 <= tmp_34_fu_2971_p9;
        tmp_36_reg_4353 <= tmp_36_fu_2990_p9;
        tmp_38_reg_4358 <= tmp_38_fu_3009_p9;
        tmp_40_reg_4363 <= tmp_40_fu_3028_p9;
        tmp_42_reg_4368 <= tmp_42_fu_3047_p9;
        tmp_44_reg_4373 <= tmp_44_fu_3066_p9;
        tmp_46_reg_4378 <= tmp_46_fu_3085_p9;
        tmp_48_reg_4383 <= tmp_48_fu_3104_p9;
        tmp_50_reg_4388 <= tmp_50_fu_3123_p9;
        tmp_52_reg_4393 <= tmp_52_fu_3142_p9;
        tmp_54_reg_4398 <= tmp_54_fu_3161_p9;
        tmp_56_reg_4403 <= tmp_56_fu_3180_p9;
        tmp_58_reg_4408 <= tmp_58_fu_3199_p9;
        tmp_60_reg_4413 <= tmp_60_fu_3218_p9;
        tmp_62_reg_4418 <= tmp_62_fu_3237_p9;
        tmp_64_reg_4423 <= tmp_64_fu_3256_p9;
        tmp_66_reg_4428 <= tmp_66_fu_3275_p9;
        tmp_68_reg_4433 <= tmp_68_fu_3294_p9;
        tmp_70_reg_4438 <= tmp_70_fu_3313_p9;
        tmp_72_reg_4443 <= tmp_72_fu_3332_p9;
        tmp_74_reg_4448 <= tmp_74_fu_3351_p9;
        tmp_76_reg_4453 <= tmp_76_fu_3370_p9;
        tmp_78_reg_4458 <= tmp_78_fu_3389_p9;
        tmp_80_reg_4463 <= tmp_80_fu_3408_p9;
        tmp_82_reg_4468 <= tmp_82_fu_3427_p9;
        tmp_84_reg_4473 <= tmp_84_fu_3446_p9;
        tmp_86_reg_4478 <= tmp_86_fu_3465_p9;
        tmp_88_reg_4483 <= tmp_88_fu_3484_p9;
        tmp_90_reg_4488 <= tmp_90_fu_3503_p9;
        tmp_92_reg_4493 <= tmp_92_fu_3522_p9;
        tmp_s_reg_4338 <= tmp_s_fu_2933_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1212_fu_2764_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln1221_1_reg_3712 <= {{ap_sig_allocacmp_i[9:4]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1212_fu_2764_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_350;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_100_ce0 = 1'b1;
    end else begin
        exp_x_100_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_101_ce0 = 1'b1;
    end else begin
        exp_x_101_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_102_ce0 = 1'b1;
    end else begin
        exp_x_102_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_103_ce0 = 1'b1;
    end else begin
        exp_x_103_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_104_ce0 = 1'b1;
    end else begin
        exp_x_104_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_105_ce0 = 1'b1;
    end else begin
        exp_x_105_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_106_ce0 = 1'b1;
    end else begin
        exp_x_106_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_107_ce0 = 1'b1;
    end else begin
        exp_x_107_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_108_ce0 = 1'b1;
    end else begin
        exp_x_108_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_109_ce0 = 1'b1;
    end else begin
        exp_x_109_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_110_ce0 = 1'b1;
    end else begin
        exp_x_110_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_111_ce0 = 1'b1;
    end else begin
        exp_x_111_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_112_ce0 = 1'b1;
    end else begin
        exp_x_112_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_113_ce0 = 1'b1;
    end else begin
        exp_x_113_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_114_ce0 = 1'b1;
    end else begin
        exp_x_114_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_115_ce0 = 1'b1;
    end else begin
        exp_x_115_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_116_ce0 = 1'b1;
    end else begin
        exp_x_116_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_117_ce0 = 1'b1;
    end else begin
        exp_x_117_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_118_ce0 = 1'b1;
    end else begin
        exp_x_118_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_119_ce0 = 1'b1;
    end else begin
        exp_x_119_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_120_ce0 = 1'b1;
    end else begin
        exp_x_120_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_121_ce0 = 1'b1;
    end else begin
        exp_x_121_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_122_ce0 = 1'b1;
    end else begin
        exp_x_122_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_123_ce0 = 1'b1;
    end else begin
        exp_x_123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_124_ce0 = 1'b1;
    end else begin
        exp_x_124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_125_ce0 = 1'b1;
    end else begin
        exp_x_125_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_126_ce0 = 1'b1;
    end else begin
        exp_x_126_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_127_ce0 = 1'b1;
    end else begin
        exp_x_127_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_160_ce0 = 1'b1;
    end else begin
        exp_x_160_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_161_ce0 = 1'b1;
    end else begin
        exp_x_161_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_162_ce0 = 1'b1;
    end else begin
        exp_x_162_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_163_ce0 = 1'b1;
    end else begin
        exp_x_163_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_164_ce0 = 1'b1;
    end else begin
        exp_x_164_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_165_ce0 = 1'b1;
    end else begin
        exp_x_165_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_166_ce0 = 1'b1;
    end else begin
        exp_x_166_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_167_ce0 = 1'b1;
    end else begin
        exp_x_167_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_168_ce0 = 1'b1;
    end else begin
        exp_x_168_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_169_ce0 = 1'b1;
    end else begin
        exp_x_169_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_170_ce0 = 1'b1;
    end else begin
        exp_x_170_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_171_ce0 = 1'b1;
    end else begin
        exp_x_171_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_172_ce0 = 1'b1;
    end else begin
        exp_x_172_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_173_ce0 = 1'b1;
    end else begin
        exp_x_173_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_174_ce0 = 1'b1;
    end else begin
        exp_x_174_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_175_ce0 = 1'b1;
    end else begin
        exp_x_175_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_176_ce0 = 1'b1;
    end else begin
        exp_x_176_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_177_ce0 = 1'b1;
    end else begin
        exp_x_177_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_178_ce0 = 1'b1;
    end else begin
        exp_x_178_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_179_ce0 = 1'b1;
    end else begin
        exp_x_179_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_180_ce0 = 1'b1;
    end else begin
        exp_x_180_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_181_ce0 = 1'b1;
    end else begin
        exp_x_181_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_182_ce0 = 1'b1;
    end else begin
        exp_x_182_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_183_ce0 = 1'b1;
    end else begin
        exp_x_183_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_184_ce0 = 1'b1;
    end else begin
        exp_x_184_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_185_ce0 = 1'b1;
    end else begin
        exp_x_185_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_186_ce0 = 1'b1;
    end else begin
        exp_x_186_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_187_ce0 = 1'b1;
    end else begin
        exp_x_187_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_188_ce0 = 1'b1;
    end else begin
        exp_x_188_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_189_ce0 = 1'b1;
    end else begin
        exp_x_189_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_190_ce0 = 1'b1;
    end else begin
        exp_x_190_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_191_ce0 = 1'b1;
    end else begin
        exp_x_191_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_224_ce0 = 1'b1;
    end else begin
        exp_x_224_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_225_ce0 = 1'b1;
    end else begin
        exp_x_225_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_226_ce0 = 1'b1;
    end else begin
        exp_x_226_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_227_ce0 = 1'b1;
    end else begin
        exp_x_227_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_228_ce0 = 1'b1;
    end else begin
        exp_x_228_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_229_ce0 = 1'b1;
    end else begin
        exp_x_229_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_230_ce0 = 1'b1;
    end else begin
        exp_x_230_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_231_ce0 = 1'b1;
    end else begin
        exp_x_231_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_232_ce0 = 1'b1;
    end else begin
        exp_x_232_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_233_ce0 = 1'b1;
    end else begin
        exp_x_233_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_234_ce0 = 1'b1;
    end else begin
        exp_x_234_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_235_ce0 = 1'b1;
    end else begin
        exp_x_235_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_236_ce0 = 1'b1;
    end else begin
        exp_x_236_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_237_ce0 = 1'b1;
    end else begin
        exp_x_237_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_238_ce0 = 1'b1;
    end else begin
        exp_x_238_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_239_ce0 = 1'b1;
    end else begin
        exp_x_239_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_240_ce0 = 1'b1;
    end else begin
        exp_x_240_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_241_ce0 = 1'b1;
    end else begin
        exp_x_241_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_242_ce0 = 1'b1;
    end else begin
        exp_x_242_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_243_ce0 = 1'b1;
    end else begin
        exp_x_243_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_244_ce0 = 1'b1;
    end else begin
        exp_x_244_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_245_ce0 = 1'b1;
    end else begin
        exp_x_245_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_246_ce0 = 1'b1;
    end else begin
        exp_x_246_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_247_ce0 = 1'b1;
    end else begin
        exp_x_247_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_248_ce0 = 1'b1;
    end else begin
        exp_x_248_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_249_ce0 = 1'b1;
    end else begin
        exp_x_249_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_250_ce0 = 1'b1;
    end else begin
        exp_x_250_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_251_ce0 = 1'b1;
    end else begin
        exp_x_251_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_252_ce0 = 1'b1;
    end else begin
        exp_x_252_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_253_ce0 = 1'b1;
    end else begin
        exp_x_253_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_254_ce0 = 1'b1;
    end else begin
        exp_x_254_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_255_ce0 = 1'b1;
    end else begin
        exp_x_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_32_ce0 = 1'b1;
    end else begin
        exp_x_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_33_ce0 = 1'b1;
    end else begin
        exp_x_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_34_ce0 = 1'b1;
    end else begin
        exp_x_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_35_ce0 = 1'b1;
    end else begin
        exp_x_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_36_ce0 = 1'b1;
    end else begin
        exp_x_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_37_ce0 = 1'b1;
    end else begin
        exp_x_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_38_ce0 = 1'b1;
    end else begin
        exp_x_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_39_ce0 = 1'b1;
    end else begin
        exp_x_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_40_ce0 = 1'b1;
    end else begin
        exp_x_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_41_ce0 = 1'b1;
    end else begin
        exp_x_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_42_ce0 = 1'b1;
    end else begin
        exp_x_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_43_ce0 = 1'b1;
    end else begin
        exp_x_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_44_ce0 = 1'b1;
    end else begin
        exp_x_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_45_ce0 = 1'b1;
    end else begin
        exp_x_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_46_ce0 = 1'b1;
    end else begin
        exp_x_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_47_ce0 = 1'b1;
    end else begin
        exp_x_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_48_ce0 = 1'b1;
    end else begin
        exp_x_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_49_ce0 = 1'b1;
    end else begin
        exp_x_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_50_ce0 = 1'b1;
    end else begin
        exp_x_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_51_ce0 = 1'b1;
    end else begin
        exp_x_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_52_ce0 = 1'b1;
    end else begin
        exp_x_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_53_ce0 = 1'b1;
    end else begin
        exp_x_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_54_ce0 = 1'b1;
    end else begin
        exp_x_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_55_ce0 = 1'b1;
    end else begin
        exp_x_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_56_ce0 = 1'b1;
    end else begin
        exp_x_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_57_ce0 = 1'b1;
    end else begin
        exp_x_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_58_ce0 = 1'b1;
    end else begin
        exp_x_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_59_ce0 = 1'b1;
    end else begin
        exp_x_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_60_ce0 = 1'b1;
    end else begin
        exp_x_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_61_ce0 = 1'b1;
    end else begin
        exp_x_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_62_ce0 = 1'b1;
    end else begin
        exp_x_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_63_ce0 = 1'b1;
    end else begin
        exp_x_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_96_ce0 = 1'b1;
    end else begin
        exp_x_96_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_97_ce0 = 1'b1;
    end else begin
        exp_x_97_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_98_ce0 = 1'b1;
    end else begin
        exp_x_98_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_x_99_ce0 = 1'b1;
    end else begin
        exp_x_99_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = tmp_148_round_float32_to_bf16_ieee_fu_5045_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = tmp_116_round_float32_to_bf16_ieee_fu_4981_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = tmp_146_round_float32_to_bf16_ieee_fu_5041_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = tmp_114_round_float32_to_bf16_ieee_fu_4977_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = tmp_144_round_float32_to_bf16_ieee_fu_5037_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = tmp_112_round_float32_to_bf16_ieee_fu_4973_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = tmp_142_round_float32_to_bf16_ieee_fu_5033_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = tmp_110_round_float32_to_bf16_ieee_fu_4969_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = tmp_140_round_float32_to_bf16_ieee_fu_5029_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = tmp_108_round_float32_to_bf16_ieee_fu_4965_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = tmp_138_round_float32_to_bf16_ieee_fu_5025_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = tmp_106_round_float32_to_bf16_ieee_fu_4961_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = tmp_136_round_float32_to_bf16_ieee_fu_5021_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = tmp_104_round_float32_to_bf16_ieee_fu_4957_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = tmp_134_round_float32_to_bf16_ieee_fu_5017_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = tmp_102_round_float32_to_bf16_ieee_fu_4953_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = tmp_132_round_float32_to_bf16_ieee_fu_5013_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = tmp_100_round_float32_to_bf16_ieee_fu_4949_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln1221_3_fu_3583_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln1221_1_fu_3549_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = tmp_150_round_float32_to_bf16_ieee_fu_5049_p_dout0;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = tmp_118_round_float32_to_bf16_ieee_fu_4985_p_dout0;

assign add_ln1212_fu_2922_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln1221_1_fu_3578_p2 = (zext_ln1221_2_fu_3574_p1 + select_ln1106);

assign add_ln1221_fu_3544_p2 = (zext_ln1221_fu_3541_p1 + select_ln1106);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign exp_x_100_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_101_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_102_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_103_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_104_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_105_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_106_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_107_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_108_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_109_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_110_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_111_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_112_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_113_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_114_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_115_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_116_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_117_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_118_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_119_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_120_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_121_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_122_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_123_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_124_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_125_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_126_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_127_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_160_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_161_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_162_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_163_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_164_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_165_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_166_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_167_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_168_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_169_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_170_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_171_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_172_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_173_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_174_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_175_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_176_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_177_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_178_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_179_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_180_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_181_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_182_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_183_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_184_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_185_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_186_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_187_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_188_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_189_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_190_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_191_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_224_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_225_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_226_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_227_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_228_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_229_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_230_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_231_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_232_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_233_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_234_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_235_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_236_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_237_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_238_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_239_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_240_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_241_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_242_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_243_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_244_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_245_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_246_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_247_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_248_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_249_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_250_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_251_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_252_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_253_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_254_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_255_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_32_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_33_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_34_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_35_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_36_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_37_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_38_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_39_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_40_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_41_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_42_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_43_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_44_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_45_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_46_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_47_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_48_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_49_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_50_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_51_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_52_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_53_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_54_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_55_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_56_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_57_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_58_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_59_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_60_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_61_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_62_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_63_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_96_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_97_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_98_address0 = zext_ln1219_fu_2780_p1;

assign exp_x_99_address0 = zext_ln1219_fu_2780_p1;

assign grp_fu_4821_p_ce = 1'b1;

assign grp_fu_4821_p_din0 = tmp_s_reg_4338;

assign grp_fu_4821_p_din1 = sum_63;

assign grp_fu_4825_p_ce = 1'b1;

assign grp_fu_4825_p_din0 = tmp_32_reg_4343;

assign grp_fu_4825_p_din1 = sum_63;

assign grp_fu_4829_p_ce = 1'b1;

assign grp_fu_4829_p_din0 = tmp_34_reg_4348;

assign grp_fu_4829_p_din1 = sum_63;

assign grp_fu_4833_p_ce = 1'b1;

assign grp_fu_4833_p_din0 = tmp_36_reg_4353;

assign grp_fu_4833_p_din1 = sum_63;

assign grp_fu_4837_p_ce = 1'b1;

assign grp_fu_4837_p_din0 = tmp_38_reg_4358;

assign grp_fu_4837_p_din1 = sum_63;

assign grp_fu_4841_p_ce = 1'b1;

assign grp_fu_4841_p_din0 = tmp_40_reg_4363;

assign grp_fu_4841_p_din1 = sum_63;

assign grp_fu_4845_p_ce = 1'b1;

assign grp_fu_4845_p_din0 = tmp_42_reg_4368;

assign grp_fu_4845_p_din1 = sum_63;

assign grp_fu_4849_p_ce = 1'b1;

assign grp_fu_4849_p_din0 = tmp_44_reg_4373;

assign grp_fu_4849_p_din1 = sum_63;

assign grp_fu_4853_p_ce = 1'b1;

assign grp_fu_4853_p_din0 = tmp_46_reg_4378;

assign grp_fu_4853_p_din1 = sum_63;

assign grp_fu_4857_p_ce = 1'b1;

assign grp_fu_4857_p_din0 = tmp_48_reg_4383;

assign grp_fu_4857_p_din1 = sum_63;

assign grp_fu_4861_p_ce = 1'b1;

assign grp_fu_4861_p_din0 = tmp_50_reg_4388;

assign grp_fu_4861_p_din1 = sum_63;

assign grp_fu_4865_p_ce = 1'b1;

assign grp_fu_4865_p_din0 = tmp_52_reg_4393;

assign grp_fu_4865_p_din1 = sum_63;

assign grp_fu_4869_p_ce = 1'b1;

assign grp_fu_4869_p_din0 = tmp_54_reg_4398;

assign grp_fu_4869_p_din1 = sum_63;

assign grp_fu_4873_p_ce = 1'b1;

assign grp_fu_4873_p_din0 = tmp_56_reg_4403;

assign grp_fu_4873_p_din1 = sum_63;

assign grp_fu_4877_p_ce = 1'b1;

assign grp_fu_4877_p_din0 = tmp_58_reg_4408;

assign grp_fu_4877_p_din1 = sum_63;

assign grp_fu_4881_p_ce = 1'b1;

assign grp_fu_4881_p_din0 = tmp_60_reg_4413;

assign grp_fu_4881_p_din1 = sum_63;

assign grp_fu_4885_p_ce = 1'b1;

assign grp_fu_4885_p_din0 = tmp_62_reg_4418;

assign grp_fu_4885_p_din1 = sum_63;

assign grp_fu_4889_p_ce = 1'b1;

assign grp_fu_4889_p_din0 = tmp_64_reg_4423;

assign grp_fu_4889_p_din1 = sum_63;

assign grp_fu_4893_p_ce = 1'b1;

assign grp_fu_4893_p_din0 = tmp_66_reg_4428;

assign grp_fu_4893_p_din1 = sum_63;

assign grp_fu_4897_p_ce = 1'b1;

assign grp_fu_4897_p_din0 = tmp_68_reg_4433;

assign grp_fu_4897_p_din1 = sum_63;

assign grp_fu_4901_p_ce = 1'b1;

assign grp_fu_4901_p_din0 = tmp_70_reg_4438;

assign grp_fu_4901_p_din1 = sum_63;

assign grp_fu_4905_p_ce = 1'b1;

assign grp_fu_4905_p_din0 = tmp_72_reg_4443;

assign grp_fu_4905_p_din1 = sum_63;

assign grp_fu_4909_p_ce = 1'b1;

assign grp_fu_4909_p_din0 = tmp_74_reg_4448;

assign grp_fu_4909_p_din1 = sum_63;

assign grp_fu_4913_p_ce = 1'b1;

assign grp_fu_4913_p_din0 = tmp_76_reg_4453;

assign grp_fu_4913_p_din1 = sum_63;

assign grp_fu_4917_p_ce = 1'b1;

assign grp_fu_4917_p_din0 = tmp_78_reg_4458;

assign grp_fu_4917_p_din1 = sum_63;

assign grp_fu_4921_p_ce = 1'b1;

assign grp_fu_4921_p_din0 = tmp_80_reg_4463;

assign grp_fu_4921_p_din1 = sum_63;

assign grp_fu_4925_p_ce = 1'b1;

assign grp_fu_4925_p_din0 = tmp_82_reg_4468;

assign grp_fu_4925_p_din1 = sum_63;

assign grp_fu_4929_p_ce = 1'b1;

assign grp_fu_4929_p_din0 = tmp_84_reg_4473;

assign grp_fu_4929_p_din1 = sum_63;

assign grp_fu_4933_p_ce = 1'b1;

assign grp_fu_4933_p_din0 = tmp_86_reg_4478;

assign grp_fu_4933_p_din1 = sum_63;

assign grp_fu_4937_p_ce = 1'b1;

assign grp_fu_4937_p_din0 = tmp_88_reg_4483;

assign grp_fu_4937_p_din1 = sum_63;

assign grp_fu_4941_p_ce = 1'b1;

assign grp_fu_4941_p_din0 = tmp_90_reg_4488;

assign grp_fu_4941_p_din1 = sum_63;

assign grp_fu_4945_p_ce = 1'b1;

assign grp_fu_4945_p_din0 = tmp_92_reg_4493;

assign grp_fu_4945_p_din1 = sum_63;

assign icmp_ln1212_fu_2764_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign lshr_ln1219_1_fu_2770_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign or_ln1221_fu_3569_p2 = (lshr_ln1221_1_reg_3712_pp0_iter10_reg | 6'd1);

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = tmp_152_round_float32_to_bf16_ieee_fu_5053_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 = tmp_120_round_float32_to_bf16_ieee_fu_4989_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = tmp_154_round_float32_to_bf16_ieee_fu_5057_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 = tmp_122_round_float32_to_bf16_ieee_fu_4993_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = tmp_156_round_float32_to_bf16_ieee_fu_5061_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 = tmp_124_round_float32_to_bf16_ieee_fu_4997_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = tmp_94_round_float32_to_bf16_ieee_fu_5065_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 = tmp_126_round_float32_to_bf16_ieee_fu_5001_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = tmp_96_round_float32_to_bf16_ieee_fu_5069_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 = tmp_128_round_float32_to_bf16_ieee_fu_5005_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln1221_3_fu_3583_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 = zext_ln1221_1_fu_3549_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = tmp_98_round_float32_to_bf16_ieee_fu_5073_p_dout0;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 = tmp_130_round_float32_to_bf16_ieee_fu_5009_p_dout0;

assign tmp_100_round_float32_to_bf16_ieee_fu_4949_p_din1 = y_reg_4498;

assign tmp_102_round_float32_to_bf16_ieee_fu_4953_p_din1 = y_1_reg_4503;

assign tmp_104_round_float32_to_bf16_ieee_fu_4957_p_din1 = y_2_reg_4508;

assign tmp_106_round_float32_to_bf16_ieee_fu_4961_p_din1 = y_3_reg_4513;

assign tmp_108_round_float32_to_bf16_ieee_fu_4965_p_din1 = y_4_reg_4518;

assign tmp_110_round_float32_to_bf16_ieee_fu_4969_p_din1 = y_5_reg_4523;

assign tmp_112_round_float32_to_bf16_ieee_fu_4973_p_din1 = y_6_reg_4528;

assign tmp_114_round_float32_to_bf16_ieee_fu_4977_p_din1 = y_7_reg_4533;

assign tmp_116_round_float32_to_bf16_ieee_fu_4981_p_din1 = y_8_reg_4538;

assign tmp_118_round_float32_to_bf16_ieee_fu_4985_p_din1 = y_9_reg_4543;

assign tmp_120_round_float32_to_bf16_ieee_fu_4989_p_din1 = y_10_reg_4548;

assign tmp_122_round_float32_to_bf16_ieee_fu_4993_p_din1 = y_11_reg_4553;

assign tmp_124_round_float32_to_bf16_ieee_fu_4997_p_din1 = y_12_reg_4558;

assign tmp_126_round_float32_to_bf16_ieee_fu_5001_p_din1 = y_13_reg_4563;

assign tmp_128_round_float32_to_bf16_ieee_fu_5005_p_din1 = y_14_reg_4568;

assign tmp_130_round_float32_to_bf16_ieee_fu_5009_p_din1 = y_15_reg_4573;

assign tmp_132_round_float32_to_bf16_ieee_fu_5013_p_din1 = y_16_reg_4578;

assign tmp_134_round_float32_to_bf16_ieee_fu_5017_p_din1 = y_17_reg_4583;

assign tmp_136_round_float32_to_bf16_ieee_fu_5021_p_din1 = y_18_reg_4588;

assign tmp_138_round_float32_to_bf16_ieee_fu_5025_p_din1 = y_19_reg_4593;

assign tmp_140_round_float32_to_bf16_ieee_fu_5029_p_din1 = y_20_reg_4598;

assign tmp_142_round_float32_to_bf16_ieee_fu_5033_p_din1 = y_21_reg_4603;

assign tmp_144_round_float32_to_bf16_ieee_fu_5037_p_din1 = y_22_reg_4608;

assign tmp_146_round_float32_to_bf16_ieee_fu_5041_p_din1 = y_23_reg_4613;

assign tmp_148_round_float32_to_bf16_ieee_fu_5045_p_din1 = y_24_reg_4618;

assign tmp_150_round_float32_to_bf16_ieee_fu_5049_p_din1 = y_25_reg_4623;

assign tmp_152_round_float32_to_bf16_ieee_fu_5053_p_din1 = y_26_reg_4628;

assign tmp_154_round_float32_to_bf16_ieee_fu_5057_p_din1 = y_27_reg_4633;

assign tmp_156_round_float32_to_bf16_ieee_fu_5061_p_din1 = y_28_reg_4638;

assign tmp_94_round_float32_to_bf16_ieee_fu_5065_p_din1 = y_29_reg_4643;

assign tmp_96_round_float32_to_bf16_ieee_fu_5069_p_din1 = y_30_reg_4648;

assign tmp_98_round_float32_to_bf16_ieee_fu_5073_p_din1 = y_31_reg_4653;

assign zext_ln1219_fu_2780_p1 = lshr_ln1219_1_fu_2770_p4;

assign zext_ln1221_1_fu_3549_p1 = add_ln1221_fu_3544_p2;

assign zext_ln1221_2_fu_3574_p1 = or_ln1221_fu_3569_p2;

assign zext_ln1221_3_fu_3583_p1 = add_ln1221_1_fu_3578_p2;

assign zext_ln1221_fu_3541_p1 = lshr_ln1221_1_reg_3712_pp0_iter10_reg;

endmodule //activation_accelerator_float_safe_softmax3_Pipeline_normalize_blocks3
