// Seed: 1283059339
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  always @(SystemTFIdentifier(
      1'b0,
      1,
      id_2 + id_2,
      |id_2 == id_2
  ) or posedge id_2)
    if (1)
      if (id_2) begin
        id_2 = 1;
      end else id_2 = id_2 + id_2;
endmodule
