<?xml version="1.0" encoding="utf-8"?>
<!-- File naming: <part/series name>.svd -->
<!--
  Copyright (C) 2012-2014 ARM Limited. All rights reserved.

  Purpose: System Viewer Description (SVD) Example (Schema Version 1.1)
           This is a description of a none-existent and incomplete device
		   for demonstration purposes only.

  Redistribution and use in source and binary forms, with or without
  modification, are permitted provided that the following conditions are met:
   - Redistributions of source code must retain the above copyright
     notice, this list of conditions and the following disclaimer.
   - Redistributions in binary form must reproduce the above copyright
     notice, this list of conditions and the following disclaimer in the
     documentation and/or other materials provided with the distribution.
   - Neither the name of ARM nor the names of its contributors may be used
     to endorse or promote products derived from this software without
     specific prior written permission.

  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  POSSIBILITY OF SUCH DAMAGE.
 -->
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>ABOV Semiconductor Co., Ltd.</vendor>
  <!-- device vendor name -->
  <vendorID>ABOV</vendorID>
  <!-- device vendor short name -->
  <name>A31G22x</name>
  <!-- name of part-->
  <series>A31G22x</series>
  <!-- device series the device belongs to -->
  <version>0.2</version>
  <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <description>ARM 32-bit Cortex-M0+ Microcontroller based device, CPU clock up to 48MHz, etc. </description>
  <licenseText>
    <!-- this license text will appear in header file. \n force line breaks -->
    ARM Limited (ARM) is supplying this software for use with Cortex-M\n
    processor based microcontroller, but can be equally used for other\n
    suitable  processor architectures. This file can be freely distributed.\n
    Modifications to this file shall be clearly marked.\n
    \n
    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
  <cpu>
    <!-- details about the cpu embedded in the device -->
    <name>CM0PLUS</name>
    <revision>r0p1</revision>
    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <vtorPresent>true</vtorPresent>
    <nvicPrioBits>2</nvicPrioBits>
    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>
  <!-- byte addressable memory -->
  <width>32</width>
  <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>
  <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>
  <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>
  <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>
  <!-- by default all 32Bits of the registers are used -->
  <peripherals>
    <!--SCUCC-->
    <peripheral>
      <name>SCUCC</name>
      <version>1.0</version>
      <description>SYSTEM CONTROL UNIT CHIP CONFIGURATION</description>
      <groupName>SCU</groupName>
      <baseAddress>0x4000f000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x00c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--VENDORID : Vendor Identification Register-->
        <register>
          <name>VENDORID</name>
          <description>Vendor Identification Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x41424f56</resetValue>
          <fields>
            <field>
              <name>VENDID</name>
              <description>Vendor Identification bits</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--CHIPID : Chip Identification Register-->
        <register>
          <name>CHIPID</name>
          <description>Chip Identification Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <fields>
            <field>
              <name>CHIPID</name>
              <description>Chip Identification bits. 0x4D31A00A: 256KB flash memory for program, 0x4D31A00B: 128KB flash memory for program</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--REVNR : Revision Number Register-->
        <register>
          <name>REVNR</name>
          <description>Revision Number Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>REVNO</name>
              <description>Chip Revision Number. These bits are fixed by manufacturer.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--SCU-->
    <peripheral>
      <name>SCU</name>
      <version>1.0</version>
      <description>SYSTEM CONTROL UNIT</description>
      <groupName>SCU</groupName>
      <baseAddress>0x40000000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SYSCLKFAIL</name>
        <value>01</value>
      </interrupt>
      <registers>
        <!--SMR : System Mode Register-->
        <register>
          <name>SMR</name>
          <description>System Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>LSEAON</name>
              <description>LSE Always on select bit in power down mode
0: LSE is automatically off entering power down mode
1: LSE isn't automatically off entering power down mode</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LSIAON</name>
              <description>LSI Always on select bit in power down mode
0: LSI is automatically off entering power down mode
1: LSI isn't automatically off entering power down mode</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BGRAON</name>
              <description>BGR Always on select bit in power down mode
0: BGR is automatically off entering power down mode
1: BGR isn't automatically off entering power down mode</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDCAON</name>
              <description>VDC Always on select bit in power down mode</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PREVMODE</name>
              <description>Previous operating mode before current reset event</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SCR : System Control Register-->
        <register>
          <name>SCR</name>
          <description>System Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>On writes, write 0x9EB3 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>SWRST</name>
              <description>Internal soft reset activation bit (check RSER[4] for reset)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--WUER : Wake up source enable register-->
        <register>
          <name>WUER</name>
          <description>Wake up source enable register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>GPIOFWUE</name>
              <description>Enable wakeup source of GPIOF port pin change event</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOEWUE</name>
              <description>Enable wakeup source of GPIOE port pin change event</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIODWUE</name>
              <description>Enable wakeup source of GPIOD port pin change event</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOCWUE</name>
              <description>Enable wakeup source of GPIOC port pin change event</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOBWUE</name>
              <description>Enable wakeup source of GPIOB port pin change event</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOAWUE</name>
              <description>Enable wakeup source of GPIOA port pin change event</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WTWUE</name>
              <description>Enable wakeup source of watch timer event</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTWUE</name>
              <description>Enable wakeup source of watchdog timer event</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDWUE</name>
              <description>Enable wakeup source of LVD event</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--WUSR : Wake up source status register-->
        <register>
          <name>WUSR</name>
          <description>Wake up source status register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>GPIOFWU</name>
              <description>Status of wakeup source of GPIOF port pin change event</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIOEWU</name>
              <description>Status of wakeup source of GPIOE port pin change event</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIODWU</name>
              <description>Status of wakeup source of GPIOD port pin change event</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIOCWU</name>
              <description>Status of wakeup source of GPIOC port pin change event</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIOBWU</name>
              <description>Status of wakeup source of GPIOB port pin change event</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>GPIOAWU</name>
              <description>Status of wakeup source of GPIOA port pin change event</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>WTWU</name>
              <description>Status of wakeup source of watch timer event</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>WDTWU</name>
              <description>Status of wakeup source of watchdog timer event</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVDWU</name>
              <description>Status of wakeup source of LVD event</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--RSER : Reset source enable register-->
        <register>
          <name>RSER</name>
          <description>Reset source enable register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000069</resetValue>
          <fields>
            <field>
              <name>PINRST</name>
              <description>External pin reset enable bit</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CPURST</name>
              <description>CPU request reset enable bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SWRST</name>
              <description>Software reset enable bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTRST</name>
              <description>Watchdog Timer reset enable bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCKFRST</name>
              <description>MCLK Clock fail reset enable bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSEFRST</name>
              <description>HSE Clock fail reset enable bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDRST</name>
              <description>LVD reset enable bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--RSSR : Reset source status register-->
        <register>
          <name>RSSR</name>
          <description>Reset source status register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000E8</resetValue>
          <fields>
            <field>
              <name>PORST</name>
              <description>Power on reset status bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PINRST</name>
              <description>External pin reset status bit</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CPURST</name>
              <description>CPU request reset status bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SWRST</name>
              <description>Software reset status bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTRST</name>
              <description>Watchdog Timer reset status bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCKFRST</name>
              <description>MCLK Clock fail reset status bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSEFRST</name>
              <description>HSE Clock fail reset status bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDRST</name>
              <description>LVD reset status bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PRER1 : Peripheral reset enable register 1-->
        <register>
          <name>PRER1</name>
          <description>Peripheral reset enable register 1</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x877F3F1F</resetValue>
          <fields>
            <field>
              <name>WT</name>
              <description>WT reset mask</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER21</name>
              <description>TIMER21 reset mask</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER20</name>
              <description>TIMER20 reset mask</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER30</name>
              <description>TIMER30 reset mask</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER16</name>
              <description>TIMER16 reset mask</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER15</name>
              <description>TIMER15 reset mask</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER14</name>
              <description>TIMER14 reset mask</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER13</name>
              <description>TIMER13 reset mask</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER12</name>
              <description>TIMER12 reset mask</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER11</name>
              <description>TIMER11 reset mask</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER10</name>
              <description>TIMER10 reset mask</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOF</name>
              <description>GPIOF reset mask</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOE</name>
              <description>GPIOE reset mask</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD reset mask</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC reset mask</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB reset mask</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA reset mask</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA reset mask</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PCU</name>
              <description>PCU reset mask</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDT</name>
              <description>WDT reset mask</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FMC</name>
              <description>FMC reset mask</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SCU</name>
              <description>SCU reset mask</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PRER2 : Peripheral reset enable register 1-->
        <register>
          <name>PRER2</name>
          <description>Peripheral reset enable register 2</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x98D0FF70</resetValue>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC reset mask</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LCD</name>
              <description>LCD reset enable</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TS</name>
              <description>Temperature Sensor reset mask</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CMP</name>
              <description>CMP reset mask</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC</name>
              <description>DAC reset mask</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC</name>
              <description>ADC reset mask</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI21</name>
              <description>SPI21 reset mask</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI20</name>
              <description>SPI20 reset mask</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1 reset mask</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 reset mask</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART13</name>
              <description>USART13 reset mask</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART12</name>
              <description>USART12 reset mask</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART11</name>
              <description>USART11 reset mask</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART10</name>
              <description>USART10 reset mask</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C2</name>
              <description>I2C2 reset mask</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1</name>
              <description>I2C1 reset mask</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>I2C0 reset mask</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PER1 : Peripheral enable register 1-->
        <register>
          <name>PER1</name>
          <description>Peripheral enable register 1</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <fields>
            <field>
              <name>WT</name>
              <description>WT function enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER21</name>
              <description>TIMER21 function enable</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER20</name>
              <description>TIMER20 function enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER30</name>
              <description>TIMER30 function enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER16</name>
              <description>TIMER16 function enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER15</name>
              <description>TIMER15 function enable</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER14</name>
              <description>TIMER14 function enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER13</name>
              <description>TIMER13 function enable</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER12</name>
              <description>TIMER12 function enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER11</name>
              <description>TIMER11 function enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER10</name>
              <description>TIMER10 function enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOF</name>
              <description>GPIOF function enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOE</name>
              <description>GPIOE function enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD function enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC function enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB function enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA function enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA function enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PER2 : Peripheral enable register 2-->
        <register>
          <name>PER2</name>
          <description>Peripheral enable register 2</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000100</resetValue>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC function enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LCD</name>
              <description>LCD function enable</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TS</name>
              <description>Temperature Sensor function enable</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CMP</name>
              <description>CMP function enable</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC</name>
              <description>DAC function enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC</name>
              <description>ADC function enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI21</name>
              <description>SPI21 function enable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI20</name>
              <description>SPI20 function enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1 function enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 function enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART13</name>
              <description>USART13 function enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART12</name>
              <description>USART12 function enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART11</name>
              <description>USART11 function enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART10</name>
              <description>USART10 function enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C2</name>
              <description>I2C2 function enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1</name>
              <description>I2C1 function enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>I2C0 function enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PCER1 : Peripheral clock enable register 1-->
        <register>
          <name>PCER1</name>
          <description>Peripheral clock enable register 1</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <fields>
            <field>
              <name>WT</name>
              <description>WT clock enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER21</name>
              <description>TIMER21 clock enable</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER20</name>
              <description>TIMER20 clock enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER30</name>
              <description>TIMER30 clock enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER16</name>
              <description>TIMER16 clock enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER15</name>
              <description>TIMER15 clock enable</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER14</name>
              <description>TIMER14 clock enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER13</name>
              <description>TIMER13 clock enable</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER12</name>
              <description>TIMER12 clock enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER11</name>
              <description>TIMER11 clock enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIMER10</name>
              <description>TIMER10 clock enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOF</name>
              <description>GPIOF clock enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOE</name>
              <description>GPIOE clock enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOD</name>
              <description>GPIOD clock enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOC</name>
              <description>GPIOC clock enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOB</name>
              <description>GPIOB clock enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>GPIOA</name>
              <description>GPIOA clock enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DMA</name>
              <description>DMA clock enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PCER2 : Peripheral clock enable register 2-->
        <register>
          <name>PCER2</name>
          <description>Peripheral clock enable register 2</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000100</resetValue>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC clock enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LCD</name>
              <description>LCD driver clock enable</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TS</name>
              <description>Temperature sensor clock enable</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CMP</name>
              <description>CMP clock enable</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC</name>
              <description>DAC clock enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ADC</name>
              <description>ADC clock enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI21</name>
              <description>SPI21 clock enable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPI20</name>
              <description>SPI20 clock enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART1</name>
              <description>UART1 clock enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UART0</name>
              <description>UART0 clock enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART13</name>
              <description>USART13 clock enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART12</name>
              <description>USART12 clock enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART11</name>
              <description>USART11 clock enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>USART10</name>
              <description>USART10 clock enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C2</name>
              <description>I2C2 clock enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C1</name>
              <description>I2C1 clock enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>I2C0</name>
              <description>I2C0 clock enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PPCLKSR : Peripheral clock selection register-->
        <register>
          <name>PPCLKSR</name>
          <description>Peripheral clock selection register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>T1xCLK</name>
              <description>Timer 1x Clock Selection bit</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>T20CLK</name>
              <description>Timer 20 Clock Selection bit</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>T30CLK</name>
              <description>Timer 30 Clock Selection bit</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LCDCLK</name>
              <description>LCD Clock Selection bit</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WTCLK</name>
              <description>Watch Timer Clock Selection bit
Note) These bits should be changed during the WTEN bit of watch timer control register (WTCR) is 0b</description>
              <bitOffset>3</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTCLK</name>
              <description>Watch-dog Timer Clock Selection bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CSCR : Clock Source Control register-->
        <register>
          <name>CSCR</name>
          <description>Clock Source Control register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000800</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>On writes, write 0xA507 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>LSECON</name>
              <description>Low speed external oscillator control</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LSICON</name>
              <description>Low Speed Internal oscillator control</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSICON</name>
              <description>High speed internal oscillator control</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSECON</name>
              <description>Hight speed external oscillator control</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SCCR : System Clock Control register-->
        <register>
          <name>SCCR</name>
          <description>System Clock Control register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>On writes, write 0x570A to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>FINSEL</name>
              <description>PLL input source FIN select register</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKSEL</name>
              <description>System clock select register</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CMR : Clock Monitoring register-->
        <register>
          <name>CMR</name>
          <description>Clock Monitoring register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000090</resetValue>
          <fields>
            <field>
              <name>MCLKREC</name>
              <description>MCLK fail auto recovery</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LSEMNT</name>
              <description>Low speed External oscillator monitoring enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LSEIE</name>
              <description>Low speed external oscillator fail interrupt enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LSEFAIL</name>
              <description>Low speed external oscillator fail interrupt</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LSESTS</name>
              <description>Low speed external oscillator status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKMNT</name>
              <description>MCLK monitoring enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKIE</name>
              <description>MCLK fail interrupt enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKFAIL</name>
              <description>MCLK fail interrupt</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKSTS</name>
              <description>MCLK clock status</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSEMNT</name>
              <description>High speed external oscillator monitoring enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSEIE</name>
              <description>High speed external oscillator fail interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSEFAIL</name>
              <description>High speed external oscillator fail interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HSESTS</name>
              <description>High speed external oscillator status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--NMIR : NMI control register-->
        <register>
          <name>NMIR</name>
          <description>NMI control register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>ACCESSCODE</name>
              <description>This field enables writing access to this register.
Writing 0xA32C is to enable writing.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>SWAPERRSTS</name>
              <description>Swap Error Interrupt condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>CMPINTSTS</name>
              <description>Comparator Interrupt condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>T30INTSTS</name>
              <description>TIMER30 Interrupt condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>WDTINTSTS</name>
              <description>WDT Interrupt condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>MCLKFAILSTS</name>
              <description>MCLK Fail condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVDSTS</name>
              <description>LVD condition status bit
This bit can't invoke NMI interrupt without enable bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>SWAPERRIEN</name>
              <description>Swap Error interrupt condition enable for NMI interrupt</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CMPINTEN</name>
              <description>Comparator interrupt condition enable for NMI interrupt</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>T30IEN</name>
              <description>TIMER30 interrupt condition enable for NMI interrupt</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTINTEN</name>
              <description>WDT Interrupt condition enable for NMI interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MCLKFAILEN</name>
              <description>MCLK Fail condition enable for NMI interrupt</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVDEN</name>
              <description>LVD Fail condition enable for NMI interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--COR : Clock Output Control register-->
        <register>
          <name>COR</name>
          <description>Clock Output Control register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <fields>
            <field>
              <name>CLKOEN</name>
              <description>Clock output enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CLKODIV</name>
              <description>Clock output divider value
CLKO=MCLK (CLKODIV=0)
CLKO=MCLK/2(CLKODIV+1)  (CLKODIV &gt; 0)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PLLCON : PLL Control register-->
        <register>
          <name>PLLCON</name>
          <description>PLL Control register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x06000000</resetValue>
          <fields>
            <field>
              <name>LOCK</name>
              <description>LOCK status</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PLLRSTB</name>
              <description>PLL reset</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PLLEN</name>
              <description>PLL enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BYPASSB</name>
              <description>FIN bypass</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PLLMODE</name>
              <description>PLL VCO mode</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PREDIV</name>
              <description>FIN predivider
FIN divided by (PREDIV + 1), (FIN/1 ~ FIN/8)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>POSTDIV1</name>
              <description>Feedback control 1 (N1)
N1 = POSTDIV1 + 1</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>POSTDIV2</name>
              <description>Feedback control 1 (N2)
N2 = POSTDIV2 + 1</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDIV</name>
              <description>output divider control (P)
P = OUTDIV + 1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--VDCCON : VDC Control register-->
        <register>
          <name>VDCCON</name>
          <description>VDC Control register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000007F</resetValue>
          <fields>
            <field>
              <name>VDC_WTIDKY</name>
              <description>VDC Write Identification Key
On writes, write 0x5 to these bits, otherwise the write is ignored.</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>VDC_PDBGR</name>
              <description>BGR Buffer Deep-sleep Signal Selection
*In BGR on off, VDCLOCK_I should be 0</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDC_STOP</name>
              <description>VDC STOP Mode Control Signal</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDC_IDLE</name>
              <description>VDC STOP1 Mode Control Signal</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDC_LOCK</name>
              <description>VDC VDCLOCK Control Signal for *BGR Stabilization
*In BGR off on Sequence, VDCLOCK_I should be 0 during 120usec</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VDCWDLY_WEN</name>
              <description>VDCWDLY value write enable. VDCWDLY value can be written with writing '1' to VDCWDLY_WEN bit simultaneously.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>VDCWDLY</name>
              <description>VDC warm-up delay count value.
When SCU is waked up from powerdown mode, the warm-up delay is inserted for VDC output being stabilized.
The amount of delay can be defined with this register value 7F : 4msec </description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--LSICON: LSI Control Register-->
        <register>
          <name>LSICON</name>
          <description>LSI Control Register</description>
          <addressOffset>0x6c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>SKIP_LS</name>
              <description>Internal Level Shifter control signal</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--EOSCR : External Oscillator control register-->
        <register>
          <name>EOSCR</name>
          <description>External Oscillator control register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00001014</resetValue>
          <fields>
            <field>
              <name>ESEN</name>
              <description>Write enable for LSE</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ESISEL</name>
              <description>Select current for LSE</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ESNCBYPS</name>
              <description>Noise Cancel Bypass enable for LSE</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EMEN</name>
              <description>Write enable for HSE</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>ISE</name>
              <description>Select current for HSE</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>NCOPT</name>
              <description>Noise Cancel delay Option for HSE</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>NCSKIP</name>
              <description>Noise Cancel Skip enable for HSE</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--EMODR : External mode pin read register-->
        <register>
          <name>EMODR</name>
          <description>External mode pin read register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <fields>
            <field>
              <name>BOOT</name>
              <description>BOOT pin level</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!-- RSTDBCR : Pin Reset Debounce Control Register-->
        <register>
          <name>RSTDBCR</name>
          <description>Pin Reset Debounce Control Register</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>On writes, write 0x0514 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>CLKCNT</name>
              <description>Noise cancel delay option for pin reset, N : N clock checking for debounce by LSI(500kHz)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EN</name>
              <description>Pin reset debounce enable bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR1: Miscellaneous Clock Control Register 1 -->
        <register>
          <name>MCCR1</name>
          <description>Miscellaneous Clock Control Register 1</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TEXT1CSEL</name>
              <description>TIMER1n EXT Clock source select bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TEXT1DIV</name>
              <description>TIMER1n EXT Clock N divider
To change the value, set 0x0 first without changing TEXT1CSEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>STCSEL</name>
              <description>systick clock source sel</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>STDIV</name>
              <description>SYSTICK Clock N divider
To change the value, set 0x0 first without changing STCSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR2: Miscellaneous Clock Control Register 2 -->
        <register>
          <name>MCCR2</name>
          <description>Miscellaneous Clock Control Register 2</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TEXT3CSEL</name>
              <description>TIMER 30 EXT Clock source select bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TEXT3DIV</name>
              <description>TIMER 30 EXT Clock N divider
To change the value, set 0x0 first without changing TEXT3DIV</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TEXT2CSEL</name>
              <description>TEXT2CSEL</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TEXT2DIV</name>
              <description>TIMER 20 EXT Clock N divider
To change the value, set 0x0 first without changing TEXT2CSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR3: Miscellaneous Clock Control Register 3 -->
        <register>
          <name>MCCR3</name>
          <description>Miscellaneous Clock Control Register 3</description>
          <addressOffset>0x98</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WTEXTCSEL</name>
              <description>WT EXT Clock source select bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WTEXTCDIV</name>
              <description>WT EXT Clock N divider
To change the value, set 0x0 first without changing WTEXTCSEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTCSEL</name>
              <description>WDT Clock source select bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WDTDIV</name>
              <description>WDT Clock N divider
To change the value, set 0x0 first without changing WDTCSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR4: Miscellaneous Clock Control Register 4 -->
        <register>
          <name>MCCR4</name>
          <description>Miscellaneous Clock Control Register 4</description>
          <addressOffset>0x9C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PD1CSEL</name>
              <description>Debounce Clock for PORT source select bit (PD,PE,PF)</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PD1DIV</name>
              <description>PORT Debounce Clock N divider (PD,PE,PF)
To change the value, set 0x0 first without changing PD1CSEL</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>PD0CSEL</name>
              <description>Debounce Clock for PORT source select bit (PA,PB,PC)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PD0DIV</name>
              <description>PORT Debounce Clock N divider  (PA,PB,PC)
To change the value, set 0x0 first without changing PD0CSEL</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- MCCR5: Miscellaneous Clock Control Register 5 -->
        <register>
          <name>MCCR5</name>
          <description>Miscellaneous Clock Control Register 5</description>
          <addressOffset>0xA0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>LCDSEL</name>
              <description>LCD Clock source selection</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LCDDIV</name>
              <description>LCD Clock N divider</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSRCSEL</name>
              <description>Temperature Sensor reference clock selection bit</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSSCSEL</name>
              <description>Temperature Sensor sensing clock selection bit</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSSLSITSEN</name>
              <description>Enable temperature sensing oscillator (LSI_TS)</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- MCCR6: Miscellaneous Clock Control Register 6 -->
        <register>
          <name>MCCR6</name>
          <description>Miscellaneous Clock Control Register 6</description>
          <addressOffset>0xA4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields></fields>
        </register>
        <!-- MCCR7: Miscellaneous Clock Control Register 7 -->
        <register>
          <name>MCCR7</name>
          <description>Miscellaneous Clock Control Register 7</description>
          <addressOffset>0xA8</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ADCCSEL</name>
              <description>ADC Clock source select bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ADCCDIV</name>
              <description>ADC Clock N divider
N must be larger than 0, and the divided clock must be slower than the system clock.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- HSITRIM: IOSC trim and control register -->
        <register>
          <name>HSITRIM</name>
          <description>Internal OSC Trim Register</description>
          <addressOffset>0xB0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BISCON</name>
              <description>Built in self calibration function enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>REFSEL</name>
              <description>Reference clock select for self-calibrarion</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- BISCCON: Built in self calibration control register -->
        <register>
          <name>BISCCON</name>
          <description>Build in self calibration contrl register</description>
          <addressOffset>0xB4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>HSIOSC_COMP</name>
              <description>Built in self calibration function enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>REF_COMP</name>
              <description>Reference clock Compare value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--SCULV-->
    <peripheral>
      <name>SCULV</name>
      <version>1.0</version>
      <description>SYSTEM CONTROL UNIT LOW VOLTAGE(INDICATOR / RESET)</description>
      <groupName>SCU</groupName>
      <baseAddress>0x40005100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x00c</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>LVI</name>
        <value>00</value>
      </interrupt>
      <registers>
        <!--LVICR : Low Voltage Indicator Control Register-->
        <register>
          <name>LVICR</name>
          <description>Low Voltage Indicator Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000BF</resetMask>
          <fields>
            <field>
              <name>LVIFLAG</name>
              <description>LVI Interrupt Flag bit. This bit is clear by writing '1' to this bit.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVIEN</name>
              <description>LVI Enable bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVINTEN</name>
              <description>LVI Interrupt Enable bit</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVIST</name>
              <description>LVI Interrupt Status Flag bit. This bit is cleared to '0' when VDDEXT level is over than LVI level.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVIVS</name>
              <description>LVI Voltage Selection bits</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--LVRCR : Low Voltage Reset Control Register-->
        <register>
          <name>LVRCR</name>
          <description>Low Voltage Reset Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>LVREN</name>
              <description>LVR Enable bits</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--LVRCNFIG : Configuration for Low Voltage Reset-->
        <register>
          <name>LVRCNFIG</name>
          <description>Configuration for Low Voltage Reset</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000000F</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key
On writes, write 0x72A5 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>LVRENM</name>
              <description>LVR Reset Operation Control Master Configuration</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LVRVS</name>
              <description>LVR Voltage Selection bits</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--PA-->
    <peripheral>
      <name>PA</name>
      <version>1.0</version>
      <description>GENERAL PORT</description>
      <groupName>GPIO</groupName>
      <headerStructName>PORT</headerStructName>
      <baseAddress>0x40001000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIOAB</name>
        <value>03</value>
      </interrupt>
      <registers>
        <!--MOD : Port n Mode Register-->
        <register>
          <name>MOD</name>
          <description>Port n Mode Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>MODE15</name>
              <description>Pin 15 Mode Selection bits</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE14</name>
              <description>Pin 14 Mode Selection bits</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE13</name>
              <description>Pin 13 Mode Selection bits</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE12</name>
              <description>Pin 12 Mode Selection bits</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE11</name>
              <description>Pin 11 Mode Selection bits</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE10</name>
              <description>Pin 10 Mode Selection bits</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE9</name>
              <description>Pin 9 Mode Selection bits</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE8</name>
              <description>Pin 8 Mode Selection bits</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE7</name>
              <description>Pin 7 Mode Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE6</name>
              <description>Pin 6 Mode Selection bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE5</name>
              <description>Pin 5 Mode Selection bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE4</name>
              <description>Pin 4 Mode Selection bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE3</name>
              <description>Pin 3 Mode Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE2</name>
              <description>Pin 2 Mode Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE1</name>
              <description>Pin 1 Mode Selection bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE0</name>
              <description>Pin 0 Mode Selection bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TYP : Port n Output Type Selection Register-->
        <register>
          <name>TYP</name>
          <description>Port n Output Type Selection Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>TYP15</name>
              <description>Pin 15 Output Type Selection bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP14</name>
              <description>Pin 15 Output Type Selection bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP13</name>
              <description>Pin 13 Output Type Selection bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP12</name>
              <description>Pin 12 Output Type Selection bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP11</name>
              <description>Pin 11 Output Type Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP10</name>
              <description>Pin 10 Output Type Selection bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP9</name>
              <description>Pin 9 Output Type Selection bit</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP8</name>
              <description>Pin 8 Output Type Selection bit</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP7</name>
              <description>Pin 7 Output Type Selection bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP6</name>
              <description>Pin 6 Output Type Selection bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP5</name>
              <description>Pin 5 Output Type Selection bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP4</name>
              <description>Pin 4 Output Type Selection bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP3</name>
              <description>Pin 3 Output Type Selection bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP2</name>
              <description>Pin 2 Output Type Selection bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP1</name>
              <description>Pin 1 Output Type Selection bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TYP0</name>
              <description>Pin 0 Output Type Selection bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--AFSR1 : Port n Alternative Function Selection Register 1-->
        <register>
          <name>AFSR1</name>
          <description>Port n Alternative Function Selection Register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>AFSR7</name>
              <description>Pin 7 Alternative Function Selection bits</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR6</name>
              <description>Pin 6 Alternative Function Selection bits</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR5</name>
              <description>Pin 5 Alternative Function Selection bits</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR4</name>
              <description>Pin 4 Alternative Function Selection bits</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR3</name>
              <description>Pin 3 Alternative Function Selection bits</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR2</name>
              <description>Pin 2 Alternative Function Selection bits</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR1</name>
              <description>Pin 1 Alternative Function Selection bits</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR0</name>
              <description>Pin 0 Alternative Function Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--AFSR2 : Port n Alternative Function Selection Register 2-->
        <register>
          <name>AFSR2</name>
          <description>Port n Alternative Function Selection Register 2</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>AFSR15</name>
              <description>Pin 15 Alternative Function Selection bits</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR14</name>
              <description>Pin 14 Alternative Function Selection bits</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR13</name>
              <description>Pin 13 Alternative Function Selection bits</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR12</name>
              <description>Pin 12 Alternative Function Selection bits</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR11</name>
              <description>Pin 11 Alternative Function Selection bits</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR10</name>
              <description>Pin 10 Alternative Function Selection bits</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR9</name>
              <description>Pin 9 Alternative Function Selection bits</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AFSR8</name>
              <description>Pin 8 Alternative Function Selection bits</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PUPD : Port n Pull-up/down Resistor Selection Register-->
        <register>
          <name>PUPD</name>
          <description>Port n Pull-up/down Resistor Selection Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>PUPD15</name>
              <description>Pin 15 Pull-up/down Resistor Selection bits</description>
              <bitRange>[31:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD14</name>
              <description>Pin 14 Pull-up/down Resistor Selection bits</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD13</name>
              <description>Pin 13 Pull-up/down Resistor Selection bits</description>
              <bitRange>[27:26]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD12</name>
              <description>Pin 12 Pull-up/down Resistor Selection bits</description>
              <bitRange>[25:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD11</name>
              <description>Pin 11 Pull-up/down Resistor Selection bits</description>
              <bitRange>[23:22]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD10</name>
              <description>Pin 10 Pull-up/down Resistor Selection bits</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD9</name>
              <description>Pin 9 Pull-up/down Resistor Selection bits</description>
              <bitRange>[19:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD8</name>
              <description>Pin 8 Pull-up/down Resistor Selection bits</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD7</name>
              <description>Pin 7 Pull-up/down Resistor Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD6</name>
              <description>Pin 6 Pull-up/down Resistor Selection bits</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD5</name>
              <description>Pin 5 Pull-up/down Resistor Selection bits</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD4</name>
              <description>Pin 4 Pull-up/down Resistor Selection bits</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD3</name>
              <description>Pin 3 Pull-up/down Resistor Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD2</name>
              <description>Pin 2 Pull-up/down Resistor Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD1</name>
              <description>Pin 1 Pull-up/down Resistor Selection bits</description>
              <bitRange>[03:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PUPD0</name>
              <description>Pin 0 Pull-up/down Resistor Selection bits</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--INDR : Port n Input Data Register-->
        <register>
          <name>INDR</name>
          <description>Port n Input Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>INDR15</name>
              <description>Pin 15 Input Data bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR14</name>
              <description>Pin 14 Input Data bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR13</name>
              <description>Pin 13 Input Data bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR12</name>
              <description>Pin 12 Input Data bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR11</name>
              <description>Pin 11 Input Data bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR10</name>
              <description>Pin 10 Input Data bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR9</name>
              <description>Pin 9 Input Data bit</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR8</name>
              <description>Pin 8 Input Data bit</description>
              <bitRange>[8:8]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR7</name>
              <description>Pin 7 Input Data bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR6</name>
              <description>Pin 6 Input Data bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR5</name>
              <description>Pin 5 Input Data bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR4</name>
              <description>Pin 4 Input Data bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR3</name>
              <description>Pin 3 Input Data bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR2</name>
              <description>Pin 2 Input Data bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR1</name>
              <description>Pin 1 Input Data bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>INDR0</name>
              <description>Pin 0 Input Data bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--OUTDR : Port n Output Data Register-->
        <register>
          <name>OUTDR</name>
          <description>Port n Output Data Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>OUTDR15</name>
              <description>Pin 15 Output Data bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR14</name>
              <description>Pin 14 Output Data bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR13</name>
              <description>Pin 13 Output Data bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR12</name>
              <description>Pin 12 Output Data bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR11</name>
              <description>Pin 11 Output Data bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR10</name>
              <description>Pin 10 Output Data bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR9</name>
              <description>Pin 9 Output Data bit</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR8</name>
              <description>Pin 8 Output Data bit</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR7</name>
              <description>Pin 7 Output Data bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR6</name>
              <description>Pin 6 Output Data bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR5</name>
              <description>Pin 5 Output Data bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR4</name>
              <description>Pin 4 Output Data bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR3</name>
              <description>Pin 3 Output Data bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR2</name>
              <description>Pin 2 Output Data bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR1</name>
              <description>Pin 1 Output Data bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDR0</name>
              <description>Pin 0 Output Data bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BSR : Port n Output Bit Set Register-->
        <register>
          <name>BSR</name>
          <description>Port n Output Bit Set Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>BSR15</name>
              <description>Pin 15 Output Set bit. This bit is always read to 0</description>
              <bitRange>[15:15]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR14</name>
              <description>Pin 14 Output Set bit. This bit is always read to 0</description>
              <bitRange>[14:14]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR13</name>
              <description>Pin 13 Output Set bit. This bit is always read to 0</description>
              <bitRange>[13:13]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR12</name>
              <description>Pin 12 Output Set bit. This bit is always read to 0</description>
              <bitRange>[12:12]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR11</name>
              <description>Pin 11 Output Set bit. This bit is always read to 0</description>
              <bitRange>[11:11]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR10</name>
              <description>Pin 10 Output Set bit. This bit is always read to 0</description>
              <bitRange>[10:10]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR9</name>
              <description>Pin 9 Output Set bit. This bit is always read to 0</description>
              <bitRange>[09:09]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR8</name>
              <description>Pin 8 Output Set bit. This bit is always read to 0</description>
              <bitRange>[08:08]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR7</name>
              <description>Pin 7 Output Set bit. This bit is always read to 0</description>
              <bitRange>[07:07]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR6</name>
              <description>Pin 6 Output Set bit. This bit is always read to 0</description>
              <bitRange>[06:06]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR5</name>
              <description>Pin 5 Output Set bit. This bit is always read to 0</description>
              <bitRange>[05:05]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR4</name>
              <description>Pin 4 Output Set bit. This bit is always read to 0</description>
              <bitRange>[04:04]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR3</name>
              <description>Pin 3 Output Set bit. This bit is always read to 0</description>
              <bitRange>[03:03]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR2</name>
              <description>Pin 2 Output Set bit. This bit is always read to 0</description>
              <bitRange>[02:02]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR1</name>
              <description>Pin 1 Output Set bit. This bit is always read to 0</description>
              <bitRange>[01:01]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BSR0</name>
              <description>Pin 0 Output Set bit. This bit is always read to 0</description>
              <bitRange>[00:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--BCR : Port n Output Bit Clear Register-->
        <register>
          <name>BCR</name>
          <description>Port n Output Bit Clear Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>BCR15</name>
              <description>Pin 15 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[15:15]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR14</name>
              <description>Pin 14 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[14:14]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR13</name>
              <description>Pin 13 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[13:13]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR12</name>
              <description>Pin 12 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[12:12]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR11</name>
              <description>Pin 11 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[11:11]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR10</name>
              <description>Pin 10 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[10:10]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR9</name>
              <description>Pin 9 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[09:09]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR8</name>
              <description>Pin 8 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[08:08]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR7</name>
              <description>Pin 7 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[07:07]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR6</name>
              <description>Pin 6 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[06:06]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR5</name>
              <description>Pin 5 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[05:05]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR4</name>
              <description>Pin 4 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[04:04]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR3</name>
              <description>Pin 3 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[03:03]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR2</name>
              <description>Pin 2 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[02:02]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR1</name>
              <description>Pin 1 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[01:01]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>BCR0</name>
              <description>Pin 0 Output Clear bit. This bit is always read to 0.</description>
              <bitRange>[00:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--OUTDMSK : Port n Output Bit Clear Register-->
        <register>
          <name>OUTDMSK</name>
          <description>Port n Output Data Mask Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>OUTDMSK15</name>
              <description>Pin 15 Output Data Mask bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK14</name>
              <description>Pin 14 Output Data Mask bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK13</name>
              <description>Pin 13 Output Data Mask bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK12</name>
              <description>Pin 12 Output Data Mask bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK11</name>
              <description>Pin 11 Output Data Mask bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK10</name>
              <description>Pin 10 Output Data Mask bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK9</name>
              <description>Pin 9 Output Data Mask bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK8</name>
              <description>Pin 8 Output Data Mask bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK7</name>
              <description>Pin 7 Output Data Mask bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK6</name>
              <description>Pin 6 Output Data Mask bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK5</name>
              <description>Pin 5 Output Data Mask bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK4</name>
              <description>Pin 4 Output Data Mask bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK3</name>
              <description>Pin 3 Output Data Mask bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK2</name>
              <description>Pin 2 Output Data Mask bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK1</name>
              <description>Pin 1 Output Data Mask bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OUTDMSK0</name>
              <description>Pin 0 Output Data Mask bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DBCR : Port n Output Bit Clear Register-->
        <register>
          <name>DBCR</name>
          <description>Port n Debounce Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DBEN15</name>
              <description>Pin 15 Debounce Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN14</name>
              <description>Pin 14 Debounce Enable bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN13</name>
              <description>Pin 13 Debounce Enable bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN12</name>
              <description>Pin 12 Debounce Enable bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN11</name>
              <description>Pin 11 Debounce Enable bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN10</name>
              <description>Pin 10 Debounce Enable bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN9</name>
              <description>Pin 9 Debounce Enable bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN8</name>
              <description>Pin 8 Debounce Enable bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN7</name>
              <description>Pin 7 Debounce Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN6</name>
              <description>Pin 6 Debounce Enable bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN5</name>
              <description>Pin 5 Debounce Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN4</name>
              <description>Pin 4 Debounce Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN3</name>
              <description>Pin 3 Debounce Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN2</name>
              <description>Pin 2 Debounce Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN1</name>
              <description>Pin 1 Debounce Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBEN0</name>
              <description>Pin 0 Debounce Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--IER : Port n interrupt enable register-->
        <register>
          <name>IER</name>
          <description>Port n interrupt enable register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 interrupt enable</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 interrupt enable</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 interrupt enable</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 interrupt enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11  interrupt enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 interrupt enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9  interrupt enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 interrupt enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7  interrupt enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 interrupt enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 interrupt enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P1</name>
              <description>P1 interrupt enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P0</name>
              <description>P0 interrupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!--ISR : Port n interrupt status register-->
        <register>
          <name>ISR</name>
          <description>Port n interrupt status register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 interrupt status</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 interrupt status</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 interrupt status</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 interrupt status</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11  interrupt status</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 interrupt status</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9  interrupt status</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 interrupt status</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7  interrupt status</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 interrupt status</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt status</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt status</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 interrupt status</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P1</name>
              <description>P1 interrupt status</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P0</name>
              <description>P0 interrupt status</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!--ICR : Port n interrupt control register-->
        <register>
          <name>ICR</name>
          <description>Port n interrupt control register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>P15</name>
              <description>P15 interrupt control</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P14</name>
              <description>P14 interrupt control</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P13</name>
              <description>P13 interrupt control</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P12</name>
              <description>P12 interrupt control</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P11</name>
              <description>P11  interrupt control</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P10</name>
              <description>P10 interrupt control</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P9</name>
              <description>P9  interrupt control</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P8</name>
              <description>P8 interrupt control</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P7</name>
              <description>P7  interrupt control</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P6</name>
              <description>P6 interrupt control</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P5</name>
              <description>P5  interrupt control</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P4</name>
              <description>P4 interrupt control</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3  interrupt control</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 interrupt control</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P1</name>
              <description>P1 interrupt control</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P0</name>
              <description>P0 interrupt control</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!--STR : Port n Strength Configuration register-->
        <register>
          <name>STR</name>
          <description>Port n Strength Configuration Register\n This function is only valid for PB[2:0] and PC[4:2] ports.</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>P4</name>
              <description>P4 Strength Configuration</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P3</name>
              <description>P3 Strength Configuration</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P2</name>
              <description>P2 Strength Configuration</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P1</name>
              <description>P1 Strength Configuration</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>P0</name>
              <description>P0 Strength Configuration</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--PB-->
    <peripheral derivedFrom="PA">
      <name>PB</name>
      <baseAddress>0x40001100</baseAddress>
    </peripheral>
    <!--PC-->
    <peripheral derivedFrom="PA">
      <name>PC</name>
      <baseAddress>0x40001200</baseAddress>
      <interrupt>
        <name>GPIOCD</name>
        <value>04</value>
      </interrupt>
    </peripheral>
    <!--PD-->
    <peripheral derivedFrom="PA">
      <name>PD</name>
      <baseAddress>0x40001300</baseAddress>
    </peripheral>
    <!--PE-->
    <peripheral derivedFrom="PA">
      <name>PE</name>
      <baseAddress>0x40001400</baseAddress>
      <interrupt>
        <name>GPIOE</name>
        <value>05</value>
      </interrupt>
    </peripheral>
    <!--PF-->
    <peripheral derivedFrom="PA">
      <name>PF</name>
      <headerStructName>PORTF</headerStructName>
      <baseAddress>0x40001500</baseAddress>
      <interrupt>
        <name>GPIOF</name>
        <value>06</value>
      </interrupt>
      <registers>
        <!--PLSR-->
        <register>
          <name>PLSR</name>
          <description>PORT F level select register </description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000007</resetMask>
          <fields>
            <field>
              <name>PF7LSB</name>
              <description>PORTF 7 Level Select bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PF6LSB</name>
              <description>PORTF 6 Level Select bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PF5LSB</name>
              <description>PORTF 5 Level Select bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--PCU1-->
    <peripheral>
      <name>PCU1</name>
      <version>1.0</version>
      <description>PORT CONTROL UNIT 1</description>
      <baseAddress>0x40001544</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x4</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--SPI2PMR: Port SPI2n Pin Re-Map Register-->
        <register>
          <name>SPI2PMR</name>
          <description>Port SPI2n Pin Re-Map Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <name>SPI21_PRM</name>
              <description>Enable Pin Re-map of SPI21 channel</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SPI20_PRM</name>
              <description>Enable Pin Re-map of SPI20 channel</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--PCU2-->
    <peripheral>
      <name>PCU2</name>
      <version>1.0</version>
      <description>PORT CONTROL UNIT 2</description>
      <baseAddress>0x40001F00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--ISEGPEN: Port LED ISEG Key Register-->
        <register>
          <name>ISEGPEN</name>
          <description>Port LED ISEG Port Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>ISEGENKEY</name>
              <description>Write 0x0702 to the operation key register for operating each of the ISEG
and the inverted ISEG output ports</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--ISEGR: Port LED ISEG Register-->
        <register>
          <name>ISEGR</name>
          <description>Port LED ISEG Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000003FF</resetValue>
          <resetMask>0x000003FF</resetMask>
          <fields>
            <field>
              <name>ISEG9</name>
              <description>LED ISEG9 singal control of PD2 port</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG8</name>
              <description>LED ISEG8 singal control of PD3 port</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG7</name>
              <description>LED ISEG7 singal control of PD4 port</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG6</name>
              <description>LED ISEG6 singal control of PD5 port</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG5</name>
              <description>LED ISEG5 singal control of PE7 port</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG4</name>
              <description>LED ISEG4 singal control of PE6 port</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG3</name>
              <description>LED ISEG3 singal control of PE5 port</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG2</name>
              <description>LED ISEG2 singal control of PE4 port</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG1</name>
              <description>LED ISEG1 singal control of PE3 port</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG0</name>
              <description>LED ISEG0 singal control of PE2 port</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--ISEGIR: Port LED ISEG Inversion Register-->
        <register>
          <name>ISEGIR</name>
          <description>Port LED ISEG Inversion Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003FF</resetMask>
          <fields>
            <field>
              <name>ISEG9_INV</name>
              <description>LED ISEG9 inverted singal control of PD2 port</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG8_INV</name>
              <description>LED ISEG8 inverted singal control of PD3 port</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG7_INV</name>
              <description>LED ISEG7 inverted singal control of PD4 port</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG6_INV</name>
              <description>LED ISEG6 inverted singal control of PD5 port</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG5_INV</name>
              <description>LED ISEG5 inverted singal control of PE7 port</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG4_INV</name>
              <description>LED ISEG4 inverted singal control of PE6 port</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG3_INV</name>
              <description>LED ISEG3 inverted singal control of PE5 port</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG2_INV</name>
              <description>LED ISEG2 inverted singal control of PE4 port</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG1_INV</name>
              <description>LED ISEG1 inverted singal control of PE3 port</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ISEG0_INV</name>
              <description>LED ISEG0 inverted singal control of PE2 port</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- PORTEN: Port Access Enable Register-->
        <register>
          <name>PORTEN</name>
          <description>Port Access Enable Register</description>
          <addressOffset>0xF0</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000000</resetMask>
          <fields>
            <field>
              <name>PORTEN</name>
              <description>Writing the sequence of 0x15 and 0x51 in this register enables
writing to PCU registers, and writing other values protects all PCU
registers from writing</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--CFMC-->
    <peripheral>
      <name>CFMC</name>
      <version>1.0</version>
      <description>CODE FLASH MEMORY CONTROLLER</description>
      <baseAddress>0x40000100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--MR : Code Flash Memory Mode Register-->
        <register>
          <name>MR</name>
          <description>Code Flash Memory Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>ACODE</name>
              <description>Access Code.
5A-&gt;A5 : Flash mode entry
A5-&gt;5A : Trim mode entry
81-&gt;28 : AMBA mode entry
66-&gt;99 : PROT mode entry</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <!--INIT : Code Flash Memory INIT Register-->
        <register>
          <name>INIT</name>
          <description>Code Flash Memory INIT Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FUSERD</name>
              <description>Fuse read bit. this bit must be set before DCT read in BootROM mode.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FRBSFLG</name>
              <description>2nd RSTBUSY flag bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RBSFLAG</name>
              <description>1st RSTBUSY flag bit</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RSTBUSY</name>
              <description>RSTBUSY status bit - sychronized with PCLK</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--CR : Code Flash Memory Control Register-->
        <register>
          <name>CR</name>
          <description>Code Flash Memory Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>BSAEN</name>
              <description>Bank selection block access enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RPAEN</name>
              <description>Read protection block access enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SELFPGM</name>
              <description>When this bit is set(1), PGM/ERS/HVEN will be cleared automatically after WRBUSY falling edge. It also enable CPU wait control when HVEN bit is set(1)
(start of program or erase operation)It also affects to PMODE bit operation.
</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IFAEN</name>
              <description>Info(User Data0, User Data1, User Data2) block access enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MAS</name>
              <description>Mass(bulk) erase enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SECT4K</name>
              <description>Sector 4K erase enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SECT1K</name>
              <description>Sector 1K erase enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PMODE</name>
              <description>PMODE enable
(Flash Address path is connected with FMAR) PMODE only valid when SELFPGM bit was not set(when SELFPGM = 0)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WADCK</name>
              <description>Program/Erase address data latch clock enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PGM</name>
              <description>Program mode enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ERS</name>
              <description>Erase mode enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>HVEN</name>
              <description>High Voltage cycle enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--AR : Code Flash Memory Address Register-->
        <register>
          <name>AR</name>
          <description>Code Flash Memory Address Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FADDR</name>
              <description>Word(32-bit) base address : 64K-word address for 256KB Flash.
Auto Incremental after WADCK trigger (after latching of target address).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--DR : Code Flash Memory Data Register-->
        <register>
          <name>DR</name>
          <description>Code Flash Memory Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FDATA</name>
              <description>Word size(32-bit) data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <!--BUSY : Code Flash Memory Write Busy Status Register-->
        <register>
          <name>BUSY</name>
          <description>Code Flash Memory Write Busy Status Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WRBUSY</name>
              <description>Write Busy status bit
FLBUSY bit goes high after set HVEN bit (in CTRL register).
FLBUSY bit goes low when WRBUSY becomes low after program(or erase) complete.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--CRC : Code Flash Memory CRC-CCITT Check Register-->
        <register>
          <name>CRCCCITT</name>
          <description>Code Flash Memory CRC-CCITT Check Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC-CCITT check value read register
polynomial: (1 + x5 + x12 + x16)
data width: 32 (the first serial bit is D[31])</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--CFG : Code Flash Memory Config Register-->
        <register>
          <name>CFG</name>
          <description>Code Flash Memory Config Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00008500</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x7858 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>WAIT</name>
              <description>This bits only be written in AMBA mode and MSB 16-bit (bit [31:16]) must be 0x7858
000 : flash access in 1 cycle (0-wait) /
001 : flash access in 2 cycles (1-wait) /
010 : flash access in 3 cycles (2-wait) - default /
011, flash access in 4 cycles (3-wait)
100, flash access in 5 cycles (4-wait)
101, flash access in 6 cycles (5-wait)
</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>CRCINIT</name>
              <description>When this bit is set('1'), CRC register will be initialized
It should be reset again before read flash to generate CRC-CCITT calculation
(Initial value of FMCRC is 0xFFFF)</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CRCEN</name>
              <description>CRC-CCITT enable
CRC value will be calculated at every flash read timing</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--WPROT : Code Flash Memory Write Protection Register-->
        <register>
          <name>WPROT</name>
          <description>Flash Memory Write Protection Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WPROT</name>
              <description>Write protection
each 16 KB segments for whole memory address (needs 16 bits for 256KB flash)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--RPROT : Code Flash Memory Read Protection Register-->
        <register>
          <name>RPROT</name>
          <description>Code Flash Memory Read Protection Register</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000ff</resetValue>
          <fields>
            <field>
              <name>DBGMOD</name>
              <description>Debug Operating Status bit</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>SRBOOT</name>
              <description>SRAM Boot Mode Status bit</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>PWMATCH</name>
              <description>Password Match Flag bit</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>RPBERSD</name>
              <description>Chip Erase and Read Protection Block Erase Done Flag bit</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>CERSD</name>
              <description>Chip Erase Done Flag bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVL2_STS</name>
              <description>Protection Level 2 Status bit (raw data)</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVL1_STS</name>
              <description>Protection Level 1 Status bit (raw data)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVL2_EN</name>
              <description>Protection Level 2 Enable Status bit</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>LVL1_EN</name>
              <description>Protection Level 1 Enable Status bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>RPROT</name>
              <description>Read protection
0xff : Unprotection
0x39 : Protection Level 1
others : Protection Level 2
When the memory is in either protection mode,
setting the 8th bit to 1 enables the password function for the protection mode</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!--PWIN : Code Flash Memory Password Input Register-->
        <register>
          <name>PWIN</name>
          <description>Code Flash Memory Password Input Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <fields>
            <field>
              <name>PWIN</name>
              <description>Password input data bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--PWPRST : Code Flash Memory Password Preset Register-->
        <register>
          <name>PWPRST</name>
          <description>Code Flash Memory Password Preset Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <fields>
            <field>
              <name>PWPRST</name>
              <description>Password preset data bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--BCR : Code Flash Memory Bank Control Register-->
        <register>
          <name>BCR</name>
          <description>Code Flash Memory Bank Control Register</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key.
On writes, write 0xAA91 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>BSE</name>
              <description>Memory Bank Selection Enable bit for swap operation</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BSW</name>
              <description>Bank Swap</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BSR : Code Flash Memory Bank Status Register-->
        <register>
          <name>BSR</name>
          <description>Code Flash Memory Bank Status Register</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>BSERR</name>
              <description>Error handling flag bit for Bank Selection</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CBF</name>
              <description>Current Boot bank flag bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BSST</name>
              <description>Bank Selection Status bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>BSWST</name>
              <description>Bank Swap Status bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--ABWPROT : Code Flash Memory Active Bootloader Area Write Protection Register-->
        <register>
          <name>ABWPROT</name>
          <description>Code Flash Memory Active Bootloader Area Write Protection Register</description>
          <addressOffset>0x50</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>AB_KEY</name>
              <description>Write protection key value 0xAAB for the active bootloader area</description>
              <bitOffset>20</bitOffset>
              <bitWidth>12</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>AB_WPROT</name>
              <description>1KB write protection of user bootloader area in active bank</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--NBWPROT : Code Flash Memory Non-active Bootloader Area Write Protection Register-->
        <register>
          <name>NBWPROT</name>
          <description>Code Flash Memory Non-active Bootloader Area Write Protection Register</description>
          <addressOffset>0x54</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>NB_KEY</name>
              <description>Write protection key value 0x55B for the non-active bootloader area</description>
              <bitOffset>20</bitOffset>
              <bitWidth>12</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>NB_WPROT</name>
              <description>1KB write protection of user bootloader area in non-active bank</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BOOT : Code Flash Memory Boot Register-->
        <register>
          <name>BOOT</name>
          <description>Code Flash Memory Boot Register</description>
          <addressOffset>0x60</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>BOOTMD</name>
              <description>Bootloader mode bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>SREMAP</name>
              <description>SRAM Re-Map enable bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FERR</name>
              <description>Code Flash Error bit for debug</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>INITFLG</name>
              <description>Code Flash Initialize for debug</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SRAMBOOT</name>
              <description>SRAM Boot mode bit</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TMR : Code Flash Memory Timer CounterRegister-->
        <register>
          <name>TMR</name>
          <description>Code Flash Memory Timer Counter Register</description>
          <addressOffset>0x64</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>TIMER</name>
              <description>Code Flash Timer Counter</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TICK : Code Flash Memory Tick Timer Register-->
        <register>
          <name>TICK</name>
          <description>Code Flash Memory Tick Timer Register</description>
          <addressOffset>0x68</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>TICK</name>
              <description>Code Flash Tick Timer</description>
              <bitOffset>0</bitOffset>
              <bitWidth>20</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--TEST: Code Flash Memory TEST Register-->
        <register>
          <name>TEST</name>
          <description>Code Flash Memory TEST Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>MCS</name>
              <description>MCS control bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>REDEN</name>
              <description>RED area access enable bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LDTEN</name>
              <description>LDT area access enable bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DCT</name>
              <description>DCT area access enable bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TREGSEL</name>
              <description>TREG selection (test register in flash IP)</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSMODE</name>
              <description>TSMODE set</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PROT</name>
              <description>PROT[8:0] area access enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>9</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>STOP</name>
              <description>Flash Stop bit control</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HIDDEN0</name>
              <description>Hidden Test Enable 0</description>
              <bitOffset>21</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HIDDEN1</name>
              <description>Hidden Test Enable 1</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TESTFLG</name>
              <description>Test Flash</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>HWID</name>
          <description>Code Flash Memory Hardware ID Register</description>
          <addressOffset>0x84</addressOffset>
          <size>32</size>
          <access>read-write</access>
        </register>
        <register>
          <name>SIZE</name>
          <description>Code Flash Memory Size Register</description>
          <addressOffset>0x88</addressOffset>
          <size>32</size>
          <access>read-write</access>
        </register>
        <register>
          <name>DCT0</name>
          <description>Code Flash Memory DCT0 Register</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-only</access>
        </register>
        <register>
          <name>DCT1</name>
          <description>Code Flash Memory DCT0 Register</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <!--DFMC-->
    <peripheral>
      <name>DFMC</name>
      <version>1.0</version>
      <description>DATA FLASH MEMORY CONTROLLER</description>
      <baseAddress>0x40000200</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--INIT : DATAFlash Memory INIT Register-->
        <register>
          <name>INIT</name>
          <description>DATA Flash Memory INIT Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FUSERD</name>
              <description>Fuse read bit. this bit must be set before DCT read in BootROM mode.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FRBSFLG</name>
              <description>2nd RSTBUSY flag bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RBSFLAG</name>
              <description>1st RSTBUSY flag bit</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RSTBUSY</name>
              <description>RSTBUSY status bit - sychronized with PCLK</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--MR : Data Flash Memory Mode Register-->
        <register>
          <name>MR</name>
          <description>Data Flash Memory Mode Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x01000000</resetValue>
          <fields>
            <field>
              <name>ACODE</name>
              <description>Access Code.
5A-&gt;A5 : Flash mode entry
A5-&gt;5A : Trim mode entry
81-&gt;28 : AMBA mode entry
66-&gt;99 : PROT mode entry</description>
              <bitOffset>0</bitOffset>
              <bitWidth>7</bitWidth>
            </field>
          </fields>
        </register>
        <!--CR : Data Flash Memory Control Register-->
        <register>
          <name>CR</name>
          <description>Data Flash Memory Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>RPAEN</name>
              <description>Read protection block access enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WPGMEN</name>
              <description>When the 'PMODE' bit is set to '1', 32-bit unit flash writing is possible. otherwise, 8-bit unit flash writing is possible.
              0: 8-bit (Byte) width write
              1: 32-bit (Word) width write
              </description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>MAS</name>
              <description>Mass(bulk) erase enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SECT4K</name>
              <description>Sector 4K erase enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>SECT1K</name>
              <description>Sector 1K erase enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PMODE</name>
              <description>PMODE enable
(Flash Address path is connected with FMAR) PMODE only valid when SELFPGM bit was not set(when SELFPGM = 0)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WADCK</name>
              <description>Program/Erase address data latch clock enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PGM</name>
              <description>Program mode enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ERS</name>
              <description>Erase mode enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>HVEN</name>
              <description>High Voltage cycle enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--AR : Data Flash Memory Address Register-->
        <register>
          <name>AR</name>
          <description>Data Flash Memory Address Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FADDR</name>
              <description>Word(32-bit) base address : 64K-word address for 256KB Flash.
Auto Incremental after WADCK trigger (after latching of target address).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--DR : Data Flash Memory Data Register-->
        <register>
          <name>DR</name>
          <description>Data Flash Memory Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>FDATA</name>
              <description>Byte size(8-bit) data when 8-bit write mode (WPGMEN=0), Word size (32-bit) data when 32-bit write mode (WPGMEN=1)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <!--BUSY : Data Flash Memory Write Busy Status Register-->
        <register>
          <name>BUSY</name>
          <description>Data Flash Memory Write Busy Status Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>WRBUSY</name>
              <description>Write Busy status bit
FLBUSY bit goes high after set HVEN bit (in CTRL register).
FLBUSY bit goes low when WRBUSY becomes low after program(or erase) complete.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--CRC : Data Flash Memory CRC-CCITT Check Register-->
        <register>
          <name>CRCCCITT</name>
          <description>Data Flash Memory CRC-CCITT Check Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>CRC</name>
              <description>CRC16 check value read register
polynomial: (1 + x5 + x12 + x16)
data width: 32 (the first serial bit is D[31])</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--CFG : Data Flash Memory Config Register-->
        <register>
          <name>CFG</name>
          <description>Data Flash Memory Config Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00008500</resetValue>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x7858 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>WAIT</name>
              <description>This bits only be written in AMBA mode and MSB 16-bit (bit [31:16]) must be 0x7858
000 : flash access in 1 cycle (0-wait) /
001 : flash access in 2 cycles (1-wait) /
010 : flash access in 3 cycles (2-wait) - default /
011, flash access in 4 cycles (3-wait)
100, flash access in 5 cycles (4-wait)
101, flash access in 6 cycles (5-wait)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>CRCINIT</name>
              <description>When this bit is set('1'), CRC register will be initialized
It should be reset again before read flash to generate CRC-CCITT calculation
(Initial value of FMCRC is 0xFFFF)</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>CRCEN</name>
              <description>CRC-CCITT enable
CRC value will be calculated at every flash read timing</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--WPROT : Data Flash Memory Write Protection Register-->
        <register>
          <name>WPROT</name>
          <description>Data Flash Memory Write Protection Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>WPROT</name>
              <description>Write protection
each 1 KB segments for whole memory address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <!--RPROT : Data Flash Memory Read Protection Register-->
        <register>
          <name>RPROT</name>
          <description>Data Flash Memory Read Protection Register</description>
          <addressOffset>0x3c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x000000ff</resetValue>
          <fields>
            <field>
              <name>DBGMOD</name>
              <description>Debug Operating Status bit</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>SRBOOT</name>
              <description>SRAM Boot Mode Status bit</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>PWMATCH</name>
              <description>Password Match Flag bit</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>RPBERSD</name>
              <description>Chip Erase and Read Protection Block Erase Done Flag bit</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>CERSD</name>
              <description>Chip Erase Done Flag bit</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>RPROT_STS</name>
              <description>Read Protection Status bit (raw data)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>RPROT_EN</name>
              <description>Read Protection Enable Status</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>RPROT</name>
              <description>Read protection
0xff : Unprotected\r\n
Others : Read Protection with Password</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!--PWIN : Data Flash Memory Password Input Register-->
        <register>
          <name>PWIN</name>
          <description>Data Flash Memory Password Input Register</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <fields>
            <field>
              <name>PWIN</name>
              <description>Password input data bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--PWPRST : Data Flash Memory Password Preset Register-->
        <register>
          <name>PWPRST</name>
          <description>Data Flash Memory Password Preset Register</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <fields>
            <field>
              <name>PWPRST</name>
              <description>Password preset data bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--TEST: Code Flash Memory TEST Register-->
        <register>
          <name>TEST</name>
          <description>Code Flash Memory TEST Register</description>
          <addressOffset>0x80</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <fields>
            <field>
              <name>MCS</name>
              <description>MCS control bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>REDEN</name>
              <description>RED area access enable bit</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>LDTEN</name>
              <description>LDT area access enable bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DCT</name>
              <description>DCT area access enable bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TREGSEL</name>
              <description>TREG selection (test register in flash IP)</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSMODE</name>
              <description>TSMODE set</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PROT</name>
              <description>PROT[8:0] area access enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>9</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>STOP</name>
              <description>Flash Stop bit control</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HIDDEN0</name>
              <description>Hidden Test Enable 0</description>
              <bitOffset>21</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>HIDDEN1</name>
              <description>Hidden Test Enable 1</description>
              <bitOffset>24</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TESTFLG</name>
              <description>Test Flash</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DCT0</name>
          <description>Code Flash Memory DCT0 Register</description>
          <addressOffset>0x90</addressOffset>
          <size>32</size>
          <access>read-only</access>
        </register>
        <register>
          <name>DCT1</name>
          <description>Code Flash Memory DCT0 Register</description>
          <addressOffset>0x94</addressOffset>
          <size>32</size>
          <access>read-only</access>
        </register>
      </registers>
    </peripheral>
    <!--DMAC0-->
    <peripheral>
      <name>DMAC0</name>
      <version>1.0</version>
      <description>DIRECT MEMORY ACCESS CONTROLLER</description>
      <groupName>DMAC</groupName>
      <headerStructName>DMAC</headerStructName>
      <baseAddress>0x40000400</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--CR : DMA Channel n Control Register-->
        <register>
          <name>CR</name>
          <description>DMA Channel n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>TRANSCNT</name>
              <description>Number of DMA transfer remained
Required transfer number should be written before enable DMA transfer.
0 : DMA transfer is done.
N : N transfers are remained.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>PERISEL</name>
              <description>Peripheral selction
N : Associated peripheral selection.
Refer to DMA Peripheral connection table</description>
              <bitOffset>8</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>SIZE</name>
              <description>Bus transfer size.
00: DMA transfer is byte size transfer
01: DMA transfer is half word size transfer
10: DMA transfer is word size transfer
11: Reserved</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>DIR</name>
              <description>Select transfer direction.
0: Transfer direction is from memory to peripheral. (TX)
1: Transfer direction is from peripheral to memory. (RX)</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--SR : DMA Channel n Status Register-->
        <register>
          <name>SR</name>
          <description>DMA Channel n Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>EOT</name>
              <description>End of transfer.
0: Data to be transferred is existing. TRANSCNT shows non zero value
1: All data is transferred. TRANSCNT shows now 0</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMARC</name>
              <description>DMA Request Clear
0: The data to be transmitted remains. (DMAn_CR_TRANSCNT[27:16] value is not 0.)
1: All data has been transmitted. (DMAn_CR_TRANSCNT[27:16] value is 0)
				</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMAEN</name>
              <description>DMA Enable
0: DMA is in stop or hold state
1: DMA is running or enabled</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--PAR : DMA Channel n Peripheral Address-->
        <register>
          <name>PAR</name>
          <description>DMA Channel n Peripheral Address</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x40000000</resetValue>
          <fields>
            <field>
              <name>PAR</name>
              <description>Target Peripheral address of transmit buffer or receive buffer.
Address is fixed address when each transfer is done.
If DIR is 0, this address is destination address of data transfer.
If DIR is 1, this address is source address of data transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!--MAR : DMA Channel n Memory Address-->
        <register>
          <name>MAR</name>
          <description>DMA Channel n Memory Address</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x20000000</resetValue>
          <fields>
            <field>
              <name>OFFSET</name>
              <description>Memory or Peripheral Base Offset
10: Peripheral to Peripheral (0x4000_XXXX)
01: Peripheral to Memory (0x2000_XXXX)
Others : This offset address is automatically mapped to the memory address (0x2000_XXXX).
			  </description>
              <bitOffset>29</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>MAR</name>
              <description>The target address of data transfer.
Address is automatically incremented according to SIZE bits when each transfer is done.
If DIR is 0 this address is source address of data transfer.
If DIR is 1, this address is destination address of data transfer.

If the offset address for DMA data transfer is set as a peripheral-to-peripheral device, memory address auto-increment is not applied and data transfer is possible only at the target address specified by the user.
</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--DMAC1-->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC1</name>
      <baseAddress>0x40000410</baseAddress>
    </peripheral>
    <!--DMAC2-->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC2</name>
      <baseAddress>0x40000420</baseAddress>
    </peripheral>
    <!--DMAC3-->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC3</name>
      <baseAddress>0x40000430</baseAddress>
    </peripheral>
    <!--DMAC4-->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC4</name>
      <baseAddress>0x40000440</baseAddress>
    </peripheral>
    <!--DMAC5-->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC5</name>
      <baseAddress>0x40000450</baseAddress>
    </peripheral>
    <!--DMAC6-->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC6</name>
      <baseAddress>0x40000460</baseAddress>
    </peripheral>
    <!--DMAC7-->
    <peripheral derivedFrom="DMAC0">
      <name>DMAC7</name>
      <baseAddress>0x40000470</baseAddress>
    </peripheral>
    <!--WDT-->
    <peripheral>
      <name>WDT</name>
      <version>1.0</version>
      <description>WATCH-DOG TIMER</description>
      <baseAddress>0x40001a00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>WDT</name>
        <value>02</value>
      </interrupt>
      <registers>
        <!--CR : Watch-dog Timer Control Register-->
        <register>
          <name>CR</name>
          <description>Watch-dog Timer Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0x5A69 to these bits, otherwise the write is ignored.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>RSTEN</name>
              <description>Watch-dog Timer Reset Enable bits</description>
              <bitOffset>10</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CNTEN</name>
              <description>Watch-dog Timer Counter Enable bits</description>
              <bitOffset>4</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WINMIEN</name>
              <description>Watch-dog Timer Window Match Interrupt Enable bit</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>UNFIEN</name>
              <description>Watch-dog Timer Underflow Interrupt Enable bit</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CLKDIV</name>
              <description>Watch-dog Timer Clock Divider bits, The clock which is selected by PPCLKSR[0]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SR : Watch-dog Timer Status Register-->
        <register>
          <name>SR</name>
          <description>Watch-dog Timer Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x0000083</resetMask>
          <fields>
            <field>
              <name>DBGCNTEN</name>
              <description>Watch-dog Timer Counter Enable bit. When the core is halted in the debug mode. Note: This bit is cleared to 0b only by POR reset.</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RUN_CORE_HALTED</name>
                  <description>The watch-dog timer counter continues even if the core is halted.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_CORE_HALTED</name>
                  <description>The watch-dog timer counter is stopped when the core is halted.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WINMIFLAG</name>
              <description>Watch-dog Timer Window Match Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_WDM_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_WDM_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UNFIFLAG</name>
              <description>Watch-dog Timer Underflow Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WDT_UDF_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WDT_UDF_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!--DR : Watch-dog Timer Data Register-->
        <register>
          <name>DR</name>
          <description>Watch-dog Timer Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00003D09</resetValue>
          <resetMask>0x00FFFFFF</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>Watch-dog Timer Data bits. The range is 0x000000 to 0xFFFFFF.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CNT : Watch-dog Timer Counter Register-->
        <register>
          <name>CNT</name>
          <description>Watch-dog Timer Counter Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00003D09</resetValue>
          <resetMask>0x00FFFFFF</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Watch-dog Timer Counter bits.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--WINDR : Watch-dog Timer Window Data Register (Note: Once any value is written to this window data register, the register can't be changed until a system reset.)-->
        <register>
          <name>WINDR</name>
          <description>Watch-dog Timer Window Data Register (Note: Once any value is written to this window data register, the register can't be changed until a system reset.)</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00001fff</resetValue>
          <resetMask>0x00ffffff</resetMask>
          <fields>
            <field>
              <name>WDATA</name>
              <description>Watch-dog Timer Window Data bits. The range is 0x000000 to 0xFFFFFF.</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CNTR : Watch-dog Timer Counter Reload Register-->
        <register>
          <name>CNTR</name>
          <description>Watch-dog Timer Counter Reload Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>CNTR</name>
              <description>Watch-dog Timer Counter Reload bits.</description>
              <bitRange>[07:00]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RELOAD_WDTDR</name>
                  <description>Reload the WDTDR value to watch-dog timer counter and re-start. (Automatically cleared to 0x00 after operation)</description>
                  <value>0x6a</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>UNLOAD_WDTDR</name>
                  <description>No effect</description>
                  <value>0x00</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--WT-->
    <peripheral>
      <name>WT</name>
      <version>1.0</version>
      <description>WATCH TIMER</description>
      <baseAddress>0x40002000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x010</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>WT</name>
        <value>12</value>
      </interrupt>
      <registers>
        <!--CR : Watch Timer Control Register-->
        <register>
          <name>CR</name>
          <description>Watch Timer Control Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000bb</resetMask>
          <fields>
            <field>
              <name>WTEN</name>
              <description>Watch Timer Operation Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WT</name>
                  <description>Disable watch timer operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WT</name>
                  <description>Enable watch timer operation</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTINTV</name>
              <description>Watch Timer Interval Selection bits.</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_7</name>
                  <description>fWT/2^7</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_13</name>
                  <description>fWT/2^13</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_14</name>
                  <description>fWT/2^14</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_INTERVAL_14_</name>
                  <description>fWT/(2^14x(WTDR value + 1))</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTIEN</name>
              <description>Watch Timer Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_WT_INT</name>
                  <description>Disable watch timer interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_WT_INT</name>
                  <description>Enable watch timer interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTIFLAG</name>
              <description>Watch Timer Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>WT_IF_CLR</name>
                  <description>No request occurred</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WT_IF_SET</name>
                  <description>Request occurred, This bit is cleared to '0' when write '1'.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>WTCLR</name>
              <description>Watch Timer Counter and Divider Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LET_WT_CNT_BE</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR_WT_CNT</name>
                  <description>Clear the counter and divider (Automatically cleared to 0b after operation)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!--DR : Watch Timer Data Register-->
        <register>
          <name>DR</name>
          <description>Watch Timer Data Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>WTDATA</name>
              <description>Watch Timer Data bits. The range is 0x001 to 0xFFF.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CNT : Watch Timer Counter Register-->
        <register>
          <name>CNT</name>
          <description>Watch Timer Counter Register</description>
          <addressOffset>0x8</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Watch Timer Counter bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--TIMER10-->
    <peripheral>
      <name>TIMER10</name>
      <version>1.0</version>
      <description>16-BIT TIMER1n</description>
      <groupName>TIMER1n</groupName>
      <headerStructName>TIMER1n</headerStructName>
      <baseAddress>0x40002100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER10</name>
        <value>07</value>
      </interrupt>
      <registers>
        <!--CR : Timer/Counter n Control Register-->
        <register>
          <name>CR</name>
          <description>Timer/Counter n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000f9ff</resetMask>
          <fields>
            <field>
              <name>SSYNC</name>
              <description>Synchronized start counter with TIMER30</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CSYNC</name>
              <description>Synchronization clear counter with TIMER30</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EN</name>
              <description>Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK</name>
              <description>Clock Selection bit (Note: This bit should be changed during TnEN bit is 0b.)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MS</name>
              <description>Operation Mode Selection bits (Note: These bits should be changed during TnEN bit is 0b.)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECE</name>
              <description>External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OPOL</name>
              <description>TnOUT Polarity Selection bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPOL</name>
              <description>Timer n Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MIEN</name>
              <description>Timer n Match Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CIEN</name>
              <description>Timer n Capture Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MIFLAG</name>
              <description>Timer n Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CIFLAG</name>
              <description>Timer n Capture Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PAU</name>
              <description>Timer n Counter Temporary Pause Control bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLR</name>
              <description>Timer n Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ADR : Timer/Counter n A Data Register-->
        <register>
          <name>ADR</name>
          <description>Timer/Counter n A Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter n A Data bits. The range is 0x0000 to 0xFFFF. Note: Do not write 0x0000 in the TnADR register when PPG mode.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BDR : Timer/Counter n B Data Register-->
        <register>
          <name>BDR</name>
          <description>Timer/Counter n B Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter n B Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CAPDR : Timer/Counter n Capture Data Register-->
        <register>
          <name>CAPDR</name>
          <description>Timer/Counter n Capture Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter n Capture Data bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--PREDR : Timer/Counter n Prescaler Data Register-->
        <register>
          <name>PREDR</name>
          <description>Timer/Counter n Prescaler Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter n Prescaler Data bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CNT : Timer/Counter n Counter Register-->
        <register>
          <name>CNT</name>
          <description>Timer/Counter n Counter Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter n Counter bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--TIMER11-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER11</name>
      <baseAddress>0x40002200</baseAddress>
      <interrupt>
        <name>TIMER11</name>
        <value>08</value>
      </interrupt>
    </peripheral>
    <!--TIMER12-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER12</name>
      <baseAddress>0x40002300</baseAddress>
      <interrupt>
        <name>TIMER12</name>
        <value>09</value>
      </interrupt>
    </peripheral>
    <!--TIMER13-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER13</name>
      <baseAddress>0x40002700</baseAddress>
      <interrupt>
        <name>TIMER13</name>
        <value>21</value>
      </interrupt>
    </peripheral>
    <!--TIMER14-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER14</name>
      <baseAddress>0x40002800</baseAddress>
      <interrupt>
        <name>TIMER14</name>
        <value>22</value>
      </interrupt>
    </peripheral>
    <!--TIMER15-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER15</name>
      <baseAddress>0x40002900</baseAddress>
      <interrupt>
        <name>TIMER15</name>
        <value>23</value>
      </interrupt>
    </peripheral>
    <!--TIMER16-->
    <peripheral derivedFrom="TIMER10">
      <name>TIMER16</name>
      <baseAddress>0x40002A00</baseAddress>
      <interrupt>
        <name>TIMER16</name>
        <value>24</value>
      </interrupt>
    </peripheral>
    <!--TIMER20-->
    <peripheral>
      <name>TIMER20</name>
      <version>1.0</version>
      <description>32-BIT TIMER2n</description>
      <groupName>TIMER2n</groupName>
      <headerStructName>TIMER2n</headerStructName>
      <baseAddress>0x40002500</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER20</name>
        <value>15</value>
      </interrupt>
      <registers>
        <!--CR : Timer/Counter n Control Register-->
        <register>
          <name>CR</name>
          <description>Timer/Counter n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>EN</name>
              <description>Timer n Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLK</name>
              <description>Timer n Clock Selection bit (Note: This bit should be changed during TnEN bit is 0b.)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MS</name>
              <description>Timer n Operation Mode Selection bits (Note: These bits should be changed during TnEN bit is 0b.)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ECE</name>
              <description>Timer n External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CAPSEL</name>
              <description>Capture Signal Selection bit(olny timer20)</description>
              <bitRange>[10:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OPOL</name>
              <description>Timer n Polarity Selection bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPOL</name>
              <description>Timer n Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MIEN</name>
              <description>Timer n Match Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CIEN</name>
              <description>Timer n Capture Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MIFLAG</name>
              <description>Timer n Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CIFLAG</name>
              <description>Timer n Capture Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PAU</name>
              <description>Timer n Counter Temporary Pause Control bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLR</name>
              <description>Timer n Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ADR : Timer/Counter n A Data Register-->
        <register>
          <name>ADR</name>
          <description>Timer/Counter n A Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter n A Data bits. The range is 0x00000002 to 0xFFFFFFFF. Note: Do not write 0x00000000 in the TnADR register when PPG mode.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BDR : Timer/Counter n B Data Register-->
        <register>
          <name>BDR</name>
          <description>Timer/Counter n B Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0xFFFFFFFF</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter n B Data bits. The range is 0x00000000 to 0xFFFFFFFF.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CAPDR : Timer/Counter n Capture Data Register-->
        <register>
          <name>CAPDR</name>
          <description>Timer/Counter n Capture Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter n Capture Data bits.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--PREDR : Timer/Counter n Prescaler Data Register-->
        <register>
          <name>PREDR</name>
          <description>Timer/Counter n Prescaler Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter n Prescaler Data bits.P</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CNT : Timer/Counter n Counter Register-->
        <register>
          <name>CNT</name>
          <description>Timer/Counter n Counter Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter n Counter bits.</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--TIMER21-->
    <peripheral derivedFrom="TIMER20">
      <name>TIMER21</name>
      <baseAddress>0x40002600</baseAddress>
      <interrupt>
        <name>TIMER21</name>
        <value>16</value>
      </interrupt>
    </peripheral>
    <!--TIMER30-->
    <peripheral>
      <name>TIMER30</name>
      <version>1.0</version>
      <description>TIMER COUNTER30</description>
      <headerStructName>TIMER3n</headerStructName>
      <baseAddress>0x40002400</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x040</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TIMER30</name>
        <value>13</value>
      </interrupt>
      <registers>
        <!--CR : Timer/Counter 30 Control Register-->
        <register>
          <name>CR</name>
          <description>Timer/Counter 30 Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>EN</name>
              <description>Timer 30 Operation Enable bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE_T30</name>
                  <description>Disable timer 30 operation</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE_T30</name>
                  <description>Enable timer 30 operation (Counter clear and start)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLK</name>
              <description>Timer 30 Clock Selection bit (Note: This bit should be changed during T30EN bit is 0b.)</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SELECT_INTERNAL_CLK</name>
                  <description>Select an internal prescaler clock</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SELECT_EXTERNAL_CLK</name>
                  <description>Select an external clock</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>MS</name>
              <description>Timer 30 Operation Mode Selection bits (Note: These bits should be changed during T30EN bit is 0b.)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INTERVAL_MODE</name>
                  <description>Interval mode (All match interrupts can occur)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CAPTURE_MODE</name>
                  <description>Capture mode (The Period-match interrupt can occur)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BACK_TO_BACK_MODE</name>
                  <description>Back-to-back mode (All interrupts can occur)</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ECE</name>
              <description>Timer 30 External Clock Edge Selection bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FORCA</name>
              <description>Timer 30 Output Mode Selection bit. This bit should be changed when the T30EN is 0b. Note: If this bit is changed on operation, it shall apply from the next period.</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DLYEN</name>
              <description>Delay Time Insertion Enable bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DLYPOS</name>
              <description>Delay Time Insertion Position</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPOL</name>
              <description>Timer 30 Capture Polarity Selection bits</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UPDT</name>
              <description>Data Reload Time Selection bits</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PMOC</name>
              <description>Period Match Interrupt Occurrence Selection (Note: A period match counter is cleared as 0x00 when the T3nCLR bit is set or the PMOC[2:0] bits are changed.)</description>
              <bitRange>[03:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CLR</name>
              <description>Timer 30 Counter and Prescaler Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LET_T30_CNT_BE</name>
                  <description>No effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CLEAR_T30_CNT</name>
                  <description>Clear timer 30 counter and prescaler (Automatically cleared to 0b after operation)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!--PDR : Timer/Counter 30 Period Data Register-->
        <register>
          <name>PDR</name>
          <description>Timer/Counter 30 Period Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>PDATA</name>
              <description>Timer/Counter 30 Period Data bits. The range is 0x0002 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ADR : Timer/Counter 30 A Data Register-->
        <register>
          <name>ADR</name>
          <description>Timer/Counter 30 A Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>ADATA</name>
              <description>Timer/Counter 30 A Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BDR : Timer/Counter 30 B Data Register-->
        <register>
          <name>BDR</name>
          <description>Timer/Counter 30 B Data Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>Timer/Counter 30 B Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CDR : Timer/Counter 30 C Data Register-->
        <register>
          <name>CDR</name>
          <description>Timer/Counter 30 C Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000ffff</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CDATA</name>
              <description>Timer/Counter 30 C Data bits. The range is 0x0000 to 0xFFFF.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CAPDR : Timer/Counter 30 Capture Data Register-->
        <register>
          <name>CAPDR</name>
          <description>Timer/Counter 30 Capture Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CAPD</name>
              <description>Timer/Counter 30 Capture Data bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--PREDR : Timer/Counter 30 Prescaler Data Register-->
        <register>
          <name>PREDR</name>
          <description>Timer/Counter 30 Prescaler Data Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000fff</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>PRED</name>
              <description>Timer/Counter 30 Prescaler Data bits.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CNT : Timer/Counter 30 Counter Register-->
        <register>
          <name>CNT</name>
          <description>Timer/Counter 30 Counter Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CNT</name>
              <description>Timer/Counter 30 Counter bits.</description>
              <bitRange>[15:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--OUTCR : Timer/Counter 30 Output Control Register-->
        <register>
          <name>OUTCR</name>
          <description>Timer/Counter 30 Output Control Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ff77</resetMask>
          <fields>
            <field>
              <name>WTIDKY</name>
              <description>Write Identification Key. On writes, write 0xE06C to these bits, otherwise the write is ignored.</description>
              <bitRange>[31:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>POLB</name>
              <description>PWM30xB Output Polarity Selection bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>POLA</name>
              <description>PWM30xA Output Polarity Selection bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PABOE</name>
              <description>PWM30AB Output Enable bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PBBOE</name>
              <description>PWM30BB Output Enable bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCBOE</name>
              <description>PWM30CB Output Enable bit</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PAAOE</name>
              <description>PWM30AA Output Enable bit</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PBAOE</name>
              <description>PWM30BA Output Enable bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PCAOE</name>
              <description>PWM30CA Output Enable bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLAB</name>
              <description>Configure PWM30AB output When Disable</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLBB</name>
              <description>Configure PWM30BB output When Disable</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLCB</name>
              <description>Configure PWM30CB output When Disable</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLAA</name>
              <description>Configure PWM30AA output When Disable</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLBA</name>
              <description>Configure PWM30BA output When Disable</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LVLCA</name>
              <description>Configure PWM30CA output When Disable</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DLY : Timer/Counter 30 PWM Output Delay Data Register-->
        <register>
          <name>DLY</name>
          <description>Timer/Counter 30 PWM Output Delay Data Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003ff</resetMask>
          <fields>
            <field>
              <name>DLY</name>
              <description>Timer/Counter 30 PWM Delay Data bits. Delay time: DLY[9:0]/fT30</description>
              <bitRange>[09:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--INTCR : Timer/Counter 30 Interrupt Control Register-->
        <register>
          <name>INTCR</name>
          <description>Timer/Counter 30 Interrupt Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007f</resetMask>
          <fields>
            <field>
              <name>HIZIEN</name>
              <description>Timer 30 Output High-Impedance Interrupt Enable bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CIEN</name>
              <description>Timer 30 Capture Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BTIEN</name>
              <description>Timer 30 Bottom Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PMIEN</name>
              <description>Timer 30 Period Match Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AMIEN</name>
              <description>Timer 30 A-ch Match Interrupt Enable bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BMIEN</name>
              <description>Timer 30 B-ch Match Interrupt Enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CMIEN</name>
              <description>Timer 30 C-ch Match Interrupt Enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--INTFLAG : Timer/Counter 30 Interrupt Flag Register-->
        <register>
          <name>INTFLAG</name>
          <description>Timer/Counter 30 Interrupt Flag Register</description>
          <addressOffset>0x2c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007f</resetMask>
          <fields>
            <field>
              <name>HIZIFLAG</name>
              <description>Timer 30 Output High-Impedance Interrupt Flag bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CIFLAG</name>
              <description>Timer 30 Capture Interrupt Flag bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BTIFLAG</name>
              <description>Timer 30 Bottom Interrupt Flag bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PMIFLAG</name>
              <description>Timer 30 Period Match Interrupt Flag bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AMIFLAG</name>
              <description>Timer 30 A-ch Match Interrupt Flag bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BMIFLAG</name>
              <description>Timer 30 B-ch Match Interrupt Flag bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CMIFLAG</name>
              <description>Timer 30 C-ch Match Interrupt Flag bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--HIZCR : Timer/Counter 30 High-Impedance Control Register-->
        <register>
          <name>HIZCR</name>
          <description>Timer/Counter 30 High-Impedance Control Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000097</resetMask>
          <fields>
            <field>
              <name>HIZEN</name>
              <description>PWM30xA/PWM30xB Output High-Impedance Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HIZSW</name>
              <description>High-Impedance Output Software Setting</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HEDGE</name>
              <description>High-Impedance Edge Selection</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HIZSTA</name>
              <description>High-Impedance Status</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>HIZCLR</name>
              <description>High-Impedance Output Clear bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ADTCR : Timer/Counter 30 A/DC Trigger Control Register-->
        <register>
          <name>ADTCR</name>
          <description>Timer/Counter 30 A/DC Trigger Control Register</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000001f</resetMask>
          <fields>
            <field>
              <name>BTTG</name>
              <description>Select Timer 30 Bottom for A/DC Trigger Signal Generator</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PMTG</name>
              <description>Select Timer 30 Period Match for A/DC Trigger Signal Generator</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>AMTG</name>
              <description>Select Timer 30 A-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BMTG</name>
              <description>Select Timer 30 B-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CMTG</name>
              <description>Select Timer 30 C-ch Match for A/DC Trigger Signal Generator</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ADTDR : Timer/Counter 30 A/DC Trigger Generator Data Register-->
        <register>
          <name>ADTDR</name>
          <description>Timer/Counter 30 A/DC Trigger Generator Data Register</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00003fff</resetMask>
          <fields>
            <field>
              <name>ADTDATA</name>
              <description>Timer/Counter 30 A/DC Trigger Generation Data bits.</description>
              <bitRange>[13:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--USART10-->
    <peripheral>
      <name>USART10</name>
      <version>1.0</version>
      <description>UNIVERSAL SYNCHRONOUS/ASYNCHRONOUS RECEIVER/TRANSMITTER</description>
      <groupName>USART</groupName>
      <headerStructName>USART</headerStructName>
      <baseAddress>0x40003800</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>USART10</name>
        <value>11</value>
      </interrupt>
      <registers>
        <!--CR1 : Timer/Counter 30 A/DC Trigger Generator Data Register-->
        <register>
          <name>CR1</name>
          <description>USARTn Control Register 1</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>MS</name>
              <description>USARTn Operation Mode Selection bits</description>
              <bitRange>[15:14]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ASYNC</name>
                  <description>Asynchronous Mode (UART)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SYNC</name>
                  <description>Synchronous Mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SPI</name>
                  <description>SPI mode</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PG</name>
              <description>Selects Parity Generation and Check method (only UART mode)</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PARITY</name>
                  <description>No parity</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EVEN</name>
                  <description>Even parity</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ODD</name>
                  <description>Odd parity</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLEN</name>
              <description>Selects the length of data bit in a frame when Asynchronous or Synchronous mode</description>
              <bitRange>[11:09]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>5BIT</name>
                  <description>5 bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6BIT</name>
                  <description>6 bit</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>7BIT</name>
                  <description>7 bit</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>8BIT</name>
                  <description>8 bit</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>9BIT</name>
                  <description>9 bit</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ORD</name>
              <description>Selects the first data bit to be transmitted (only SPI mode)</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB_FIRST</name>
                  <description>LSB-first</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB_FIRST</name>
                  <description>MSB-first</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPOL</name>
              <description>Selects the clock polarity of ACK in synchronous or SPI mode</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHANGE_AT_FALLING_EDGE</name>
                  <description>TXD Change @Rising Edge, RXD Change @Falling Edge</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE_AT_RISING_EDGE</name>
                  <description>TXD Change @Falling Edge, RXD Change @Rising Edge</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CPHA</name>
              <description>(null)The CPOL and this bit determine if data are sampled on the leading or trailing edge of SCK (only SPI mode)</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SPL_STP</name>
                  <description>Sample / Setup</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STP_SPL</name>
                  <description>Setup / Sample</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DRIE</name>
              <description>Transmit Data Register Empty Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXCIE</name>
              <description>Transmit Complete Interrupt Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXCIE</name>
              <description>Receive Complete Interrupt Enable bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXE</name>
              <description>Enables the Transmitter unit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXE</name>
              <description>Enables the Receiver unit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--CR2 : Timer/Counter 30 A/DC Trigger Generator Data Register-->
        <register>
          <name>CR2</name>
          <description>USARTn Control Register 2</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>DMATXIE</name>
              <description>DMA Tx Interrupt Enable bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMARXIE</name>
              <description>DMA Rx Interrupt Enable bit</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTOIE</name>
              <description>RTO Interrupt Enable bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RTOEN</name>
              <description>Active RTO Block by supplying. After RTO is occur, this bit is clear</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BFREN</name>
              <description>Activate Baud-Rate Fraction Counter Register</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EN</name>
              <description>(nActivate USARTn Block by supplyingull)</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DBLS</name>
              <description>Selects receiver sampling rate (only UART mode)</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MASTER</name>
              <description>Selects master or slave in SPI or Synchronous mode and controls the direction of SCK pin</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LOOPS</name>
              <description>Control the Loop Back mode of USARTn for test mode</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DISSCK</name>
              <description>In synchronous mode operation, selects the waveform of SCK output</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSEN</name>
              <description>This bit controls the SSn pin operation (only SPI mode)</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>FXCH</name>
              <description>SPI port function exchange control bit (only SPI mode)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SB</name>
              <description>Selects the length of stop bit in Asynchronous or Synchronous mode</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TX8</name>
              <description>The ninth bit of data frame in Asynchronous or Synchronous mode of operation. Write this bit first before loading the USARTn_DR register</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RX8</name>
              <description>The ninth bit of data frame in Asynchronous or Synchronous mode of operation. Read this bit first before reading the receive buffer (only UART mode)</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ST : USARTn Status Register-->
        <register>
          <name>ST</name>
          <description>USARTn Status Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x000000e7</resetMask>
          <fields>
            <field>
              <name>DMATXF</name>
              <description>DMA Transmit Operation Complete flag. (DMA to USART)</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMARXF</name>
              <description>DMA Receive Operation Complete flag. (USART to DMA)</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DRE</name>
              <description>Transmit Data Register Empty Interrupt Flag</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXC</name>
              <description>Transmit Complete Interrupt Flag</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXC</name>
              <description>Receive Complete Interrupt Flag</description>
              <bitRange>[05:05]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RTOF</name>
              <description>Receive Time Out Interrupt flag. This bit is cleared to 0 when write 1</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DOR</name>
              <description>This bit is set if data OverRun occurs</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>FE</name>
              <description>This bit is set if the first stop bit of next character in the receive buffer is detected as '0'. This bit is valid until the receive buffer is read (only UART mode)</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>PE</name>
              <description>This bit is set if the next character in the receive buffer has a Parity Error while parity is checked. This bit is valid until the receive buffer is read (only UART mode)</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BDR : USARTn Baud Rate Generation Register-->
        <register>
          <name>BDR</name>
          <description>USARTn Baud Rate Generation Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000FFF</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>BDATA</name>
              <description>The value in this register is used to generate internal baud rate in UART mode or to generate SCK clock in SPI mode. To prevent malfunction, do not write '0' in UART mode and do not write '0' or '1' in synchronous or SPI mode.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DR : USARTn Data Register-->
        <register>
          <name>DR</name>
          <description>USARTn Data Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>The USART Transmit buffer and Receive buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the USTnDR register. Reading the USTnDR register returns the contents of the Receive Buffer. Write to this register only when the DRE flag is set. In SPI master mode, the SCK clock is generated when data are written to this register.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BFR : USARTn Baud-Rate Fraction Count Register-->
        <register>
          <name>BFR</name>
          <description>USARTn Baud-Rate Fraction Count Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>BFC</name>
              <description>USART Baud-Rate Fraction Counter</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--RTO : USARTn Receive Time Out Register-->
        <register>
          <name>RTO</name>
          <description>USARTn Receive Time Out Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FFFFFF</resetValue>
          <resetMask>0x00FFFFFF</resetMask>
          <fields>
            <field>
              <name>RTO</name>
              <description>USART Receive Time Out</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--USART11-->
    <peripheral derivedFrom="USART10">
      <name>USART11</name>
      <baseAddress>0x40003900</baseAddress>
      <interrupt>
        <name>USART11</name>
        <value>17</value>
      </interrupt>
    </peripheral>
    <!--USART12-->
    <peripheral derivedFrom="USART10">
      <name>USART12</name>
      <baseAddress>0x40003a00</baseAddress>
      <interrupt>
        <name>USART12_13_SPI21</name>
        <value>26</value>
      </interrupt>
    </peripheral>
    <!--USART13-->
    <peripheral derivedFrom="USART10">
      <name>USART13</name>
      <baseAddress>0x40003b00</baseAddress>
    </peripheral>
    <!-- UART0-->
    <peripheral>
      <name>UART0</name>
      <version>1.0</version>
      <description>UNIVERSAL ASYNCHRONOUS RECEIVER/TRANSMITTER</description>
      <groupName>UART</groupName>
      <headerStructName>UART</headerStructName>
      <baseAddress>0x40004000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0</name>
        <value>19</value>
      </interrupt>
      <registers>
        <!-- RBR: UARTn Receive Buffer Register -->
        <register>
          <name>RBR</name>
          <description>UARTn Receive Buffer Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>RBR</name>
              <description>recevied/transmit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- THR: UARTn Transmit Data Hold Register -->
        <register>
          <name>THR</name>
          <description>UARTn Transmit Data Hold Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>THR</name>
              <description>recevied/transmit data</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IER: UARTn Interrupt Enable Register -->
        <register>
          <name>IER</name>
          <description>UARTn Interrupt Enable Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000003F</resetMask>
          <fields>
            <field>
              <name>DTXIEN</name>
              <description>DMA Transmit done Interrupt Enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DRXIEN</name>
              <description>DMA Receiver done Interrupt Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXEIE</name>
              <description>Transmit Register Empty Interrupt Enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RLSIE</name>
              <description>Receiver Line Status Interrupt Enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>THREIE</name>
              <description>Transmit Holding Register Empty Interrupt Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DRIE</name>
              <description>Data Receive Interrupt Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IIR: UARTn Interrupt ID Register -->
        <register>
          <name>IIR</name>
          <description>UARTn Interrupt ID Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>TXE</name>
              <description>Transmit Complete Interrupt Source ID bit</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>IID</name>
              <description>UARTn Interrupt ID bits</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>IPEN</name>
              <description>Interrupt Pending bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- LCR: UARTn Line Control Register -->
        <register>
          <name>LCR</name>
          <description>UARTn Line Control Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000007F</resetMask>
          <fields>
            <field>
              <name>BREAK</name>
              <description>Transfer Break Control
The TXDn pin will be driven at low state in order to notice the alert to the receiver</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STICKP</name>
              <description>Force Parity bit.
This bit is effective when the PEN bit is set to 1b</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PARITY</name>
              <description>Parity Mode and Parity Stuck Selection</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PEN</name>
              <description>parity bit transfer enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>STOPBIT</name>
              <description>Stop Bit Length Selection</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DLEN</name>
              <description>Data Length Selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!-- DCR: UARTn Data Control Register -->
        <register>
          <name>DCR</name>
          <description>UARTn Data Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000001C</resetMask>
          <fields>
            <field>
              <name>LBON</name>
              <description>Local loopback test mode enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>RXINV</name>
              <description>Rx Data Inversion selection</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>TXINV</name>
              <description>TX Data Inversion selection</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- LSR: UARTn Line Status Register -->
        <register>
          <name>LSR</name>
          <description>UARTn Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000060</resetValue>
          <resetMask>0x0000007F</resetMask>
          <fields>
            <field>
              <name>TEMT</name>
              <description>Transmit Empty</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>THRE</name>
              <description>Transmit Holding Register Empty</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>BI</name>
              <description>Break condition Indication</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>FE</name>
              <description>Frame Error indicator</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error indicator</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error indicator</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DR</name>
              <description>Data Recevie indicator</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BDR: UARTn Baud rate Divisor Latch Register -->
        <register>
          <name>BDR</name>
          <description>UARTn Baud rate Divisor Latch Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>BDR</name>
              <description>Baud rate Divider latch value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <!-- BFR: UARTn Baud rate Fraction Counter Register -->
        <register>
          <name>BFR</name>
          <description>UARTn Baud rate Fraction Counter Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000FF</resetMask>
          <fields>
            <field>
              <name>BFR</name>
              <description>Baud rate Fraction counter value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <!-- IDTR: UARTn Inter-frame Delay Time Register -->
        <register>
          <name>IDTR</name>
          <description>UARTn Inter-frame Delay Time Register</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000C7</resetMask>
          <fields>
            <field>
              <name>SMS</name>
              <description>Start Bit Multi Sampling Enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>DMS</name>
              <description>Data bit Multi Sampling enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>WAITVAL</name>
              <description>wait time is decied by this value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--UART1-->
    <peripheral derivedFrom="UART0">
      <name>UART1</name>
      <baseAddress>0x40004100</baseAddress>
      <interrupt>
        <name>UART1</name>
        <value>20</value>
      </interrupt>
    </peripheral>
    <!--SPI20-->
    <peripheral>
      <name>SPI20</name>
      <version>1.0</version>
      <description>SERIAL PERIPHERAL INTERFACE</description>
      <groupName>SPI</groupName>
      <headerStructName>SPI</headerStructName>
      <baseAddress>0x40004C00</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!-- TDR: SPI n Transmit Data Register -->
        <register>
          <name>TDR</name>
          <description>SPI n Transmit Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0001FFFF</resetMask>
          <fields>
            <field>
              <name>TDR</name>
              <description>Transmit Data Bit</description>
              <bitRange>[16:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!-- RDR: SPI n Received Data Register -->
        <register>
          <name>RDR</name>
          <description>SPI n Received Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0001FFFF</resetMask>
          <fields>
            <field>
              <name>RDR</name>
              <description>Received Data Bit</description>
              <bitRange>[16:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!-- CR: SPI n Control Register -->
        <register>
          <name>CR</name>
          <description>SPI n Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00001020</resetValue>
          <resetMask>0x001FFF3F</resetMask>
          <fields>
            <field>
              <name>TXBC</name>
              <description>Tx Buffer Clear Bit</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXBC</name>
              <description>Rx Buffer Clear Bit</description>
              <bitRange>[19:19]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXDIE</name>
              <description>DMA Tx Complete Interrupt Enable Bit</description>
              <bitRange>[18:18]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDIE</name>
              <description>DMA Rx Complete Interrupt Enable Bit</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSCIE</name>
              <description>SS Edge Changed Interrupt Enable Bit</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIE</name>
              <description>Transmit Interrupt Enable Bit</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXIE</name>
              <description>Received Interrupt Enable Bit</description>
              <bitRange>[14:14]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSMOD</name>
              <description>SS Auto/Manual Output Selection Bit in Master Mode</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSOUT</name>
              <description>SS Output Signal Control Bit</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>LBE</name>
              <description>Loop-back Mode Selection Bit in Master Mode</description>
              <bitRange>[11:11]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSMASK</name>
              <description>SS Signal Masking in Slave Mode</description>
              <bitRange>[10:10]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSMO</name>
              <description>SS Output Signal Selection Bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSPOL</name>
              <description>SS Signal Polarity Selection Bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MS</name>
              <description>Master/Slave Selection Bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MSBF</name>
              <description>MSB/LSB Transmit Advance Selection Bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPHA</name>
              <description>SPI Clock Phase Bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CPOL</name>
              <description>SPI Clock Polarity Bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BITSZ</name>
              <description>Transmit/Receive Bit Size Selection Bit</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>8_BIT</name>
                  <description>Size is 8 bit</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>9_BIT</name>
                  <description>Size is 9 bit</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>16_BIT</name>
                  <description>Size is 16 bit</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>17_BIT</name>
                  <description>Size is 17 bit</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!-- SR: SPI n Status Register -->
        <register>
          <name>SR</name>
          <description>SPI n Status Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000006</resetValue>
          <resetMask>0x000003FF</resetMask>
          <fields>
            <field>
              <name>TXDMAF</name>
              <description>DMA Transmit Operation Complete Flag</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>RXDMAF</name>
              <description>DMA Received Operation Complete Flag</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SBUSY</name>
              <description>Transmit/Received Operating Flag</description>
              <bitRange>[07:07]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SSDET</name>
              <description>SS Signal Rising or Falling Edge Detected Flag</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSON</name>
              <description>SS Signal Status Flag</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>OVRF</name>
              <description>Received Overrun Error Flag</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UDRF</name>
              <description>Transmit Underrun Error Flag</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXIDLE</name>
              <description>Transmit Operating Flag</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRDY</name>
              <description>Transmit Buffer Empty Flag</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RRDY</name>
              <description>Received Buffer Empty Flag</description>
              <bitRange>[00:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!-- BR: SPI n Baud Rate Register -->
        <register>
          <name>BR</name>
          <description>SPI n Baud Rate Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000FFFF</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>BR</name>
              <description>Baud Rate Setting Bit</description>
              <bitRange>[15:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- EN: SPI n Enable Register -->
        <register>
          <name>EN</name>
          <description>SPI n Enable Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000001</resetMask>
          <fields>
            <field>
              <name>ENABLE</name>
              <description>SPI Enable Bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!-- LR: SPI n Delay Length Register -->
        <register>
          <name>LR</name>
          <description>SPI n Delay Length Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00010101</resetValue>
          <resetMask>0x00FFFFFF</resetMask>
          <fields>
            <field>
              <name>SPL</name>
              <description>STOP Length Value Bit</description>
              <bitRange>[23:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BTL</name>
              <description>Burst Length Value Bit</description>
              <bitRange>[15:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STL</name>
              <description>Start Length Value Bit</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--SPI21-->
    <peripheral derivedFrom="SPI20">
      <name>SPI21</name>
      <baseAddress>0x40004D00</baseAddress>
    </peripheral>
    <!--I2C0-->
    <peripheral>
      <name>I2C0</name>
      <version>1.0</version>
      <description>INTER-INTEGRATED CIRCUIT</description>
      <groupName>I2C</groupName>
      <headerStructName>I2C</headerStructName>
      <baseAddress>0x40004800</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>I2C0</name>
        <value>10</value>
      </interrupt>
      <registers>
        <!--CR : I2C n Control Register-->
        <register>
          <name>CR</name>
          <description>I2C n Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>INTERVAL</name>
              <description>I2C bus internal delay between address and data transfers (or between two data transfers)</description>
              <bitRange>[09:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EN</name>
              <description>Activate I2Cn Block by supplying</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TXDLYENB</name>
              <description>I2Cn_SDHR Register Control bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IEN</name>
              <description>I2Cn Interrupt Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IFLAG</name>
              <description>I2Cn Interrupt Flag bit. This bit is cleared when write any values in the I2CnST register.</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ACKEN</name>
              <description>Controls ACK signal generation at ninth SCL period. Notes) ACK signal is output (SDA = 0) for the following 3 cases. Where x = 0 and 1. 1. When received address packet equals to SLAx[6:0] bits in I2CnSARx register. 2. When received address packet equals to value 0x00 with GCALLn enabled. 3. When I2Cn operates as a receiver (master or slave)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>IMASTER</name>
              <description>Represent Operation Mode of I2Cn</description>
              <bitRange>[02:02]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>STOPC</name>
              <description>STOP Condition Generation When I2Cn is master.</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STARTC</name>
              <description>START Condition Generation When I2Cn is master.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ST : I2C n Status Register-->
        <register>
          <name>ST</name>
          <description>I2C n Status Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>SLT</name>
              <description>This bit shows SCL low timeout status.</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCALL</name>
              <description>This bit has different meaning depending on whether I2C is master or slave. When I2C is a master, this bit represents whether it received AACK (address ACK) from slave.</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TEND</name>
              <description>This bit is set when 1-byte of data is transferred completely.</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>STOPD</name>
              <description>This bit is set when a STOP condition is detected.</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSEL</name>
              <description>This bit is set when I2C is addressed by other master.</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>MLOST</name>
              <description>This bit represents the result of bus arbitration in master mode.</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>BUSY</name>
              <description>This bit reflects bus status.</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TMODE</name>
              <description>This bit is used to indicate whether I2C is transmitter or receiver.</description>
              <bitRange>[01:01]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>RXACK</name>
              <description>This bit shows the state of ACK signal.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SAR1 : I2C n Slave Address Register 1-->
        <register>
          <name>SAR1</name>
          <description>I2C n Slave Address Register 1</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>SLA</name>
              <description>These bits configure the slave address 0 in slave mode.</description>
              <bitRange>[07:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCALLEN</name>
              <description>This bit decides whether I2Cn allows general call address 0 or not in I2Cn slave mode.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SAR2 : I2C n Slave Address Register 2-->
        <register>
          <name>SAR2</name>
          <description>I2C n Slave Address Register 2</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>SLA</name>
              <description>These bits configure the slave address 1 in slave mode.</description>
              <bitRange>[07:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>GCALLEN</name>
              <description>This bit decides whether I2Cn allows general call address 1 or not in I2Cn slave mode.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--DR : I2C n Data Register-->
        <register>
          <name>DR</name>
          <description>I2C n Data Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DATA</name>
              <description>The I2CnDR Transmit buffer and Receive buffer share the same I/O address with this DATA register. The Transmit Data Buffer is the destination for data written to the I2CnDR register. Reading the I2CnDR register returns the contents of the Receive Buffer.</description>
              <bitRange>[07:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SDHR : I2C n SDA Hold Time Register-->
        <register>
          <name>SDHR</name>
          <description>I2C n SDA Hold Time Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>HLDT</name>
              <description>This register is used to control SDA output timing from the falling edge of SCL. Note that SDA is changed after tPCLK X (I2CnSDHR+2). In master mode, load half the value of I2CnSCLR to this register to make SDA change in the middle of SCL. In slave mode, configure this register regarding the frequency of SCL from master. The SDA is changed after tPCLK X (I2CnSDHR+2) in master mode. So, to insure operation in slave mode, the value tPCLK X (I2CnSDHR + 2) must be smaller than the period of SCL.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SCLR : I2C n SCL Low Period Register-->
        <register>
          <name>SCLR</name>
          <description>I2C n SCL Low Period Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000003f</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>SCLL</name>
              <description>This register defines the low period of SCL in master mode. The base clock is PCLK and the period is calculated by the formula: tPCLK X (4 X I2CnSCLR + 2) where tPCLK is the period of PCLK.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SCHR : I2C n SCL High Period Register-->
        <register>
          <name>SCHR</name>
          <description>I2C n SCL High Period Register</description>
          <addressOffset>0x1c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000003f</resetValue>
          <resetMask>0x00000fff</resetMask>
          <fields>
            <field>
              <name>SCLH</name>
              <description>This register defines the high period of SCL in master mode. The base clock is PCLK and the period is calculated by the formula: tPCLK X (4 X I2CnSCHR + 2) where tPCLK is the period of PCLK.</description>
              <bitRange>[11:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SLTCR : I2C n SCL Low Timeout Control Register-->
        <register>
          <name>SLTCR</name>
          <description>I2C n SCL Low Timeout Control Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000003</resetMask>
          <fields>
            <field>
              <name>SLTINT</name>
              <description>Selection of SCL low timeout Interrupt</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SLTEN</name>
              <description>SCL low timeout enable bit.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--SLTPDR : I2C n SCL Low Timeout Period Data Register-->
        <register>
          <name>SLTPDR</name>
          <description>I2C n SCL Low Timeout Control Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00FFFFFF</resetValue>
          <resetMask>0x00FFFFFF</resetMask>
          <fields>
            <field>
              <name>PDATA</name>
              <description>This register defines the period of SCL low timeout</description>
              <bitRange>[23:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--MBCR : I2C n Manual Bus Control Register-->
        <register>
          <name>MBCR</name>
          <description>I2C n Manual Bus Control Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x0000030C</resetValue>
          <resetMask>0x0000030F</resetMask>
          <fields>
            <field>
              <name>SCLS</name>
              <description>SCL status bit</description>
              <bitRange>[09:09]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SDAS</name>
              <description>SDA status bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>SCLO</name>
              <description>SCL output data bit</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDAO</name>
              <description>SDA output data bit</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SCLMCE</name>
              <description>SCL manual control enable bit</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SDAMCE</name>
              <description>SDA manual control enable bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--I2C1-->
    <peripheral derivedFrom="I2C0">
      <name>I2C1</name>
      <baseAddress>0x40004900</baseAddress>
      <interrupt>
        <name>I2C1</name>
        <value>14</value>
      </interrupt>
    </peripheral>
    <!--I2C2-->
    <peripheral derivedFrom="I2C0">
      <name>I2C2</name>
      <baseAddress>0x40004A00</baseAddress>
      <interrupt>
        <name>I2C2_SPI20</name>
        <value>25</value>
      </interrupt>
    </peripheral>
    <!--ADC-->
    <peripheral>
      <name>ADC</name>
      <version>1.0</version>
      <description>12-BIT A/D CONVERTER</description>
      <baseAddress>0x40003100</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x0100</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>ADC</name>
        <value>18</value>
      </interrupt>
      <registers>
        <register>
          <name>MR</name>
          <description>ADC Mode Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO</name>
              <description>Trigger Information Option (In external trigger mode)</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>CHINFO</name>
              <description>Channel Information Option</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAEN</name>
              <description>DMA Enable Bit (only ADCEN=1)</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>DMA Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DMA Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STSEL</name>
              <description>Sampling Time Selection</description>
              <bitRange>[16:12]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEQCNT</name>
              <description>Number of conversion in a sequence</description>
              <bitRange>[10:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Single Mode</name>
                  <description>Single Mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2 Sequence ADC</name>
                  <description>2 Sequence ADC</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>3 Sequence ADC</name>
                  <description>3 Sequence ADC</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4 Sequence ADC</name>
                  <description>4 Sequence ADC</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>5 Sequence ADC</name>
                  <description>5 Sequence ADC</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6 Sequence ADC</name>
                  <description>6 Sequence ADC</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>7 Sequence ADC</name>
                  <description>7 Sequence ADC</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>8 Sequence ADC</name>
                  <description>8 Sequence ADC</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADEN</name>
              <description>ADC Enable Bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable ADC</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable ADC</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ARST</name>
              <description>When sequence is over, restart control bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP</name>
                  <description>after ending, STOP</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESTART</name>
                  <description>After ending, restart</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADMOD</name>
              <description>ADC Mode Selection Bit</description>
              <bitRange>[05:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Single_Sequencial</name>
                  <description>Single_Sequencial Conversion Mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Burst</name>
                  <description>Burst Conversion Mode</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Multiple</name>
                  <description>Multiple Conversion Mode</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRGSEL</name>
              <description>Trigger Selection Bit</description>
              <bitRange>[01:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Soft_TRG</name>
                  <description>Software Trigger Only</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER1n</name>
                  <description>TIMER1n event trigger</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER30</name>
                  <description>TIMER30 event trigger</description>
                  <value>2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CSCR</name>
          <description>ADC Current Sequence_Channel Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CSEQN</name>
              <description>Current Sequence Number</description>
              <bitRange>[10:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Sequence0</name>
                  <description>Current Sequence 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sequence1</name>
                  <description>Current Sequence 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sequence2</name>
                  <description>Current Sequence 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sequence3</name>
                  <description>Current Sequence 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sequence4</name>
                  <description>Current Sequence 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sequence5</name>
                  <description>Current Sequence 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sequence6</name>
                  <description>Current Sequence 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Sequence7</name>
                  <description>Current Sequence 7</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CACH</name>
              <description>Current Active Channel</description>
              <bitRange>[04:00]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CH0</name>
                  <description>ADC Channel active is 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH1</name>
                  <description>ADC Channel active is 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH2</name>
                  <description>ADC Channel active is 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH3</name>
                  <description>ADC Channel active is 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH4</name>
                  <description>ADC Channel active is 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH5</name>
                  <description>ADC Channel active is 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH6</name>
                  <description>ADC Channel active is 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH7</name>
                  <description>ADC Channel active is 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH8</name>
                  <description>ADC Channel active is 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH9</name>
                  <description>ADC Channel active is 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH10</name>
                  <description>ADC Channel active is 10</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH11</name>
                  <description>ADC Channel active is 11</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH12</name>
                  <description>ADC Channel active is 12</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH13</name>
                  <description>ADC Channel active is 13</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH14</name>
                  <description>ADC Channel active is 14</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH15</name>
                  <description>ADC Channel active is 15</description>
                  <value>15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH16</name>
                  <description>ADC Channel active is 16</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH17</name>
                  <description>ADC Channel active is 17</description>
                  <value>17</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CCR</name>
          <description>ADC Clock Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000080</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>CLKDIV</name>
              <description>ADC Clock Divider value bit, ADC CLK = ADC Input Clock / CLKDIV (CLKDIV=1 ADC Stop, CLKDIV=0 ADC Input Clock)</description>
              <bitRange>[14:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ADCPD</name>
              <description>ADC Deep Sleep</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Normal</name>
                  <description>ADC Normal Mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Deep-Sleep</name>
                  <description>ADC Deep Sleep Mode</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EXTCLK</name>
              <description>ADC External Clock Setting Bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Internal</name>
                  <description>ADC Internal Clock (CLKDIV Enable)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>External</name>
                  <description>ADC External Clock (SCU Clock)</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CLKINVT</name>
              <description>Divide Clock Inversion (Option bit)</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Larger_50</name>
                  <description>duty ratio of divided clock is larger than 50p</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Less_50</name>
                  <description>duty ratio of divided clock is less than 50p</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TRG</name>
          <description>ADC Trigger Selection Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SEQTRG7</name>
              <description>Sequence Trigger Source 8th</description>
              <bitRange>[31:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Source 0</name>
                  <description>Source 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 1</name>
                  <description>Source 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 2</name>
                  <description>Source 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 3</name>
                  <description>Source 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 4</name>
                  <description>Source 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 5</name>
                  <description>Source 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 6</name>
                  <description>Source 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 7</name>
                  <description>Source 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 8</name>
                  <description>Source 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 9</name>
                  <description>Source 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 15</name>
                  <description>Source 15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEQTRG6</name>
              <description>Sequence Trigger Source 7th</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Source 0</name>
                  <description>Source 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 1</name>
                  <description>Source 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 2</name>
                  <description>Source 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 3</name>
                  <description>Source 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 4</name>
                  <description>Source 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 5</name>
                  <description>Source 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 6</name>
                  <description>Source 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 7</name>
                  <description>Source 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 8</name>
                  <description>Source 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 9</name>
                  <description>Source 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 15</name>
                  <description>Source 15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEQTRG5</name>
              <description>Sequence Trigger Source 6th</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Source 0</name>
                  <description>Source 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 1</name>
                  <description>Source 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 2</name>
                  <description>Source 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 3</name>
                  <description>Source 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 4</name>
                  <description>Source 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 5</name>
                  <description>Source 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 6</name>
                  <description>Source 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 7</name>
                  <description>Source 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 8</name>
                  <description>Source 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 9</name>
                  <description>Source 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 15</name>
                  <description>Source 15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEQTRG4</name>
              <description>Sequence Trigger Source 5th</description>
              <bitRange>[19:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Source 0</name>
                  <description>Source 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 1</name>
                  <description>Source 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 2</name>
                  <description>Source 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 3</name>
                  <description>Source 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 4</name>
                  <description>Source 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 5</name>
                  <description>Source 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 6</name>
                  <description>Source 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 7</name>
                  <description>Source 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 8</name>
                  <description>Source 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 9</name>
                  <description>Source 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 15</name>
                  <description>Source 15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEQTRG3</name>
              <description>Sequence Trigger Source 4th</description>
              <bitRange>[15:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Source 0</name>
                  <description>Source 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 1</name>
                  <description>Source 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 2</name>
                  <description>Source 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 3</name>
                  <description>Source 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 4</name>
                  <description>Source 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 5</name>
                  <description>Source 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 6</name>
                  <description>Source 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 7</name>
                  <description>Source 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 8</name>
                  <description>Source 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 9</name>
                  <description>Source 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 15</name>
                  <description>Source 15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEQTRG2</name>
              <description>Sequence Trigger Source 3th</description>
              <bitRange>[11:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Source 0</name>
                  <description>Source 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 1</name>
                  <description>Source 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 2</name>
                  <description>Source 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 3</name>
                  <description>Source 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 4</name>
                  <description>Source 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 5</name>
                  <description>Source 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 6</name>
                  <description>Source 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 7</name>
                  <description>Source 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 8</name>
                  <description>Source 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 9</name>
                  <description>Source 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 15</name>
                  <description>Source 15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEQTRG1</name>
              <description>Sequence Trigger Source 2th</description>
              <bitRange>[07:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Source 0</name>
                  <description>Source 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 1</name>
                  <description>Source 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 2</name>
                  <description>Source 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 3</name>
                  <description>Source 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 4</name>
                  <description>Source 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 5</name>
                  <description>Source 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 6</name>
                  <description>Source 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 7</name>
                  <description>Source 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 8</name>
                  <description>Source 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 9</name>
                  <description>Source 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 15</name>
                  <description>Source 15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEQTRG0_BSTTRG</name>
              <description>Sequence Trigger Source 1th, Burst Conversion Trigger Source</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Source 0</name>
                  <description>Source 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 1</name>
                  <description>Source 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 2</name>
                  <description>Source 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 3</name>
                  <description>Source 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 4</name>
                  <description>Source 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 5</name>
                  <description>Source 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 6</name>
                  <description>Source 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 7</name>
                  <description>Source 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 8</name>
                  <description>Source 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 9</name>
                  <description>Source 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Source 15</name>
                  <description>Source 15</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SCSR1</name>
          <description>ADC Channel Selection Register 1</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SEQ3CH</name>
              <description>Conversion Sequence Channel Selection 4th</description>
              <bitRange>[28:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEQ2CH</name>
              <description>Conversion Sequence Channel Selection 3th</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEQ1CH</name>
              <description>Conversion Sequence Channel Selection 2th</description>
              <bitRange>[12:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEQ0CH</name>
              <description>Conversion Sequence Channel Selection 1th</description>
              <bitRange>[04:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SCSR2</name>
          <description>ADC Channel Selection Register 2</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>SEQ7CH</name>
              <description>Conversion Sequence Channel Selection 8th</description>
              <bitRange>[28:24]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEQ6CH</name>
              <description>Conversion Sequence Channel Selection 7th</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEQ5CH</name>
              <description>Conversion Sequence Channel Selection 6th</description>
              <bitRange>[12:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SEQ4CH</name>
              <description>Conversion Sequence Channel Selection 5th</description>
              <bitRange>[04:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CR</name>
          <description>ADC Control Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>ASTOP</name>
              <description>ADC STOP bit</description>
              <bitRange>[07:07]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>TRGCLR</name>
              <description>ADC all trigger flags cleared option (previous ADC operation)</description>
              <bitRange>[01:01]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>ASTART</name>
              <description>ADC START Bit</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>SR</name>
          <description>ADC Status Register</description>
          <addressOffset>0x24</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>CMPIFLG</name>
              <description>Compare Interrupt Flag Bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DOVRUN</name>
              <description>DMA Overrun Flag (Not Interrupt)</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAIF</name>
              <description>DMA Done Interrupt Flag (DMA transfer is completed)</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>TRGIF</name>
              <description>ADC Trigger Interrupt Flag (Write '1' to clear flag)</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EOSIF</name>
              <description>Sequence End Interrupt Flag (Write '1' to clear flag)</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>EOCIF</name>
              <description>Sequence Conversion End Interrupt Flag (Write '1' to clear flag)</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>IER</name>
          <description>ADC Interrupt Enable Register</description>
          <addressOffset>0x28</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>DMAIE</name>
              <description>DMA Done Interrupt Enable</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>DMA Interrupt Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>DMA Interrupt Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TRGIE</name>
              <description>ADC Trigger Conversion Interrupt Enable</description>
              <bitRange>[03:03]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>ADC Trigger Conversion Interrupt Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>ADC Trigger Conversion Interrupt Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EOSIE</name>
              <description>ADC Sequence Conversion Interrupt Enable</description>
              <bitRange>[02:02]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>ADC Sequence Conversion Interrupt Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>ADC Sequence Conversion Interrupt Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EOCIE</name>
              <description>ADC Single Conversion Interrupt Enable</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>ADC Single Conversion Interrupt Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>ADC Single Conversion Interrupt Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>DDR</name>
          <description>ADC DMA Data Register</description>
          <addressOffset>0x2C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000ffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADMACH</name>
              <description>ADC Data Channel Indicator</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDMAR</name>
              <description>ADC Conversion Result Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR0</name>
          <description>ADC Sequence Data Register0</description>
          <addressOffset>0x30</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ACH</name>
              <description>ADC Channel Information</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDATA</name>
              <description>ADC Channel Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR1</name>
          <description>ADC Sequence Data Register1</description>
          <addressOffset>0x34</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ACH</name>
              <description>ADC Channel Information</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDATA</name>
              <description>ADC Channel Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR2</name>
          <description>ADC Sequence Data Register2</description>
          <addressOffset>0x38</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ACH</name>
              <description>ADC Channel Information</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDATA</name>
              <description>ADC Channel Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR3</name>
          <description>ADC Sequence Data Register3</description>
          <addressOffset>0x3C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ACH</name>
              <description>ADC Channel Information</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDATA</name>
              <description>ADC Channel Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR4</name>
          <description>ADC Sequence Data Register4</description>
          <addressOffset>0x40</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ACH</name>
              <description>ADC Channel Information</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDATA</name>
              <description>ADC Channel Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR5</name>
          <description>ADC Sequence Data Register5</description>
          <addressOffset>0x44</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ACH</name>
              <description>ADC Channel Information</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDATA</name>
              <description>ADC Channel Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR6</name>
          <description>ADC Sequence Data Register6</description>
          <addressOffset>0x48</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ACH</name>
              <description>ADC Channel Information</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDATA</name>
              <description>ADC Channel Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>DR7</name>
          <description>ADC Sequence Data Register7</description>
          <addressOffset>0x4C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>TRGINFO7</name>
              <description>ADC Trigger Information</description>
              <bitRange>[31:31]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO6</name>
              <description>ADC Trigger Information</description>
              <bitRange>[30:30]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO5</name>
              <description>ADC Trigger Information</description>
              <bitRange>[29:29]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO4</name>
              <description>ADC Trigger Information</description>
              <bitRange>[28:28]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO3</name>
              <description>ADC Trigger Information</description>
              <bitRange>[27:27]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO2</name>
              <description>ADC Trigger Information</description>
              <bitRange>[26:26]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO1</name>
              <description>ADC Trigger Information</description>
              <bitRange>[25:25]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>TRGINFO0</name>
              <description>ADC Trigger Information</description>
              <bitRange>[24:24]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ACH</name>
              <description>ADC Channel Information</description>
              <bitRange>[20:16]</bitRange>
              <access>read-only</access>
            </field>
            <field>
              <name>ADDATA</name>
              <description>ADC Channel Data (12-bit)</description>
              <bitRange>[15:04]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>CMPR</name>
          <description>ADC Channel Compare Register</description>
          <addressOffset>0x70</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xffffffff</resetMask>
          <fields>
            <field>
              <name>CMPIEN</name>
              <description>Compare Interrupt Enable Bit</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Compare Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Compare Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CMPEN</name>
              <description>Compare Operation Enable Bit</description>
              <bitRange>[23:23]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Compare Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Compare Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LTE</name>
              <description>AD Conversion Value Output Timing Setting</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUTPUT1</name>
                  <description>If ADC value is higher than CVAL value, output.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT2</name>
                  <description>If the ADC value is lower than the CVAL value, it is output.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CCH</name>
              <description>Compare Channel</description>
              <bitRange>[20:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CH0</name>
                  <description>ADC Channel 0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH1</name>
                  <description>ADC Channel 1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH2</name>
                  <description>ADC Channel 2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH3</name>
                  <description>ADC Channel 3</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH4</name>
                  <description>ADC Channel 4</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH5</name>
                  <description>ADC Channel 5</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH6</name>
                  <description>ADC Channel 6</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH7</name>
                  <description>ADC Channel 7</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH8</name>
                  <description>ADC Channel 8</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH9</name>
                  <description>ADC Channel 9</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH10</name>
                  <description>ADC Channel 10</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH11</name>
                  <description>ADC Channel 11</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH12</name>
                  <description>ADC Channel 12</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH13</name>
                  <description>ADC Channel 13</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH14</name>
                  <description>ADC Channel 14</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH15</name>
                  <description>ADC Channel 15</description>
                  <value>15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH16</name>
                  <description>ADC Channel 16</description>
                  <value>16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CH17</name>
                  <description>ADC Channel 17</description>
                  <value>17</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CVAL</name>
              <description>Compare Value</description>
              <bitRange>[15:04]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <register>
          <name>BCR</name>
          <description>ADC Buffer Control Register</description>
          <addressOffset>0x74</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000000</resetMask>
          <fields>
            <field>
              <name>BYPSEL</name>
              <description>ADC Input Buffer Bypass Selection Bit
0: Input Buffer Operation mode.
1: Input Buffer Bypass Mode.
 </description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BUFEN</name>
              <description>ADC Input Buffer Enable Bit
0: Input Buffer Power Dcown Period
1: Input Buffer Operation Period
 </description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TBUFSEL</name>
              <description>Buffering Off Time Selection Bit
0: 1*MCLK
1: 2*MCLK
2: 3*MCLK
3: 4*MCLK
4: 5*MCLK
5: 6*MCLK
6: 7*MCLK
7: 8*MCLK

			  </description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--DAC-->
    <peripheral>
      <name>DAC</name>
      <version>1.0</version>
      <description>12-BIT D/A CONVERTER</description>
      <baseAddress>0x40003450</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0x00</offset>
        <size>0x24</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>DAC</name>
        <value>27</value>
      </interrupt>
      <registers>
        <!--DR : D/A Converter Data Register-->
        <register>
          <name>DR</name>
          <description>D/A Converter Data Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DACDR</name>
              <description>D/A Converter Data (16-bit)
The DACDR[15:0] is a binary format.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--BR : D/A Converter Buffer Register-->
        <register>
          <name>BR</name>
          <description>D/A Converter Buffer Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DACBR</name>
              <description>D/A Converter Buffer Data (16-bit)
The DACBR[15:0] is a binary format.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--CR : D/A Converter Control Register-->
        <register>
          <name>CR</name>
          <description>D/A Converter Control Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DAC2_OUT_EN</name>
              <description>Select DAC2_OUT channel for Internal output to DAC_Output of CMP
DAC_OUT2 is internally connected to comparator Input</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC0_OUT_EN</name>
              <description>Select DAC0_OUT channel for DAO(PA6) pin output
DAC_OUT0 is connected DAO pin in analog output mode</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DACOUTBUFEN</name>
              <description>DAC Output Buffer Selection</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DACBC</name>
              <description>D/A Converter Buffer Clear</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DACRLDS</name>
              <description>D/A Converter Reload Selection. These bits select a reload signal to load data from D/AC data register to buffer.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DACEN</name>
              <description>D/A Converter Enable Bit</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--PGSR : Programmable Gain Control Register-->
        <register>
          <name>PGSR</name>
          <description>Programmable Gain Control Register</description>
          <addressOffset>0x0c</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000005</resetValue>
          <fields>
            <field>
              <name>PSG</name>
              <description>Programmable Gain Selection</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--OFSCR : D/A Converter Offset Control Register-->
        <register>
          <name>OFSCR</name>
          <description>D/A Converter Offset Control Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>OFSEN</name>
              <description>D/A Converter Offset Control Enable Bit</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OFSDIR</name>
              <description>D/A Converter Offset Direction Selection Bit</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OFS</name>
              <description>D/A Converter Offset Value</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
        <!--ICR : D/A Converter Interrupt Control Register-->
        <register>
          <name>ICR</name>
          <description>D/A Converter Interrupt Control Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DUDRUNF</name>
              <description>DMA under-run interrupt flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DMAIF</name>
              <description>DMA done received interrupt flag</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DUDRUNE</name>
              <description>DMA under-run interrupt enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAMIE</name>
              <description>DMA done received interrupt enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--CMP-->
    <peripheral>
      <name>CMP</name>
      <version>1.0</version>
      <description>COMPARATOR</description>
      <groupName>CMP</groupName>
      <baseAddress>0x40003420</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x024</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--CMP0_CR : Comparator 0 Control Register-->
        <register>
          <name>CMP0CR</name>
          <description>Comparator 0 Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>C0HYSEN</name>
              <description>Comparator 0 Hysteresis Enable
0: Disable Hysteresis
1: Enable Hysteresis</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0HYSSEL</name>
              <description>Comparator 0 Hysteresis Select
0: 5mV Hysteresis
1: 20mV Hysteresis</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0EN</name>
              <description>Comparator 0 Enable bits
0: Disable Comparator
1: Enable Comparator</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0INNSEL</name>
              <description>Comparator 0 Reference (input -) Selection bit
00: CREF0 (PA7)
01: BGR
10: DAC Output
11: Reserved</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>C0INPSEL</name>
              <description>Comparator 0 Source (input +) Selection bit
00: CP0 (PA2)
01: GND
10: GND
11: GND</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!--CMP1_CR : Comparator 1 Control Register-->
        <register>
          <name>CMP1CR</name>
          <description>Comparator 1 Control Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>C1HYSEN</name>
              <description>Comparator 1 Hysteresis Enable
0: Disable Hysteresis
1: Enable Hysteresis</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1HYSSEL</name>
              <description>Comparator 1 Hysteresis Select
0: 5mV Hysteresis
1: 20mV Hysteresis</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1EN</name>
              <description>Comparator 1 Enable bits
0: Disable Comparator
1: Enable Comparator</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1INNSEL</name>
              <description>Comparator Reference (input -) Selection bit
00: CREF1 (PA6)
01: BGR
10: DAC Output
11: Reserved</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>C1INPSEL</name>
              <description>Comparator Source (input +) Selection bit
00: CP1A (PA5)
01: CP1B (PA4)
10: CP1C (PA3)
11: GND</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!--DBNC : Comparator Debounce Register-->
        <register>
          <name>DBNC</name>
          <description>Comparator Debounce Register</description>
          <addressOffset>0x10</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>DBNCTB</name>
              <description>Debounce time base counter
System clock/(DBNCTB *2) becomes shift clock of debounce logic
When DBNCTB is 0, system clock would be debounce clock.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>C1DBNC</name>
              <description>Debounce shift Selection
When it is 0x0, debounce function is disable
Shift number of debounce logic is (C1DBNC + 1) when C1DBNC is more than 1</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>C0DBNC</name>
              <description>Debounce shift Selection
When it is 0x0, debounce function is disable
Shift number of debounce logic is (C1DBNC + 1) when C1DBNC is more than 1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <!--ICON : Comparator Interrupt Control Register-->
        <register>
          <name>ICON</name>
          <description>Comparator Interrupt Control Register</description>
          <addressOffset>0x14</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>C1TPOL</name>
              <description>Comparator 1 Trigger output polarity(to trigger other IP)
0: output normal (comparator out high activates trigger)
1: output inverted (XOR)</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0TPOL</name>
              <description>Comparator 0 Trigger output polarity(to trigger other IP)
0: output normal (comparator out high activates trigger)
1: output inverted (XOR)</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1IPOL</name>
              <description>Comparator 1 interrupt polarity (level mode)
0: interrupt at comparator out high
1: interrupt at comparator out low</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0IPOL</name>
              <description>Comparator 0 interrupt polarity (level mode)
0: interrupt at comparator out high
1: interrupt at comparator out low</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1IMODE</name>
              <description>Comparator 1 Interrupt Mode
00: level interrupt (by IPOL1)
01: rising edge interrupt
10: falling edge interrupt
11: both edge interrupt</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>C0IMODE</name>
              <description>Comparator 0 Interrupt Mode
00: level interrupt (by IPOL0)
01: rising edge interrupt
10: falling edge interrupt
11: both edge interrupt</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <!--IEN : Comparator Interrupt Enable Register-->
        <register>
          <name>IEN</name>
          <description>Comparator Interrupt Enable Register</description>
          <addressOffset>0x18</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>COUTMON</name>
              <description>Enable Comparator output monitoring
0: Disable
1: Enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1IEN</name>
              <description>Comparator 1 Interrupt Enable
0: Disable
1: Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0IEN</name>
              <description>Comparator 0 Interrupt Enable
0: Disable
1: Enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--IST : Comparator Interrupt Status Register-->
        <register>
          <name>IST</name>
          <description>Comparator Interrupt Status Register</description>
          <addressOffset>0x1C</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>C1EPF</name>
              <description>The falling edge polarity status flag of comparator 1
0: None
1: Comparator 1 edge polarity is falling</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1EPR</name>
              <description>The rising edge polarity status flag of comparator 1
0: None
1: Comparator 1 edge polarity is rising</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0EPF</name>
              <description>The falling edge polarity status flag of comparator 0
0: None
1: Comparator 0 edge polarity is falling</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0EPR</name>
              <description>The rising edge polarity status flag of comparator 0
0: None
1: Comparator 0 edge polarity is rising</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1COUT</name>
              <description>Comparator 1 current output status
0: Current output is low
1: current output is high</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0COUT</name>
              <description>Comparator 0 current output status
0: Current output is low
1: current output is high</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1DO</name>
              <description>Comparator 1 debounce output status
0: None
1: Debounced output</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0DO</name>
              <description>Comparator 0 debounce output status
0: None
1: Debounced output</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C1IRQ</name>
              <description>Comparator 1 interrupt Status
0: No Comparator Interrupt
1: Comparator Interrupt asserted</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0IRQ</name>
              <description>Comparator 0 interrupt Status
0: No Comparator Interrupt
1: Comparator Interrupt asserted</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <!--ICLR : Comparator Interrupt Clear Register-->
        <register>
          <name>ICLR</name>
          <description>Comparator Interrupt Clear Register</description>
          <addressOffset>0x20</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>C1EPFFC</name>
              <description>Comparator 1 Edge Polarity Falling Flag Clear (write "1" to clear C1EPFFC)
              </description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>C1EPRFC</name>
              <description>Comparator 1 Edge Polarity Rising Flag Clear (write "1" to clear C1EPRFC)</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>C0EPFFC</name>
              <description>Comparator 0 Edge Polarity Falling Flag Clear (write "1" to clear C0EPFFC)</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>C0EPRFC</name>
              <description>Comparator 0 Edge Polarity Rising Flag Clear (write "1" to clear C0EPRFC)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>C1ICLR</name>
              <description>Comparator 1 Interrupt Clear (write "1" to clear C1IRQ)</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>C0ICLR</name>
              <description>Comparator 0 Interrupt Clear (write "1" to clear C0IRQ)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--LCD-->
    <peripheral>
      <name>LCD</name>
      <version>1.0</version>
      <description>LCD DRIVER</description>
      <baseAddress>0x40005000</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x100</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <!--LCD_CR : LCD Driver Control Register-->
        <register>
          <name>CR</name>
          <description>LCD Driver Control Register</description>
          <addressOffset>0x0</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000000ff</resetMask>
          <fields>
            <field>
              <name>IRSEL</name>
              <description>Internal LCD Bias Driving Resistor bit</description>
              <bitRange>[07:06]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>RLCD3:105/105/80[kohm]@(1/2)/(1/3)/(1/4) bias.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>RLCD1: 10/10/10[kohm] @(1/2)/(1/3)/(1/4) bias.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>RLCD2: 66/66/50[kohm] @(1/2)/(1/3)/(1/4) bias.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>11</name>
                  <description>RLCD4: 320/320/240[kohm] @(1/2)/(1/3)/(1/4) bias.</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DBS</name>
              <description>LCD Duty and Bias Selection bits.</description>
              <bitRange>[05:03]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>1/8 duty, 1/4 bias.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>1/6 duty, 1/4 bias.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>010</name>
                  <description>1/5 duty, 1/3 bias.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>011</name>
                  <description>1/4 duty, 1/3 bias.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>100</name>
                  <description>1/3 duty, 1/3 bias.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>101</name>
                  <description>1/3 duty, 1/2 bias.</description>
                  <value>5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCLK</name>
              <description>LCD Clock Selection bits (When fLCD = 32.768kHz).</description>
              <bitRange>[02:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>00</name>
                  <description>128Hz</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>256Hz</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>512Hz</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>11</name>
                  <description>1024Hz</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DISP</name>
              <description>LCD Display Control bit.</description>
              <bitRange>[00:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Display off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Normal display on.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!--BCCR : LCD Automatic Bias and Contrast Control Register-->
        <register>
          <name>BCCR</name>
          <description>LCD Automatic Bias and Contrast Control Register</description>
          <addressOffset>0x4</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00001fff</resetMask>
          <fields>
            <field>
              <name>LCDABC</name>
              <description>LCD Automatic Bias Control bit.</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>LCD automatic bias is off.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>LCD automatic bias is on.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BMSEL</name>
              <description>'Bias Mode A' Time Selection bits. Refer to the figure 'LCD automatic bias control'.</description>
              <bitRange>[10:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>000</name>
                  <description>'Bias Mode A' for 1-clock of fLCD.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>001</name>
                  <description>'Bias Mode A' for 2-clock of fLCD.</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>010</name>
                  <description>'Bias Mode A' for 3-clock of fLCD.</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>011</name>
                  <description>'Bias Mode A' for 4-clock of fLCD.</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>100</name>
                  <description>'Bias Mode A' for 5-clock of fLCD.</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>101</name>
                  <description>'Bias Mode A' for 6-clock of fLCD.</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>110</name>
                  <description>'Bias Mode A' for 7-clock of fLCD.</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>111</name>
                  <description>'Bias Mode A' for 8-clock of fLCD.</description>
                  <value>7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCTEN</name>
              <description>LCD Driver Contrast Control bit.</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Disable LCD driver contrast.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Enable LCD driver contrast.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VLCD</name>
              <description>VLC0 Voltage Control when the contrast is enabled.</description>
              <bitRange>[03:00]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0000</name>
                  <description>LVC0 = VDD x 16/31 step</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0001</name>
                  <description>LVC0 = VDD x 16/30 step</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0010</name>
                  <description>LVC0 = VDD x 16/29 step</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0011</name>
                  <description>LVC0 = VDD x 16/28 step</description>
                  <value>3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0100</name>
                  <description>LVC0 = VDD x 16/27 step</description>
                  <value>4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0101</name>
                  <description>LVC0 = VDD x 16/26 step</description>
                  <value>5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0110</name>
                  <description>LVC0 = VDD x 16/25 step</description>
                  <value>6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0111</name>
                  <description>LVC0 = VDD x 16/24 step</description>
                  <value>7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1000</name>
                  <description>LVC0 = VDD x 16/23 step</description>
                  <value>8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1001</name>
                  <description>LVC0 = VDD x 16/22 step</description>
                  <value>9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1010</name>
                  <description>LVC0 = VDD x 16/21 step</description>
                  <value>10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1011</name>
                  <description>LVC0 = VDD x 16/20 step</description>
                  <value>11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1100</name>
                  <description>LVC0 = VDD x 16/19 step</description>
                  <value>12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1101</name>
                  <description>LVC0 = VDD x 16/18 step</description>
                  <value>13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1110</name>
                  <description>LVC0 = VDD x 16/17 step</description>
                  <value>14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1111</name>
                  <description>LVC0 = VDD x 16/16 step</description>
                  <value>15</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!--BSSR : LCD Bias Source Selection Register-->
        <register>
          <name>BSSR</name>
          <description>LCD Bias Source Selection Register</description>
          <addressOffset>0xc</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003f0</resetMask>
          <fields>
            <field>
              <name>LCDDR</name>
              <description>LCD Driving Resistor for Bias Select</description>
              <bitRange>[09:09]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Internal LCD driving resistors for bias</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>External LCD driving resistors for bias</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LCDEPEN</name>
              <description>LCD External Bias Path Enable bit</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Disable</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Enable</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VLC3EN</name>
              <description>Extenal Bias VLC3 Enable bit</description>
              <bitRange>[07:07]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Disable VLC3</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Enable VLC3</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VLC2EN</name>
              <description>Extenal Bias VLC2 Enable bit</description>
              <bitRange>[06:06]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Disable VLC2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Enable VLC2</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VLC1EN</name>
              <description>Extenal Bias VLC1 Enable bit</description>
              <bitRange>[05:05]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Disable VLC1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Enable VLC1</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VLC0EN</name>
              <description>Extenal Bias VLC0 Enable bit</description>
              <bitRange>[04:04]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>0</name>
                  <description>Disable VLC0</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>1</name>
                  <description>Enable VLC0</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!--DR0~27 : LCD Display Data Register 0~27-->
        <register>
          <name>LCDDR0</name>
          <description>LCD Display Data Register 0</description>
          <addressOffset>0x10</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR1</name>
          <description>LCD Display Data Register 1</description>
          <addressOffset>0x11</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR2</name>
          <description>LCD Display Data Register 2</description>
          <addressOffset>0x12</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR3</name>
          <description>LCD Display Data Register 3</description>
          <addressOffset>0x13</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR4</name>
          <description>LCD Display Data Register 4</description>
          <addressOffset>0x14</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR5</name>
          <description>LCD Display Data Register 5</description>
          <addressOffset>0x15</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR6</name>
          <description>LCD Display Data Register 6</description>
          <addressOffset>0x16</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR7</name>
          <description>LCD Display Data Register 7</description>
          <addressOffset>0x17</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR8</name>
          <description>LCD Display Data Register 8</description>
          <addressOffset>0x18</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR9</name>
          <description>LCD Display Data Register 9</description>
          <addressOffset>0x19</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR10</name>
          <description>LCD Display Data Register 10</description>
          <addressOffset>0x1a</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR11</name>
          <description>LCD Display Data Register 11</description>
          <addressOffset>0x1b</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR12</name>
          <description>LCD Display Data Register 12</description>
          <addressOffset>0x1c</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR13</name>
          <description>LCD Display Data Register 13</description>
          <addressOffset>0x1d</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR14</name>
          <description>LCD Display Data Register 14</description>
          <addressOffset>0x1e</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR15</name>
          <description>LCD Display Data Register 15</description>
          <addressOffset>0x1f</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR16</name>
          <description>LCD Display Data Register 16</description>
          <addressOffset>0x20</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR17</name>
          <description>LCD Display Data Register 17</description>
          <addressOffset>0x21</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR18</name>
          <description>LCD Display Data Register 18</description>
          <addressOffset>0x22</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR19</name>
          <description>LCD Display Data Register 19</description>
          <addressOffset>0x23</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR20</name>
          <description>LCD Display Data Register 20</description>
          <addressOffset>0x24</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR21</name>
          <description>LCD Display Data Register 21</description>
          <addressOffset>0x25</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR22</name>
          <description>LCD Display Data Register 22</description>
          <addressOffset>0x26</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR23</name>
          <description>LCD Display Data Register 23</description>
          <addressOffset>0x27</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR24</name>
          <description>LCD Display Data Register 24</description>
          <addressOffset>0x28</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR25</name>
          <description>LCD Display Data Register 25</description>
          <addressOffset>0x29</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR26</name>
          <description>LCD Display Data Register 26</description>
          <addressOffset>0x2a</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR27</name>
          <description>LCD Display Data Register 27</description>
          <addressOffset>0x2b</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR28</name>
          <description>LCD Display Data Register 28</description>
          <addressOffset>0x2c</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR29</name>
          <description>LCD Display Data Register 29</description>
          <addressOffset>0x2d</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR30</name>
          <description>LCD Display Data Register 30</description>
          <addressOffset>0x2e</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR31</name>
          <description>LCD Display Data Register 31</description>
          <addressOffset>0x2f</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR32</name>
          <description>LCD Display Data Register 32</description>
          <addressOffset>0x30</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR33</name>
          <description>LCD Display Data Register 33</description>
          <addressOffset>0x31</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR34</name>
          <description>LCD Display Data Register 34</description>
          <addressOffset>0x32</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR35</name>
          <description>LCD Display Data Register 35</description>
          <addressOffset>0x33</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR36</name>
          <description>LCD Display Data Register 36</description>
          <addressOffset>0x34</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR37</name>
          <description>LCD Display Data Register 37</description>
          <addressOffset>0x35</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR38</name>
          <description>LCD Display Data Register 38</description>
          <addressOffset>0x36</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR39</name>
          <description>LCD Display Data Register 39</description>
          <addressOffset>0x37</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR40</name>
          <description>LCD Display Data Register 40</description>
          <addressOffset>0x38</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR41</name>
          <description>LCD Display Data Register 41</description>
          <addressOffset>0x39</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR42</name>
          <description>LCD Display Data Register 42</description>
          <addressOffset>0x3a</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
        <register>
          <name>LCDDR43</name>
          <description>LCD Display Data Register 43</description>
          <addressOffset>0x3b</addressOffset>
          <size>8</size>
          <access>read-write</access>
          <resetValue>0x00</resetValue>
          <resetMask>0xff</resetMask>
        </register>
      </registers>
    </peripheral>
    <!--CRC-->
    <peripheral>
      <name>CRC</name>
      <version>1.0</version>
      <description>CYCLIC REDUNDANCY CHECK AND CHECKSUM</description>
      <baseAddress>0x40000300</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x020</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>CMP_CRC</name>
        <value>31</value>
      </interrupt>
      <registers>
        <!--CR : CRC Control Register-->
        <register>
          <name>CR</name>
          <description>CRC Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>OUT_INV</name>
              <description>CRC output data inversion</description>
              <bitRange>[21:21]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable Output data inversion</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable Output data inversion</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT_REV</name>
              <description>CRC output data reverse</description>
              <bitRange>[20:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable reverse Output data</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable reverse Output data</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IN_REV</name>
              <description>Selects the first data bit to be calculated</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LSB</name>
                  <description>LSB-first</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MSB</name>
                  <description>MSB-first</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMADINT</name>
              <description>The DMA done interrupt</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable DMA done interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable DMA done interrupt</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>POLY</name>
              <description>Polynomial selection</description>
              <bitRange>[02:01]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CRC32</name>
                  <description>CRC32 polynomial (0x04C1_1DB7)</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CRC16</name>
                  <description>CRC16 polynomial (0x8005)</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CRC8</name>
                  <description>CRC8 polynomial (0x07)</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CRC7</name>
                  <description>CRC7 Polynomial (0x09)</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>INIT_EN</name>
              <description>CRC initial value</description>
              <bitRange>[00:00]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NoEffect</name>
                  <description>No Effect</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SetInitValue</name>
                  <description>Applies the initial value register value</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!--INIT : CRC Initial Data Register-->
        <register>
          <name>INIT</name>
          <description>CRC Initial Data Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
        </register>
        <!--IDR : CRC INPUT Data Register-->
        <register>
          <name>IDR</name>
          <description>CRC Input Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>8</size>
          <access>write-only</access>
          <fields>
            <field>
              <name>INPUT</name>
              <description>CRC input data</description>
              <bitRange>[07:00]</bitRange>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <!--ODR : CRC Output Data Register-->
        <register>
          <name>ODR</name>
          <description>CRC Output Data Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>OUTPUT</name>
              <description>CRC output data</description>
              <bitRange>[31:00]</bitRange>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <!--SR : CRC Status Register-->
        <register>
          <name>SR</name>
          <description>CRC Status Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000100</resetMask>
          <fields>
            <field>
              <name>DMADINT</name>
              <description>DMA done interrupt flag</description>
              <bitRange>[08:08]</bitRange>
              <access>read-write</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <!--TS-->
    <peripheral>
      <name>TS</name>
      <version>1.0</version>
      <description>TEMPERATURE SENSOR</description>
      <baseAddress>0x40006300</baseAddress>
      <size>32</size>
      <access>read-write</access>
      <addressBlock>
        <offset>0</offset>
        <size>0x0C</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>TEMP_SENSOR</name>
        <value>28</value>
      </interrupt>
      <registers>
        <!--CR : Temperature Sensor Control Register-->
        <register>
          <name>CR</name>
          <description>Temperature Sensor Control Register</description>
          <addressOffset>0x00</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <fields>
            <field>
              <name>INTEN</name>
              <description>TS Interrupt Enable bit</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Disable temp sensor interrupt</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Enable temp sensor interrupt. When TS_SR flag is set, the interrupt of temp sensor is occurred.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>START</name>
              <description>start reference clock counting</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Stop</name>
                  <description>Stop reference clock counting</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Start</name>
                  <description>Start, auto clear this bit to ‘0’ after 1 set.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <!--RCCNT : Temperature Sensor Reference Clock Counter Register-->
        <register>
          <name>RCCNT</name>
          <description>Temperature Sensor Reference Clock Counter Register</description>
          <addressOffset>0x04</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>RCCV</name>
              <description>Reference Clock Counter Initaial Value</description>
              <bitRange>[32:00]</bitRange>
            </field>
          </fields>
        </register>
        <!--SCCNT : Temperature Sensor Sense Clock Counter Register-->
        <register>
          <name>SCCNT</name>
          <description>Temperature Sensor Sensing Clock Counter Register</description>
          <addressOffset>0x08</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SCCV</name>
              <description>Temp Sensor Clock Counter value</description>
              <bitRange>[32:00]</bitRange>
            </field>
          </fields>
        </register>
        <!--SR : Temperature Sensor Status Register-->
        <register>
          <name>SR</name>
          <description>Temperature Sensor Status Register</description>
          <addressOffset>0x0C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000101</resetMask>
          <fields>
            <field>
              <name>DONE</name>
              <description>Reference Clock Counting Done Flag</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Run</name>
                  <description>Reference clock counter is running.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Done</name>
                  <description>Reference clock counting is done. When reference clock counter is done, this bit automatically
set to ‘1’. This value is cleared by writing ‘1’ to this bit.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>The Status of the reference clock counter</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>Ready</name>
                  <description>Reference clock counter is ready.</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Busy</name>
                  <description>Reference clock counter is busy. BUSY flag is set ‘1’ during the reference counter is running
and automatically clear ‘0’ when reference down-counting is finished.</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>