// Seed: 2794709852
module module_0 (
    input logic id_1
    , id_2#(
        .id_3(1)
    ) = id_2[1'b0] - 1,
    input id_4
);
  logic id_5;
  assign id_4 = id_5;
  assign id_5 = id_1;
  always id_3 <= 1;
  assign id_4 = 1;
  assign id_5 = 1'b0;
  logic id_6;
endmodule
