Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 11 00:00:59 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LED_SW_control_sets_placed.rpt
| Design       : LED_SW
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              79 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              69 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------+--------------------+------------------+----------------+--------------+
|       Clock Signal       |           Enable Signal          |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------------------------+--------------------+------------------+----------------+--------------+
|  clkdividerrapido/clkout |                                  | clkdivider_i_1_n_0 |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/shift[30]_i_1_n_0  | clkdivider_i_1_n_0 |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/shift[19]_i_1_n_0  | clkdivider_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/shift[27]_i_1_n_0  | clkdivider_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/shift[15]_i_1_n_0  | clkdivider_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/shift[23]_i_1_n_0  | clkdivider_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/shift[7]_i_1_n_0   | clkdivider_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/shift[3]_i_1_n_0   | clkdivider_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/shift[11]_i_1_n_0  | clkdivider_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/counter[5]_i_1_n_0 | clkdivider_i_1_n_0 |                2 |              6 |         3.00 |
|  clkdivider/clkout_BUFG  |                                  | clkdivider_i_1_n_0 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG     | Double_Dabble/bcd[31]_i_1_n_0    | clkdivider_i_1_n_0 |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG     |                                  | clkdivider_i_1_n_0 |               15 |             44 |         2.93 |
+--------------------------+----------------------------------+--------------------+------------------+----------------+--------------+


