<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64CollectLOH.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="LOHInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64CollectLOH.cpp.html'>AArch64CollectLOH.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===---------- AArch64CollectLOH.cpp - AArch64 collect LOH pass --*- C++ -*-=//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a pass that collect the Linker Optimization Hint (LOH).</i></td></tr>
<tr><th id="10">10</th><td><i>// This pass should be run at the very end of the compilation flow, just before</i></td></tr>
<tr><th id="11">11</th><td><i>// assembly printer.</i></td></tr>
<tr><th id="12">12</th><td><i>// To be useful for the linker, the LOH must be printed into the assembly file.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>// A LOH describes a sequence of instructions that may be optimized by the</i></td></tr>
<tr><th id="15">15</th><td><i>// linker.</i></td></tr>
<tr><th id="16">16</th><td><i>// This same sequence cannot be optimized by the compiler because some of</i></td></tr>
<tr><th id="17">17</th><td><i>// the information will be known at link time.</i></td></tr>
<tr><th id="18">18</th><td><i>// For instance, consider the following sequence:</i></td></tr>
<tr><th id="19">19</th><td><i>//     L1: adrp xA, sym@PAGE</i></td></tr>
<tr><th id="20">20</th><td><i>//     L2: add xB, xA, sym@PAGEOFF</i></td></tr>
<tr><th id="21">21</th><td><i>//     L3: ldr xC, [xB, #imm]</i></td></tr>
<tr><th id="22">22</th><td><i>// This sequence can be turned into:</i></td></tr>
<tr><th id="23">23</th><td><i>// A literal load if sym@PAGE + sym@PAGEOFF + #imm - address(L3) is &lt; 1MB:</i></td></tr>
<tr><th id="24">24</th><td><i>//     L3: ldr xC, sym+#imm</i></td></tr>
<tr><th id="25">25</th><td><i>// It may also be turned into either the following more efficient</i></td></tr>
<tr><th id="26">26</th><td><i>// code sequences:</i></td></tr>
<tr><th id="27">27</th><td><i>// - If sym@PAGEOFF + #imm fits the encoding space of L3.</i></td></tr>
<tr><th id="28">28</th><td><i>//     L1: adrp xA, sym@PAGE</i></td></tr>
<tr><th id="29">29</th><td><i>//     L3: ldr xC, [xB, sym@PAGEOFF + #imm]</i></td></tr>
<tr><th id="30">30</th><td><i>// - If sym@PAGE + sym@PAGEOFF - address(L1) &lt; 1MB:</i></td></tr>
<tr><th id="31">31</th><td><i>//     L1: adr xA, sym</i></td></tr>
<tr><th id="32">32</th><td><i>//     L3: ldr xC, [xB, #imm]</i></td></tr>
<tr><th id="33">33</th><td><i>//</i></td></tr>
<tr><th id="34">34</th><td><i>// To be valid a LOH must meet all the requirements needed by all the related</i></td></tr>
<tr><th id="35">35</th><td><i>// possible linker transformations.</i></td></tr>
<tr><th id="36">36</th><td><i>// For instance, using the running example, the constraints to emit</i></td></tr>
<tr><th id="37">37</th><td><i>// ".loh AdrpAddLdr" are:</i></td></tr>
<tr><th id="38">38</th><td><i>// - L1, L2, and L3 instructions are of the expected type, i.e.,</i></td></tr>
<tr><th id="39">39</th><td><i>//   respectively ADRP, ADD (immediate), and LD.</i></td></tr>
<tr><th id="40">40</th><td><i>// - The result of L1 is used only by L2.</i></td></tr>
<tr><th id="41">41</th><td><i>// - The register argument (xA) used in the ADD instruction is defined</i></td></tr>
<tr><th id="42">42</th><td><i>//   only by L1.</i></td></tr>
<tr><th id="43">43</th><td><i>// - The result of L2 is used only by L3.</i></td></tr>
<tr><th id="44">44</th><td><i>// - The base address (xB) in L3 is defined only L2.</i></td></tr>
<tr><th id="45">45</th><td><i>// - The ADRP in L1 and the ADD in L2 must reference the same symbol using</i></td></tr>
<tr><th id="46">46</th><td><i>//   @PAGE/@PAGEOFF with no additional constants</i></td></tr>
<tr><th id="47">47</th><td><i>//</i></td></tr>
<tr><th id="48">48</th><td><i>// Currently supported LOHs are:</i></td></tr>
<tr><th id="49">49</th><td><i>// * So called non-ADRP-related:</i></td></tr>
<tr><th id="50">50</th><td><i>//   - .loh AdrpAddLdr L1, L2, L3:</i></td></tr>
<tr><th id="51">51</th><td><i>//     L1: adrp xA, sym@PAGE</i></td></tr>
<tr><th id="52">52</th><td><i>//     L2: add xB, xA, sym@PAGEOFF</i></td></tr>
<tr><th id="53">53</th><td><i>//     L3: ldr xC, [xB, #imm]</i></td></tr>
<tr><th id="54">54</th><td><i>//   - .loh AdrpLdrGotLdr L1, L2, L3:</i></td></tr>
<tr><th id="55">55</th><td><i>//     L1: adrp xA, sym@GOTPAGE</i></td></tr>
<tr><th id="56">56</th><td><i>//     L2: ldr xB, [xA, sym@GOTPAGEOFF]</i></td></tr>
<tr><th id="57">57</th><td><i>//     L3: ldr xC, [xB, #imm]</i></td></tr>
<tr><th id="58">58</th><td><i>//   - .loh AdrpLdr L1, L3:</i></td></tr>
<tr><th id="59">59</th><td><i>//     L1: adrp xA, sym@PAGE</i></td></tr>
<tr><th id="60">60</th><td><i>//     L3: ldr xC, [xA, sym@PAGEOFF]</i></td></tr>
<tr><th id="61">61</th><td><i>//   - .loh AdrpAddStr L1, L2, L3:</i></td></tr>
<tr><th id="62">62</th><td><i>//     L1: adrp xA, sym@PAGE</i></td></tr>
<tr><th id="63">63</th><td><i>//     L2: add xB, xA, sym@PAGEOFF</i></td></tr>
<tr><th id="64">64</th><td><i>//     L3: str xC, [xB, #imm]</i></td></tr>
<tr><th id="65">65</th><td><i>//   - .loh AdrpLdrGotStr L1, L2, L3:</i></td></tr>
<tr><th id="66">66</th><td><i>//     L1: adrp xA, sym@GOTPAGE</i></td></tr>
<tr><th id="67">67</th><td><i>//     L2: ldr xB, [xA, sym@GOTPAGEOFF]</i></td></tr>
<tr><th id="68">68</th><td><i>//     L3: str xC, [xB, #imm]</i></td></tr>
<tr><th id="69">69</th><td><i>//   - .loh AdrpAdd L1, L2:</i></td></tr>
<tr><th id="70">70</th><td><i>//     L1: adrp xA, sym@PAGE</i></td></tr>
<tr><th id="71">71</th><td><i>//     L2: add xB, xA, sym@PAGEOFF</i></td></tr>
<tr><th id="72">72</th><td><i>//   For all these LOHs, L1, L2, L3 form a simple chain:</i></td></tr>
<tr><th id="73">73</th><td><i>//   L1 result is used only by L2 and L2 result by L3.</i></td></tr>
<tr><th id="74">74</th><td><i>//   L3 LOH-related argument is defined only by L2 and L2 LOH-related argument</i></td></tr>
<tr><th id="75">75</th><td><i>//   by L1.</i></td></tr>
<tr><th id="76">76</th><td><i>// All these LOHs aim at using more efficient load/store patterns by folding</i></td></tr>
<tr><th id="77">77</th><td><i>// some instructions used to compute the address directly into the load/store.</i></td></tr>
<tr><th id="78">78</th><td><i>//</i></td></tr>
<tr><th id="79">79</th><td><i>// * So called ADRP-related:</i></td></tr>
<tr><th id="80">80</th><td><i>//  - .loh AdrpAdrp L2, L1:</i></td></tr>
<tr><th id="81">81</th><td><i>//    L2: ADRP xA, sym1@PAGE</i></td></tr>
<tr><th id="82">82</th><td><i>//    L1: ADRP xA, sym2@PAGE</i></td></tr>
<tr><th id="83">83</th><td><i>//    L2 dominates L1 and xA is not redifined between L2 and L1</i></td></tr>
<tr><th id="84">84</th><td><i>// This LOH aims at getting rid of redundant ADRP instructions.</i></td></tr>
<tr><th id="85">85</th><td><i>//</i></td></tr>
<tr><th id="86">86</th><td><i>// The overall design for emitting the LOHs is:</i></td></tr>
<tr><th id="87">87</th><td><i>// 1. AArch64CollectLOH (this pass) records the LOHs in the AArch64FunctionInfo.</i></td></tr>
<tr><th id="88">88</th><td><i>// 2. AArch64AsmPrinter reads the LOHs from AArch64FunctionInfo and it:</i></td></tr>
<tr><th id="89">89</th><td><i>//     1. Associates them a label.</i></td></tr>
<tr><th id="90">90</th><td><i>//     2. Emits them in a MCStreamer (EmitLOHDirective).</i></td></tr>
<tr><th id="91">91</th><td><i>//         - The MCMachOStreamer records them into the MCAssembler.</i></td></tr>
<tr><th id="92">92</th><td><i>//         - The MCAsmStreamer prints them.</i></td></tr>
<tr><th id="93">93</th><td><i>//         - Other MCStreamers ignore them.</i></td></tr>
<tr><th id="94">94</th><td><i>//     3. Closes the MCStreamer:</i></td></tr>
<tr><th id="95">95</th><td><i>//         - The MachObjectWriter gets them from the MCAssembler and writes</i></td></tr>
<tr><th id="96">96</th><td><i>//           them in the object file.</i></td></tr>
<tr><th id="97">97</th><td><i>//         - Other ObjectWriters ignore them.</i></td></tr>
<tr><th id="98">98</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="101">101</th><td><u>#include <a href="AArch64InstrInfo.h.html">"AArch64InstrInfo.h"</a></u></td></tr>
<tr><th id="102">102</th><td><u>#include <a href="AArch64MachineFunctionInfo.h.html">"AArch64MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="103">103</th><td><u>#include <a href="../../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="104">104</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="105">105</th><td><u>#include <a href="../../../include/llvm/ADT/MapVector.h.html">"llvm/ADT/MapVector.h"</a></u></td></tr>
<tr><th id="106">106</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="107">107</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="108">108</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="109">109</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="110">110</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="111">111</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="112">112</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="113">113</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="114">114</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="115">115</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="116">116</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-collect-loh"</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumADRPSimpleCandidate = {&quot;aarch64-collect-loh&quot;, &quot;NumADRPSimpleCandidate&quot;, &quot;Number of simplifiable ADRP dominate by another&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumADRPSimpleCandidate" title='NumADRPSimpleCandidate' data-ref="NumADRPSimpleCandidate">NumADRPSimpleCandidate</dfn>,</td></tr>
<tr><th id="121">121</th><td>          <q>"Number of simplifiable ADRP dominate by another"</q>);</td></tr>
<tr><th id="122">122</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumADDToSTR = {&quot;aarch64-collect-loh&quot;, &quot;NumADDToSTR&quot;, &quot;Number of simplifiable STR reachable by ADD&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumADDToSTR" title='NumADDToSTR' data-ref="NumADDToSTR">NumADDToSTR</dfn>, <q>"Number of simplifiable STR reachable by ADD"</q>);</td></tr>
<tr><th id="123">123</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLDRToSTR = {&quot;aarch64-collect-loh&quot;, &quot;NumLDRToSTR&quot;, &quot;Number of simplifiable STR reachable by LDR&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLDRToSTR" title='NumLDRToSTR' data-ref="NumLDRToSTR">NumLDRToSTR</dfn>, <q>"Number of simplifiable STR reachable by LDR"</q>);</td></tr>
<tr><th id="124">124</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumADDToLDR = {&quot;aarch64-collect-loh&quot;, &quot;NumADDToLDR&quot;, &quot;Number of simplifiable LDR reachable by ADD&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumADDToLDR" title='NumADDToLDR' data-ref="NumADDToLDR">NumADDToLDR</dfn>, <q>"Number of simplifiable LDR reachable by ADD"</q>);</td></tr>
<tr><th id="125">125</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLDRToLDR = {&quot;aarch64-collect-loh&quot;, &quot;NumLDRToLDR&quot;, &quot;Number of simplifiable LDR reachable by LDR&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLDRToLDR" title='NumLDRToLDR' data-ref="NumLDRToLDR">NumLDRToLDR</dfn>, <q>"Number of simplifiable LDR reachable by LDR"</q>);</td></tr>
<tr><th id="126">126</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumADRPToLDR = {&quot;aarch64-collect-loh&quot;, &quot;NumADRPToLDR&quot;, &quot;Number of simplifiable LDR reachable by ADRP&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumADRPToLDR" title='NumADRPToLDR' data-ref="NumADRPToLDR">NumADRPToLDR</dfn>, <q>"Number of simplifiable LDR reachable by ADRP"</q>);</td></tr>
<tr><th id="127">127</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumADRSimpleCandidate = {&quot;aarch64-collect-loh&quot;, &quot;NumADRSimpleCandidate&quot;, &quot;Number of simplifiable ADRP + ADD&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumADRSimpleCandidate" title='NumADRSimpleCandidate' data-ref="NumADRSimpleCandidate">NumADRSimpleCandidate</dfn>, <q>"Number of simplifiable ADRP + ADD"</q>);</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/AARCH64_COLLECT_LOH_NAME" data-ref="_M/AARCH64_COLLECT_LOH_NAME">AARCH64_COLLECT_LOH_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"AArch64 Collect Linker Optimization Hint (LOH)"</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><b>namespace</b> {</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64CollectLOH" title='(anonymous namespace)::AArch64CollectLOH' data-ref="(anonymousnamespace)::AArch64CollectLOH">AArch64CollectLOH</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="134">134</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64CollectLOH::ID" title='(anonymous namespace)::AArch64CollectLOH::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64CollectLOH::ID">ID</dfn>;</td></tr>
<tr><th id="135">135</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_117AArch64CollectLOHC1Ev" title='(anonymous namespace)::AArch64CollectLOH::AArch64CollectLOH' data-type='void (anonymous namespace)::AArch64CollectLOH::AArch64CollectLOH()' data-ref="_ZN12_GLOBAL__N_117AArch64CollectLOHC1Ev">AArch64CollectLOH</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64CollectLOH::ID" title='(anonymous namespace)::AArch64CollectLOH::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64CollectLOH::ID">ID</a>) {}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_117AArch64CollectLOH20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64CollectLOH::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64CollectLOH::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117AArch64CollectLOH20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117AArch64CollectLOH21getRequiredPropertiesEv" title='(anonymous namespace)::AArch64CollectLOH::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::AArch64CollectLOH::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_117AArch64CollectLOH21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="141">141</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="142">142</th><td>  }</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117AArch64CollectLOH11getPassNameEv" title='(anonymous namespace)::AArch64CollectLOH::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64CollectLOH::getPassName() const' data-ref="_ZNK12_GLOBAL__N_117AArch64CollectLOH11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="macro" href="#129" title="&quot;AArch64 Collect Linker Optimization Hint (LOH)&quot;" data-ref="_M/AARCH64_COLLECT_LOH_NAME">AARCH64_COLLECT_LOH_NAME</a>; }</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_117AArch64CollectLOH16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64CollectLOH::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64CollectLOH::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_117AArch64CollectLOH16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="147">147</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="148">148</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="149">149</th><td>  }</td></tr>
<tr><th id="150">150</th><td>};</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64CollectLOH" title='(anonymous namespace)::AArch64CollectLOH' data-ref="(anonymousnamespace)::AArch64CollectLOH">AArch64CollectLOH</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64CollectLOH::ID" title='(anonymous namespace)::AArch64CollectLOH::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64CollectLOH::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>} <i>// end anonymous namespace.</i></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeAArch64CollectLOHPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;AArch64 Collect Linker Optimization Hint (LOH)&quot;, &quot;aarch64-collect-loh&quot;, &amp;AArch64CollectLOH::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64CollectLOH&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64CollectLOHPassFlag; void llvm::initializeAArch64CollectLOHPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64CollectLOHPassFlag, initializeAArch64CollectLOHPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64CollectLOH" title='(anonymous namespace)::AArch64CollectLOH' data-ref="(anonymousnamespace)::AArch64CollectLOH">AArch64CollectLOH</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-collect-loh"</q>,</td></tr>
<tr><th id="157">157</th><td>                <a class="macro" href="#129" title="&quot;AArch64 Collect Linker Optimization Hint (LOH)&quot;" data-ref="_M/AARCH64_COLLECT_LOH_NAME">AARCH64_COLLECT_LOH_NAME</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17canAddBePartOfLOHRKN4llvm12MachineInstrE" title='canAddBePartOfLOH' data-type='bool canAddBePartOfLOH(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17canAddBePartOfLOHRKN4llvm12MachineInstrE">canAddBePartOfLOH</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3MI">MI</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <i>// Check immediate to see if the immediate is an address.</i></td></tr>
<tr><th id="161">161</th><td>  <b>switch</b> (<a class="local col3 ref" href="#3MI" title='MI' data-ref="3MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="162">162</th><td>  <b>default</b>:</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_GlobalAddress" title='llvm::MachineOperand::MachineOperandType::MO_GlobalAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="165">165</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex" title='llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_JumpTableIndex">MO_JumpTableIndex</a>:</td></tr>
<tr><th id="166">166</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex" title='llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MachineOperandType::MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MachineOperandType::MO_BlockAddress" title='llvm::MachineOperand::MachineOperandType::MO_BlockAddress' data-ref="llvm::MachineOperand::MachineOperandType::MO_BlockAddress">MO_BlockAddress</a>:</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i class="doc" data-doc="_ZL17canDefBePartOfLOHRKN4llvm12MachineInstrE">/// Answer the following question: Can Def be one of the definition</i></td></tr>
<tr><th id="173">173</th><td><i class="doc" data-doc="_ZL17canDefBePartOfLOHRKN4llvm12MachineInstrE">/// involved in a part of a LOH?</i></td></tr>
<tr><th id="174">174</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17canDefBePartOfLOHRKN4llvm12MachineInstrE" title='canDefBePartOfLOH' data-type='bool canDefBePartOfLOH(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17canDefBePartOfLOHRKN4llvm12MachineInstrE">canDefBePartOfLOH</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="4MI">MI</dfn>) {</td></tr>
<tr><th id="175">175</th><td>  <i>// Accept ADRP, ADDLow and LOADGot.</i></td></tr>
<tr><th id="176">176</th><td>  <b>switch</b> (<a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="177">177</th><td>  <b>default</b>:</td></tr>
<tr><th id="178">178</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>:</td></tr>
<tr><th id="180">180</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="182">182</th><td>    <b>return</b> canAddBePartOfLOH(MI);</td></tr>
<tr><th id="183">183</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="184">184</th><td>    <i>// Check immediate to see if the immediate is an address.</i></td></tr>
<tr><th id="185">185</th><td>    <b>switch</b> (MI.getOperand(<var>2</var>).getType()) {</td></tr>
<tr><th id="186">186</th><td>    <b>default</b>:</td></tr>
<tr><th id="187">187</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="188">188</th><td>    <b>case</b> MachineOperand::MO_GlobalAddress:</td></tr>
<tr><th id="189">189</th><td>      <b>return</b> MI.getOperand(<var>2</var>).getTargetFlags() &amp; AArch64II::MO_GOT;</td></tr>
<tr><th id="190">190</th><td>    }</td></tr>
<tr><th id="191">191</th><td>  }</td></tr>
<tr><th id="192">192</th><td>}</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i class="doc" data-doc="_ZL16isCandidateStoreRKN4llvm12MachineInstrERKNS_14MachineOperandE">/// Check whether the given instruction can the end of a LOH chain involving a</i></td></tr>
<tr><th id="195">195</th><td><i class="doc" data-doc="_ZL16isCandidateStoreRKN4llvm12MachineInstrERKNS_14MachineOperandE">/// store.</i></td></tr>
<tr><th id="196">196</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16isCandidateStoreRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='isCandidateStore' data-type='bool isCandidateStore(const llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; MO)' data-ref="_ZL16isCandidateStoreRKN4llvm12MachineInstrERKNS_14MachineOperandE">isCandidateStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="6MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="6MO">MO</dfn>) {</td></tr>
<tr><th id="197">197</th><td>  <b>switch</b> (<a class="local col5 ref" href="#5MI" title='MI' data-ref="5MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="198">198</th><td>  <b>default</b>:</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBBui</span>:</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHHui</span>:</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRBui&apos; in namespace &apos;llvm::AArch64&apos;">STRBui</span>:</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRHui&apos; in namespace &apos;llvm::AArch64&apos;">STRHui</span>:</td></tr>
<tr><th id="204">204</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRWui&apos; in namespace &apos;llvm::AArch64&apos;">STRWui</span>:</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRXui&apos; in namespace &apos;llvm::AArch64&apos;">STRXui</span>:</td></tr>
<tr><th id="206">206</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRSui&apos; in namespace &apos;llvm::AArch64&apos;">STRSui</span>:</td></tr>
<tr><th id="207">207</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRDui&apos; in namespace &apos;llvm::AArch64&apos;">STRDui</span>:</td></tr>
<tr><th id="208">208</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;STRQui&apos; in namespace &apos;llvm::AArch64&apos;">STRQui</span>:</td></tr>
<tr><th id="209">209</th><td>    <i>// We can only optimize the index operand.</i></td></tr>
<tr><th id="210">210</th><td><i>    // In case we have str xA, [xA, #imm], this is two different uses</i></td></tr>
<tr><th id="211">211</th><td><i>    // of xA and we cannot fold, otherwise the xA stored may be wrong,</i></td></tr>
<tr><th id="212">212</th><td><i>    // even if #imm == 0.</i></td></tr>
<tr><th id="213">213</th><td>    <b>return</b> MI.getOperandNo(&amp;MO) == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="214">214</th><td>           MI.getOperand(<var>0</var>).getReg() != MI.getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="215">215</th><td>  }</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i class="doc" data-doc="_ZL15isCandidateLoadRKN4llvm12MachineInstrE">/// Check whether the given instruction can be the end of a LOH chain</i></td></tr>
<tr><th id="219">219</th><td><i class="doc" data-doc="_ZL15isCandidateLoadRKN4llvm12MachineInstrE">/// involving a load.</i></td></tr>
<tr><th id="220">220</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL15isCandidateLoadRKN4llvm12MachineInstrE" title='isCandidateLoad' data-type='bool isCandidateLoad(const llvm::MachineInstr &amp; MI)' data-ref="_ZL15isCandidateLoadRKN4llvm12MachineInstrE">isCandidateLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="7MI">MI</dfn>) {</td></tr>
<tr><th id="221">221</th><td>  <b>switch</b> (<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="222">222</th><td>  <b>default</b>:</td></tr>
<tr><th id="223">223</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBWui</span>:</td></tr>
<tr><th id="225">225</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSBXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSBXui</span>:</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHWui</span>:</td></tr>
<tr><th id="227">227</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSHXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSHXui</span>:</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRBui&apos; in namespace &apos;llvm::AArch64&apos;">LDRBui</span>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRHui&apos; in namespace &apos;llvm::AArch64&apos;">LDRHui</span>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="236">236</th><td>    <b>return</b> !(MI.getOperand(<var>2</var>).getTargetFlags() &amp; AArch64II::MO_GOT);</td></tr>
<tr><th id="237">237</th><td>  }</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i class="doc" data-doc="_ZL22supportLoadFromLiteralRKN4llvm12MachineInstrE">/// Check whether the given instruction can load a litteral.</i></td></tr>
<tr><th id="241">241</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL22supportLoadFromLiteralRKN4llvm12MachineInstrE" title='supportLoadFromLiteral' data-type='bool supportLoadFromLiteral(const llvm::MachineInstr &amp; MI)' data-ref="_ZL22supportLoadFromLiteralRKN4llvm12MachineInstrE">supportLoadFromLiteral</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="8MI">MI</dfn>) {</td></tr>
<tr><th id="242">242</th><td>  <b>switch</b> (<a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="243">243</th><td>  <b>default</b>:</td></tr>
<tr><th id="244">244</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="245">245</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSWui</span>:</td></tr>
<tr><th id="246">246</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRWui&apos; in namespace &apos;llvm::AArch64&apos;">LDRWui</span>:</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="248">248</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRSui&apos; in namespace &apos;llvm::AArch64&apos;">LDRSui</span>:</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRDui&apos; in namespace &apos;llvm::AArch64&apos;">LDRDui</span>:</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRQui&apos; in namespace &apos;llvm::AArch64&apos;">LDRQui</span>:</td></tr>
<tr><th id="251">251</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="252">252</th><td>  }</td></tr>
<tr><th id="253">253</th><td>}</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i class="doc" data-doc="N_GPR_REGS">/// Number of GPR registers traked by mapRegToGPRIndex()</i></td></tr>
<tr><th id="256">256</th><td><em>static</em> <em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="N_GPR_REGS" title='N_GPR_REGS' data-type='const unsigned int' data-ref="N_GPR_REGS">N_GPR_REGS</dfn> = <var>31</var>;</td></tr>
<tr><th id="257">257</th><td><i class="doc" data-doc="_ZL16mapRegToGPRIndext">/// Map register number to index from 0-30.</i></td></tr>
<tr><th id="258">258</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="_ZL16mapRegToGPRIndext" title='mapRegToGPRIndex' data-type='int mapRegToGPRIndex(MCPhysReg Reg)' data-ref="_ZL16mapRegToGPRIndext">mapRegToGPRIndex</dfn>(<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col9 decl" id="9Reg" title='Reg' data-type='MCPhysReg' data-ref="9Reg">Reg</dfn>) {</td></tr>
<tr><th id="259">259</th><td>  <b>static_assert</b>(AArch64::<span class='error' title="no member named &apos;X28&apos; in namespace &apos;llvm::AArch64&apos;">X28</span> - AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span> + <var>3</var> == N_GPR_REGS, <q>"Number of GPRs"</q>);</td></tr>
<tr><th id="260">260</th><td>  <b>static_assert</b>(AArch64::<span class='error' title="no member named &apos;W30&apos; in namespace &apos;llvm::AArch64&apos;">W30</span> - AArch64::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::AArch64&apos;">W0</span> + <var>1</var> == N_GPR_REGS, <q>"Number of GPRs"</q>);</td></tr>
<tr><th id="261">261</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span> &lt;= Reg &amp;&amp; Reg &lt;= AArch64::<span class='error' title="no member named &apos;X28&apos; in namespace &apos;llvm::AArch64&apos;">X28</span>)</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> Reg - AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>;</td></tr>
<tr><th id="263">263</th><td>  <b>if</b> (AArch64::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::AArch64&apos;">W0</span> &lt;= Reg &amp;&amp; Reg &lt;= AArch64::<span class='error' title="no member named &apos;W30&apos; in namespace &apos;llvm::AArch64&apos;">W30</span>)</td></tr>
<tr><th id="264">264</th><td>    <b>return</b> Reg - AArch64::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::AArch64&apos;">W0</span>;</td></tr>
<tr><th id="265">265</th><td>  <i>// TableGen gives "FP" and "LR" an index not adjacent to X28 so we have to</i></td></tr>
<tr><th id="266">266</th><td><i>  // handle them as special cases.</i></td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (Reg == AArch64::<span class='error' title="no member named &apos;FP&apos; in namespace &apos;llvm::AArch64&apos;">FP</span>)</td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <var>29</var>;</td></tr>
<tr><th id="269">269</th><td>  <b>if</b> (Reg == AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>)</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <var>30</var>;</td></tr>
<tr><th id="271">271</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><i class="doc">/// State tracked per register.</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">/// The main algorithm walks backwards over a basic block maintaining this</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">/// datastructure for each tracked general purpose register.</i></td></tr>
<tr><th id="277">277</th><td><b>struct</b> <dfn class="type def" id="LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</dfn> {</td></tr>
<tr><th id="278">278</th><td>  <a class="type" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType" title='llvm::MCLOHType' data-ref="llvm::MCLOHType">MCLOHType</a> <dfn class="tu decl" id="LOHInfo::Type" title='LOHInfo::Type' data-type='llvm::MCLOHType' data-ref="LOHInfo::Type">Type</dfn> : <var>8</var>;           <i class="doc" data-doc="LOHInfo::Type">///&lt; "Best" type of LOH possible.</i></td></tr>
<tr><th id="279">279</th><td>  <em>bool</em> <dfn class="tu decl" id="LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-type='bool' data-ref="LOHInfo::IsCandidate">IsCandidate</dfn> : <var>1</var>;         <i class="doc" data-doc="LOHInfo::IsCandidate">///&lt; Possible LOH candidate.</i></td></tr>
<tr><th id="280">280</th><td>  <em>bool</em> <dfn class="tu decl" id="LOHInfo::OneUser" title='LOHInfo::OneUser' data-type='bool' data-ref="LOHInfo::OneUser">OneUser</dfn> : <var>1</var>;             <i class="doc" data-doc="LOHInfo::OneUser">///&lt; Found exactly one user (yet).</i></td></tr>
<tr><th id="281">281</th><td>  <em>bool</em> <dfn class="tu decl" id="LOHInfo::MultiUsers" title='LOHInfo::MultiUsers' data-type='bool' data-ref="LOHInfo::MultiUsers">MultiUsers</dfn> : <var>1</var>;          <i class="doc" data-doc="LOHInfo::MultiUsers">///&lt; Found multiple users.</i></td></tr>
<tr><th id="282">282</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="LOHInfo::MI0" title='LOHInfo::MI0' data-type='const llvm::MachineInstr *' data-ref="LOHInfo::MI0">MI0</dfn>;      <i class="doc" data-doc="LOHInfo::MI0">///&lt; First instruction involved in the LOH.</i></td></tr>
<tr><th id="283">283</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="LOHInfo::MI1" title='LOHInfo::MI1' data-type='const llvm::MachineInstr *' data-ref="LOHInfo::MI1">MI1</dfn>;      <i class="doc" data-doc="LOHInfo::MI1">///&lt; Second instruction involved in the LOH</i></td></tr>
<tr><th id="284">284</th><td>                                <i class="doc" data-doc="LOHInfo::LastADRP">///  (if any).</i></td></tr>
<tr><th id="285">285</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="LOHInfo::LastADRP" title='LOHInfo::LastADRP' data-type='const llvm::MachineInstr *' data-ref="LOHInfo::LastADRP">LastADRP</dfn>; <i class="doc" data-doc="LOHInfo::LastADRP">///&lt; Last ADRP in same register.</i></td></tr>
<tr><th id="286">286</th><td>};</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><i class="doc" data-doc="_ZL9handleUseRKN4llvm12MachineInstrERKNS_14MachineOperandER7LOHInfo">/// Update state<span class="command"> \p</span> <span class="arg">Info</span> given<span class="command"> \p</span> <span class="arg">MI</span> uses the tracked register.</i></td></tr>
<tr><th id="289">289</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL9handleUseRKN4llvm12MachineInstrERKNS_14MachineOperandER7LOHInfo" title='handleUse' data-type='void handleUse(const llvm::MachineInstr &amp; MI, const llvm::MachineOperand &amp; MO, LOHInfo &amp; Info)' data-ref="_ZL9handleUseRKN4llvm12MachineInstrERKNS_14MachineOperandER7LOHInfo">handleUse</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="11MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="11MO">MO</dfn>,</td></tr>
<tr><th id="290">290</th><td>                      <a class="type" href="#LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</a> &amp;<dfn class="local col2 decl" id="12Info" title='Info' data-type='LOHInfo &amp;' data-ref="12Info">Info</dfn>) {</td></tr>
<tr><th id="291">291</th><td>  <i>// We have multiple uses if we already found one before.</i></td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (<a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::MultiUsers" title='LOHInfo::MultiUsers' data-use='r' data-ref="LOHInfo::MultiUsers">MultiUsers</a> || <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::OneUser" title='LOHInfo::OneUser' data-use='r' data-ref="LOHInfo::OneUser">OneUser</a>) {</td></tr>
<tr><th id="293">293</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>false</b>;</td></tr>
<tr><th id="294">294</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::MultiUsers" title='LOHInfo::MultiUsers' data-use='w' data-ref="LOHInfo::MultiUsers">MultiUsers</a> = <b>true</b>;</td></tr>
<tr><th id="295">295</th><td>    <b>return</b>;</td></tr>
<tr><th id="296">296</th><td>  }</td></tr>
<tr><th id="297">297</th><td>  <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::OneUser" title='LOHInfo::OneUser' data-use='w' data-ref="LOHInfo::OneUser">OneUser</a> = <b>true</b>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i>// Start new LOHInfo if applicable.</i></td></tr>
<tr><th id="300">300</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL15isCandidateLoadRKN4llvm12MachineInstrE" title='isCandidateLoad' data-use='c' data-ref="_ZL15isCandidateLoadRKN4llvm12MachineInstrE">isCandidateLoad</a>(<a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>)) {</td></tr>
<tr><th id="301">301</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='w' data-ref="LOHInfo::Type">Type</a> = <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdr" title='llvm::MCLOHType::MCLOH_AdrpLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdr">MCLOH_AdrpLdr</a>;</td></tr>
<tr><th id="302">302</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="303">303</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='w' data-ref="LOHInfo::MI0">MI0</a> = &amp;<a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>;</td></tr>
<tr><th id="304">304</th><td>    <i>// Note that even this is AdrpLdr now, we can switch to a Ldr variant</i></td></tr>
<tr><th id="305">305</th><td><i>    // later.</i></td></tr>
<tr><th id="306">306</th><td>  } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL16isCandidateStoreRKN4llvm12MachineInstrERKNS_14MachineOperandE" title='isCandidateStore' data-use='c' data-ref="_ZL16isCandidateStoreRKN4llvm12MachineInstrERKNS_14MachineOperandE">isCandidateStore</a>(<a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>, <a class="local col1 ref" href="#11MO" title='MO' data-ref="11MO">MO</a>)) {</td></tr>
<tr><th id="307">307</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='w' data-ref="LOHInfo::Type">Type</a> = <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddStr" title='llvm::MCLOHType::MCLOH_AdrpAddStr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddStr">MCLOH_AdrpAddStr</a>;</td></tr>
<tr><th id="308">308</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="309">309</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='w' data-ref="LOHInfo::MI0">MI0</a> = &amp;<a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>;</td></tr>
<tr><th id="310">310</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='w' data-ref="LOHInfo::MI1">MI1</a> = <b>nullptr</b>;</td></tr>
<tr><th id="311">311</th><td>  } <b>else</b> <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>) {</td></tr>
<tr><th id="312">312</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='w' data-ref="LOHInfo::Type">Type</a> = <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAdd" title='llvm::MCLOHType::MCLOH_AdrpAdd' data-ref="llvm::MCLOHType::MCLOH_AdrpAdd">MCLOH_AdrpAdd</a>;</td></tr>
<tr><th id="313">313</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="314">314</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='w' data-ref="LOHInfo::MI0">MI0</a> = &amp;<a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>;</td></tr>
<tr><th id="315">315</th><td>  } <b>else</b> <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span> &amp;&amp;</td></tr>
<tr><th id="316">316</th><td>             MI.getOperand(<var>2</var>).getTargetFlags() &amp; AArch64II::MO_GOT) {</td></tr>
<tr><th id="317">317</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='w' data-ref="LOHInfo::Type">Type</a> = <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGot" title='llvm::MCLOHType::MCLOH_AdrpLdrGot' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGot">MCLOH_AdrpLdrGot</a>;</td></tr>
<tr><th id="318">318</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="319">319</th><td>    <a class="local col2 ref" href="#12Info" title='Info' data-ref="12Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='w' data-ref="LOHInfo::MI0">MI0</a> = &amp;<a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI">MI</a>;</td></tr>
<tr><th id="320">320</th><td>  }</td></tr>
<tr><th id="321">321</th><td>}</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td><i class="doc" data-doc="_ZL13handleClobberR7LOHInfo">/// Update state<span class="command"> \p</span> <span class="arg">Info</span> given the tracked register is clobbered.</i></td></tr>
<tr><th id="324">324</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL13handleClobberR7LOHInfo" title='handleClobber' data-type='void handleClobber(LOHInfo &amp; Info)' data-ref="_ZL13handleClobberR7LOHInfo">handleClobber</dfn>(<a class="type" href="#LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</a> &amp;<dfn class="local col3 decl" id="13Info" title='Info' data-type='LOHInfo &amp;' data-ref="13Info">Info</dfn>) {</td></tr>
<tr><th id="325">325</th><td>  <a class="local col3 ref" href="#13Info" title='Info' data-ref="13Info">Info</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>false</b>;</td></tr>
<tr><th id="326">326</th><td>  <a class="local col3 ref" href="#13Info" title='Info' data-ref="13Info">Info</a>.<a class="tu ref" href="#LOHInfo::OneUser" title='LOHInfo::OneUser' data-use='w' data-ref="LOHInfo::OneUser">OneUser</a> = <b>false</b>;</td></tr>
<tr><th id="327">327</th><td>  <a class="local col3 ref" href="#13Info" title='Info' data-ref="13Info">Info</a>.<a class="tu ref" href="#LOHInfo::MultiUsers" title='LOHInfo::MultiUsers' data-use='w' data-ref="LOHInfo::MultiUsers">MultiUsers</a> = <b>false</b>;</td></tr>
<tr><th id="328">328</th><td>  <a class="local col3 ref" href="#13Info" title='Info' data-ref="13Info">Info</a>.<a class="tu ref" href="#LOHInfo::LastADRP" title='LOHInfo::LastADRP' data-use='w' data-ref="LOHInfo::LastADRP">LastADRP</a> = <b>nullptr</b>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i class="doc" data-doc="_ZL16handleMiddleInstRKN4llvm12MachineInstrER7LOHInfoS4_">/// Update state<span class="command"> \p</span> <span class="arg">Info</span> given that<span class="command"> \p</span> <span class="arg">MI</span> is possibly the middle instruction</i></td></tr>
<tr><th id="332">332</th><td><i class="doc" data-doc="_ZL16handleMiddleInstRKN4llvm12MachineInstrER7LOHInfoS4_">/// of an LOH involving 3 instructions.</i></td></tr>
<tr><th id="333">333</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16handleMiddleInstRKN4llvm12MachineInstrER7LOHInfoS4_" title='handleMiddleInst' data-type='bool handleMiddleInst(const llvm::MachineInstr &amp; MI, LOHInfo &amp; DefInfo, LOHInfo &amp; OpInfo)' data-ref="_ZL16handleMiddleInstRKN4llvm12MachineInstrER7LOHInfoS4_">handleMiddleInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="14MI">MI</dfn>, <a class="type" href="#LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</a> &amp;<dfn class="local col5 decl" id="15DefInfo" title='DefInfo' data-type='LOHInfo &amp;' data-ref="15DefInfo">DefInfo</dfn>,</td></tr>
<tr><th id="334">334</th><td>                             <a class="type" href="#LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</a> &amp;<dfn class="local col6 decl" id="16OpInfo" title='OpInfo' data-type='LOHInfo &amp;' data-ref="16OpInfo">OpInfo</dfn>) {</td></tr>
<tr><th id="335">335</th><td>  <b>if</b> (!<a class="local col5 ref" href="#15DefInfo" title='DefInfo' data-ref="15DefInfo">DefInfo</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='r' data-ref="LOHInfo::IsCandidate">IsCandidate</a> || (&amp;<a class="local col5 ref" href="#15DefInfo" title='DefInfo' data-ref="15DefInfo">DefInfo</a> != &amp;<a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a> &amp;&amp; <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::OneUser" title='LOHInfo::OneUser' data-use='r' data-ref="LOHInfo::OneUser">OneUser</a>))</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="337">337</th><td>  <i>// Copy LOHInfo for dest register to LOHInfo for source register.</i></td></tr>
<tr><th id="338">338</th><td>  <b>if</b> (&amp;<a class="local col5 ref" href="#15DefInfo" title='DefInfo' data-ref="15DefInfo">DefInfo</a> != &amp;<a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>) {</td></tr>
<tr><th id="339">339</th><td>    <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a> <a class="tu ref" href="#277" title='LOHInfo::operator=' data-use='c' data-ref="_ZN7LOHInfoaSERKS_">=</a> <a class="local col5 ref" href="#15DefInfo" title='DefInfo' data-ref="15DefInfo">DefInfo</a>;</td></tr>
<tr><th id="340">340</th><td>    <i>// Invalidate \p DefInfo because we track it in \p OpInfo now.</i></td></tr>
<tr><th id="341">341</th><td>    <a class="tu ref" href="#_ZL13handleClobberR7LOHInfo" title='handleClobber' data-use='c' data-ref="_ZL13handleClobberR7LOHInfo">handleClobber</a>(<span class='refarg'><a class="local col5 ref" href="#15DefInfo" title='DefInfo' data-ref="15DefInfo">DefInfo</a></span>);</td></tr>
<tr><th id="342">342</th><td>  } <b>else</b></td></tr>
<tr><th id="343">343</th><td>    <a class="local col5 ref" href="#15DefInfo" title='DefInfo' data-ref="15DefInfo">DefInfo</a>.<a class="tu ref" href="#LOHInfo::LastADRP" title='LOHInfo::LastADRP' data-use='w' data-ref="LOHInfo::LastADRP">LastADRP</a> = <b>nullptr</b>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <i>// Advance state machine.</i></td></tr>
<tr><th id="346">346</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpInfo.IsCandidate &amp;&amp; &quot;Expect valid state&quot;) ? void (0) : __assert_fail (&quot;OpInfo.IsCandidate &amp;&amp; \&quot;Expect valid state\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp&quot;, 346, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='r' data-ref="LOHInfo::IsCandidate">IsCandidate</a> &amp;&amp; <q>"Expect valid state"</q>);</td></tr>
<tr><th id="347">347</th><td>  <b>if</b> (MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span> &amp;&amp; canAddBePartOfLOH(MI)) {</td></tr>
<tr><th id="348">348</th><td>    <b>if</b> (<a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='r' data-ref="LOHInfo::Type">Type</a> == <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdr" title='llvm::MCLOHType::MCLOH_AdrpLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdr">MCLOH_AdrpLdr</a>) {</td></tr>
<tr><th id="349">349</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='w' data-ref="LOHInfo::Type">Type</a> = <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddLdr" title='llvm::MCLOHType::MCLOH_AdrpAddLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddLdr">MCLOH_AdrpAddLdr</a>;</td></tr>
<tr><th id="350">350</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="351">351</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='w' data-ref="LOHInfo::MI1">MI1</a> = &amp;<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>;</td></tr>
<tr><th id="352">352</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="353">353</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='r' data-ref="LOHInfo::Type">Type</a> == <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddStr" title='llvm::MCLOHType::MCLOH_AdrpAddStr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddStr">MCLOH_AdrpAddStr</a> &amp;&amp; <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a> == <b>nullptr</b>) {</td></tr>
<tr><th id="354">354</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='w' data-ref="LOHInfo::Type">Type</a> = <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddStr" title='llvm::MCLOHType::MCLOH_AdrpAddStr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddStr">MCLOH_AdrpAddStr</a>;</td></tr>
<tr><th id="355">355</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="356">356</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='w' data-ref="LOHInfo::MI1">MI1</a> = &amp;<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>;</td></tr>
<tr><th id="357">357</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="358">358</th><td>    }</td></tr>
<tr><th id="359">359</th><td>  } <b>else</b> {</td></tr>
<tr><th id="360">360</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getOpcode() == AArch64::LDRXui &amp;&amp; &quot;Expect LDRXui&quot;) ? void (0) : __assert_fail (&quot;MI.getOpcode() == AArch64::LDRXui &amp;&amp; \&quot;Expect LDRXui\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp&quot;, 360, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(MI.getOpcode() == AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span> &amp;&amp; <q>"Expect LDRXui"</q>);</td></tr>
<tr><th id="361">361</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((MI.getOperand(2).getTargetFlags() &amp; AArch64II::MO_GOT) &amp;&amp; &quot;Expected GOT relocation&quot;) ? void (0) : __assert_fail (&quot;(MI.getOperand(2).getTargetFlags() &amp; AArch64II::MO_GOT) &amp;&amp; \&quot;Expected GOT relocation\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp&quot;, 362, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() &amp; AArch64II::<a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::TOF::MO_GOT" title='llvm::AArch64II::TOF::MO_GOT' data-ref="llvm::AArch64II::TOF::MO_GOT">MO_GOT</a>) &amp;&amp;</td></tr>
<tr><th id="362">362</th><td>           <q>"Expected GOT relocation"</q>);</td></tr>
<tr><th id="363">363</th><td>    <b>if</b> (<a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='r' data-ref="LOHInfo::Type">Type</a> == <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddStr" title='llvm::MCLOHType::MCLOH_AdrpAddStr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddStr">MCLOH_AdrpAddStr</a> &amp;&amp; <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a> == <b>nullptr</b>) {</td></tr>
<tr><th id="364">364</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='w' data-ref="LOHInfo::Type">Type</a> = <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGotStr" title='llvm::MCLOHType::MCLOH_AdrpLdrGotStr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGotStr">MCLOH_AdrpLdrGotStr</a>;</td></tr>
<tr><th id="365">365</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="366">366</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='w' data-ref="LOHInfo::MI1">MI1</a> = &amp;<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>;</td></tr>
<tr><th id="367">367</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="368">368</th><td>    } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='r' data-ref="LOHInfo::Type">Type</a> == <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdr" title='llvm::MCLOHType::MCLOH_AdrpLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdr">MCLOH_AdrpLdr</a>) {</td></tr>
<tr><th id="369">369</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='w' data-ref="LOHInfo::Type">Type</a> = <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGotLdr" title='llvm::MCLOHType::MCLOH_AdrpLdrGotLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGotLdr">MCLOH_AdrpLdrGotLdr</a>;</td></tr>
<tr><th id="370">370</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='w' data-ref="LOHInfo::IsCandidate">IsCandidate</a> = <b>true</b>;</td></tr>
<tr><th id="371">371</th><td>      <a class="local col6 ref" href="#16OpInfo" title='OpInfo' data-ref="16OpInfo">OpInfo</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='w' data-ref="LOHInfo::MI1">MI1</a> = &amp;<a class="local col4 ref" href="#14MI" title='MI' data-ref="14MI">MI</a>;</td></tr>
<tr><th id="372">372</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="373">373</th><td>    }</td></tr>
<tr><th id="374">374</th><td>  }</td></tr>
<tr><th id="375">375</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="376">376</th><td>}</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i class="doc" data-doc="_ZL10handleADRPRKN4llvm12MachineInstrERNS_19AArch64FunctionInfoER7LOHInfo">/// Update state when seeing and ADRP instruction.</i></td></tr>
<tr><th id="379">379</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL10handleADRPRKN4llvm12MachineInstrERNS_19AArch64FunctionInfoER7LOHInfo" title='handleADRP' data-type='void handleADRP(const llvm::MachineInstr &amp; MI, llvm::AArch64FunctionInfo &amp; AFI, LOHInfo &amp; Info)' data-ref="_ZL10handleADRPRKN4llvm12MachineInstrERNS_19AArch64FunctionInfoER7LOHInfo">handleADRP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>, <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a> &amp;<dfn class="local col8 decl" id="18AFI" title='AFI' data-type='llvm::AArch64FunctionInfo &amp;' data-ref="18AFI">AFI</dfn>,</td></tr>
<tr><th id="380">380</th><td>                       <a class="type" href="#LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</a> &amp;<dfn class="local col9 decl" id="19Info" title='Info' data-type='LOHInfo &amp;' data-ref="19Info">Info</dfn>) {</td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::LastADRP" title='LOHInfo::LastADRP' data-use='r' data-ref="LOHInfo::LastADRP">LastADRP</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="382">382</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;Adding MCLOH_AdrpAdrp:\n&quot; &lt;&lt; &apos;\t&apos; &lt;&lt; MI &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.LastADRP; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding MCLOH_AdrpAdrp:\n"</q></td></tr>
<tr><th id="383">383</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::LastADRP" title='LOHInfo::LastADRP' data-use='r' data-ref="LOHInfo::LastADRP">LastADRP</a>);</td></tr>
<tr><th id="384">384</th><td>    <a class="local col8 ref" href="#18AFI" title='AFI' data-ref="18AFI">AFI</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::AArch64FunctionInfo::addLOHDirective' data-ref="_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE">addLOHDirective</a>(<a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAdrp" title='llvm::MCLOHType::MCLOH_AdrpAdrp' data-ref="llvm::MCLOHType::MCLOH_AdrpAdrp">MCLOH_AdrpAdrp</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::LastADRP" title='LOHInfo::LastADRP' data-use='r' data-ref="LOHInfo::LastADRP">LastADRP</a>});</td></tr>
<tr><th id="385">385</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#120" title='NumADRPSimpleCandidate' data-ref="NumADRPSimpleCandidate">NumADRPSimpleCandidate</a>;</td></tr>
<tr><th id="386">386</th><td>  }</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i>// Produce LOH directive if possible.</i></td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::IsCandidate" title='LOHInfo::IsCandidate' data-use='r' data-ref="LOHInfo::IsCandidate">IsCandidate</a>) {</td></tr>
<tr><th id="390">390</th><td>    <b>switch</b> (<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::Type" title='LOHInfo::Type' data-use='r' data-ref="LOHInfo::Type">Type</a>) {</td></tr>
<tr><th id="391">391</th><td>    <b>case</b> <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAdd" title='llvm::MCLOHType::MCLOH_AdrpAdd' data-ref="llvm::MCLOHType::MCLOH_AdrpAdd">MCLOH_AdrpAdd</a>:</td></tr>
<tr><th id="392">392</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;Adding MCLOH_AdrpAdd:\n&quot; &lt;&lt; &apos;\t&apos; &lt;&lt; MI &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI0; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding MCLOH_AdrpAdd:\n"</q></td></tr>
<tr><th id="393">393</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>);</td></tr>
<tr><th id="394">394</th><td>      <a class="local col8 ref" href="#18AFI" title='AFI' data-ref="18AFI">AFI</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::AArch64FunctionInfo::addLOHDirective' data-ref="_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE">addLOHDirective</a>(<a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAdd" title='llvm::MCLOHType::MCLOH_AdrpAdd' data-ref="llvm::MCLOHType::MCLOH_AdrpAdd">MCLOH_AdrpAdd</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>});</td></tr>
<tr><th id="395">395</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#127" title='NumADRSimpleCandidate' data-ref="NumADRSimpleCandidate">NumADRSimpleCandidate</a>;</td></tr>
<tr><th id="396">396</th><td>      <b>break</b>;</td></tr>
<tr><th id="397">397</th><td>    <b>case</b> <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdr" title='llvm::MCLOHType::MCLOH_AdrpLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdr">MCLOH_AdrpLdr</a>:</td></tr>
<tr><th id="398">398</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL22supportLoadFromLiteralRKN4llvm12MachineInstrE" title='supportLoadFromLiteral' data-use='c' data-ref="_ZL22supportLoadFromLiteralRKN4llvm12MachineInstrE">supportLoadFromLiteral</a>(*<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>)) {</td></tr>
<tr><th id="399">399</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;Adding MCLOH_AdrpLdr:\n&quot; &lt;&lt; &apos;\t&apos; &lt;&lt; MI &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI0; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding MCLOH_AdrpLdr:\n"</q></td></tr>
<tr><th id="400">400</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>);</td></tr>
<tr><th id="401">401</th><td>        <a class="local col8 ref" href="#18AFI" title='AFI' data-ref="18AFI">AFI</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::AArch64FunctionInfo::addLOHDirective' data-ref="_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE">addLOHDirective</a>(<a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdr" title='llvm::MCLOHType::MCLOH_AdrpLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdr">MCLOH_AdrpLdr</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>});</td></tr>
<tr><th id="402">402</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#126" title='NumADRPToLDR' data-ref="NumADRPToLDR">NumADRPToLDR</a>;</td></tr>
<tr><th id="403">403</th><td>      }</td></tr>
<tr><th id="404">404</th><td>      <b>break</b>;</td></tr>
<tr><th id="405">405</th><td>    <b>case</b> <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddLdr" title='llvm::MCLOHType::MCLOH_AdrpAddLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddLdr">MCLOH_AdrpAddLdr</a>:</td></tr>
<tr><th id="406">406</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;Adding MCLOH_AdrpAddLdr:\n&quot; &lt;&lt; &apos;\t&apos; &lt;&lt; MI &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI1 &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI0; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding MCLOH_AdrpAddLdr:\n"</q></td></tr>
<tr><th id="407">407</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd></td></tr>
<tr><th id="408">408</th><td>                        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>);</td></tr>
<tr><th id="409">409</th><td>      <a class="local col8 ref" href="#18AFI" title='AFI' data-ref="18AFI">AFI</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::AArch64FunctionInfo::addLOHDirective' data-ref="_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE">addLOHDirective</a>(<a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddLdr" title='llvm::MCLOHType::MCLOH_AdrpAddLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddLdr">MCLOH_AdrpAddLdr</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>});</td></tr>
<tr><th id="410">410</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#124" title='NumADDToLDR' data-ref="NumADDToLDR">NumADDToLDR</a>;</td></tr>
<tr><th id="411">411</th><td>      <b>break</b>;</td></tr>
<tr><th id="412">412</th><td>    <b>case</b> <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddStr" title='llvm::MCLOHType::MCLOH_AdrpAddStr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddStr">MCLOH_AdrpAddStr</a>:</td></tr>
<tr><th id="413">413</th><td>      <b>if</b> (<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="414">414</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;Adding MCLOH_AdrpAddStr:\n&quot; &lt;&lt; &apos;\t&apos; &lt;&lt; MI &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI1 &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI0; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding MCLOH_AdrpAddStr:\n"</q></td></tr>
<tr><th id="415">415</th><td>                          <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd></td></tr>
<tr><th id="416">416</th><td>                          <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>);</td></tr>
<tr><th id="417">417</th><td>        <a class="local col8 ref" href="#18AFI" title='AFI' data-ref="18AFI">AFI</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::AArch64FunctionInfo::addLOHDirective' data-ref="_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE">addLOHDirective</a>(<a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAddStr" title='llvm::MCLOHType::MCLOH_AdrpAddStr' data-ref="llvm::MCLOHType::MCLOH_AdrpAddStr">MCLOH_AdrpAddStr</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>});</td></tr>
<tr><th id="418">418</th><td>        <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#122" title='NumADDToSTR' data-ref="NumADDToSTR">NumADDToSTR</a>;</td></tr>
<tr><th id="419">419</th><td>      }</td></tr>
<tr><th id="420">420</th><td>      <b>break</b>;</td></tr>
<tr><th id="421">421</th><td>    <b>case</b> <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGotLdr" title='llvm::MCLOHType::MCLOH_AdrpLdrGotLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGotLdr">MCLOH_AdrpLdrGotLdr</a>:</td></tr>
<tr><th id="422">422</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;Adding MCLOH_AdrpLdrGotLdr:\n&quot; &lt;&lt; &apos;\t&apos; &lt;&lt; MI &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI1 &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI0; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding MCLOH_AdrpLdrGotLdr:\n"</q></td></tr>
<tr><th id="423">423</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd></td></tr>
<tr><th id="424">424</th><td>                        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>);</td></tr>
<tr><th id="425">425</th><td>      <a class="local col8 ref" href="#18AFI" title='AFI' data-ref="18AFI">AFI</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::AArch64FunctionInfo::addLOHDirective' data-ref="_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE">addLOHDirective</a>(<a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGotLdr" title='llvm::MCLOHType::MCLOH_AdrpLdrGotLdr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGotLdr">MCLOH_AdrpLdrGotLdr</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>});</td></tr>
<tr><th id="426">426</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#125" title='NumLDRToLDR' data-ref="NumLDRToLDR">NumLDRToLDR</a>;</td></tr>
<tr><th id="427">427</th><td>      <b>break</b>;</td></tr>
<tr><th id="428">428</th><td>    <b>case</b> <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGotStr" title='llvm::MCLOHType::MCLOH_AdrpLdrGotStr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGotStr">MCLOH_AdrpLdrGotStr</a>:</td></tr>
<tr><th id="429">429</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;Adding MCLOH_AdrpLdrGotStr:\n&quot; &lt;&lt; &apos;\t&apos; &lt;&lt; MI &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI1 &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI0; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding MCLOH_AdrpLdrGotStr:\n"</q></td></tr>
<tr><th id="430">430</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd></td></tr>
<tr><th id="431">431</th><td>                        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>);</td></tr>
<tr><th id="432">432</th><td>      <a class="local col8 ref" href="#18AFI" title='AFI' data-ref="18AFI">AFI</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::AArch64FunctionInfo::addLOHDirective' data-ref="_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE">addLOHDirective</a>(<a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGotStr" title='llvm::MCLOHType::MCLOH_AdrpLdrGotStr' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGotStr">MCLOH_AdrpLdrGotStr</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI1" title='LOHInfo::MI1' data-use='r' data-ref="LOHInfo::MI1">MI1</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>});</td></tr>
<tr><th id="433">433</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#123" title='NumLDRToSTR' data-ref="NumLDRToSTR">NumLDRToSTR</a>;</td></tr>
<tr><th id="434">434</th><td>      <b>break</b>;</td></tr>
<tr><th id="435">435</th><td>    <b>case</b> <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGot" title='llvm::MCLOHType::MCLOH_AdrpLdrGot' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGot">MCLOH_AdrpLdrGot</a>:</td></tr>
<tr><th id="436">436</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;Adding MCLOH_AdrpLdrGot:\n&quot; &lt;&lt; &apos;\t&apos; &lt;&lt; MI &lt;&lt; &apos;\t&apos; &lt;&lt; *Info.MI0; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Adding MCLOH_AdrpLdrGot:\n"</q></td></tr>
<tr><th id="437">437</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\t'</kbd> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>);</td></tr>
<tr><th id="438">438</th><td>      <a class="local col8 ref" href="#18AFI" title='AFI' data-ref="18AFI">AFI</a>.<a class="ref" href="AArch64MachineFunctionInfo.h.html#_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE" title='llvm::AArch64FunctionInfo::addLOHDirective' data-ref="_ZN4llvm19AArch64FunctionInfo15addLOHDirectiveENS_9MCLOHTypeENS_8ArrayRefIPKNS_12MachineInstrEEE">addLOHDirective</a>(<a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpLdrGot" title='llvm::MCLOHType::MCLOH_AdrpLdrGot' data-ref="llvm::MCLOHType::MCLOH_AdrpLdrGot">MCLOH_AdrpLdrGot</a>, <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{&amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::MI0" title='LOHInfo::MI0' data-use='r' data-ref="LOHInfo::MI0">MI0</a>});</td></tr>
<tr><th id="439">439</th><td>      <b>break</b>;</td></tr>
<tr><th id="440">440</th><td>    <b>case</b> <a class="enum" href="../../../include/llvm/MC/MCLinkerOptimizationHint.h.html#llvm::MCLOHType::MCLOH_AdrpAdrp" title='llvm::MCLOHType::MCLOH_AdrpAdrp' data-ref="llvm::MCLOHType::MCLOH_AdrpAdrp">MCLOH_AdrpAdrp</a>:</td></tr>
<tr><th id="441">441</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;MCLOH_AdrpAdrp not used in state machine&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp&quot;, 441)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"MCLOH_AdrpAdrp not used in state machine"</q>);</td></tr>
<tr><th id="442">442</th><td>    }</td></tr>
<tr><th id="443">443</th><td>  }</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <a class="tu ref" href="#_ZL13handleClobberR7LOHInfo" title='handleClobber' data-use='c' data-ref="_ZL13handleClobberR7LOHInfo">handleClobber</a>(<span class='refarg'><a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a></span>);</td></tr>
<tr><th id="446">446</th><td>  <a class="local col9 ref" href="#19Info" title='Info' data-ref="19Info">Info</a>.<a class="tu ref" href="#LOHInfo::LastADRP" title='LOHInfo::LastADRP' data-use='w' data-ref="LOHInfo::LastADRP">LastADRP</a> = &amp;<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>;</td></tr>
<tr><th id="447">447</th><td>}</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL20handleRegMaskClobberPKjtP7LOHInfo" title='handleRegMaskClobber' data-type='void handleRegMaskClobber(const uint32_t * RegMask, MCPhysReg Reg, LOHInfo * LOHInfos)' data-ref="_ZL20handleRegMaskClobberPKjtP7LOHInfo">handleRegMaskClobber</dfn>(<em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col0 decl" id="20RegMask" title='RegMask' data-type='const uint32_t *' data-ref="20RegMask">RegMask</dfn>, <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="21Reg" title='Reg' data-type='MCPhysReg' data-ref="21Reg">Reg</dfn>,</td></tr>
<tr><th id="450">450</th><td>                                 <a class="type" href="#LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</a> *<dfn class="local col2 decl" id="22LOHInfos" title='LOHInfos' data-type='LOHInfo *' data-ref="22LOHInfos">LOHInfos</dfn>) {</td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZN4llvm14MachineOperand15clobbersPhysRegEPKjj">clobbersPhysReg</a>(<a class="local col0 ref" href="#20RegMask" title='RegMask' data-ref="20RegMask">RegMask</a>, <a class="local col1 ref" href="#21Reg" title='Reg' data-ref="21Reg">Reg</a>))</td></tr>
<tr><th id="452">452</th><td>    <b>return</b>;</td></tr>
<tr><th id="453">453</th><td>  <em>int</em> <dfn class="local col3 decl" id="23Idx" title='Idx' data-type='int' data-ref="23Idx">Idx</dfn> = <a class="tu ref" href="#_ZL16mapRegToGPRIndext" title='mapRegToGPRIndex' data-use='c' data-ref="_ZL16mapRegToGPRIndext">mapRegToGPRIndex</a>(<a class="local col1 ref" href="#21Reg" title='Reg' data-ref="21Reg">Reg</a>);</td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (<a class="local col3 ref" href="#23Idx" title='Idx' data-ref="23Idx">Idx</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="455">455</th><td>    <a class="tu ref" href="#_ZL13handleClobberR7LOHInfo" title='handleClobber' data-use='c' data-ref="_ZL13handleClobberR7LOHInfo">handleClobber</a>(<span class='refarg'><a class="local col2 ref" href="#22LOHInfos" title='LOHInfos' data-ref="22LOHInfos">LOHInfos</a>[<a class="local col3 ref" href="#23Idx" title='Idx' data-ref="23Idx">Idx</a>]</span>);</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL16handleNormalInstRKN4llvm12MachineInstrEP7LOHInfo" title='handleNormalInst' data-type='void handleNormalInst(const llvm::MachineInstr &amp; MI, LOHInfo * LOHInfos)' data-ref="_ZL16handleNormalInstRKN4llvm12MachineInstrEP7LOHInfo">handleNormalInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="24MI">MI</dfn>, <a class="type" href="#LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</a> *<dfn class="local col5 decl" id="25LOHInfos" title='LOHInfos' data-type='LOHInfo *' data-ref="25LOHInfos">LOHInfos</dfn>) {</td></tr>
<tr><th id="459">459</th><td>  <i>// Handle defs and regmasks.</i></td></tr>
<tr><th id="460">460</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="26MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="26MO">MO</dfn> : <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="461">461</th><td>    <b>if</b> (<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="462">462</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *<dfn class="local col7 decl" id="27RegMask" title='RegMask' data-type='const uint32_t *' data-ref="27RegMask">RegMask</dfn> = <a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10getRegMaskEv" title='llvm::MachineOperand::getRegMask' data-ref="_ZNK4llvm14MachineOperand10getRegMaskEv">getRegMask</a>();</td></tr>
<tr><th id="463">463</th><td>      <b>for</b> (MCPhysReg Reg : AArch64::<span class='error' title="no member named &apos;GPR32RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR32RegClass</span>)</td></tr>
<tr><th id="464">464</th><td>        handleRegMaskClobber(RegMask, Reg, LOHInfos);</td></tr>
<tr><th id="465">465</th><td>      <b>for</b> (MCPhysReg Reg : AArch64::<span class='error' title="no member named &apos;GPR64RegClass&apos; in namespace &apos;llvm::AArch64&apos;">GPR64RegClass</span>)</td></tr>
<tr><th id="466">466</th><td>        handleRegMaskClobber(RegMask, Reg, LOHInfos);</td></tr>
<tr><th id="467">467</th><td>      <b>continue</b>;</td></tr>
<tr><th id="468">468</th><td>    }</td></tr>
<tr><th id="469">469</th><td>    <b>if</b> (!<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="470">470</th><td>      <b>continue</b>;</td></tr>
<tr><th id="471">471</th><td>    <em>int</em> <dfn class="local col8 decl" id="28Idx" title='Idx' data-type='int' data-ref="28Idx">Idx</dfn> = <a class="tu ref" href="#_ZL16mapRegToGPRIndext" title='mapRegToGPRIndex' data-use='c' data-ref="_ZL16mapRegToGPRIndext">mapRegToGPRIndex</a>(<a class="local col6 ref" href="#26MO" title='MO' data-ref="26MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="472">472</th><td>    <b>if</b> (<a class="local col8 ref" href="#28Idx" title='Idx' data-ref="28Idx">Idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="473">473</th><td>      <b>continue</b>;</td></tr>
<tr><th id="474">474</th><td>    <a class="tu ref" href="#_ZL13handleClobberR7LOHInfo" title='handleClobber' data-use='c' data-ref="_ZL13handleClobberR7LOHInfo">handleClobber</a>(<span class='refarg'><a class="local col5 ref" href="#25LOHInfos" title='LOHInfos' data-ref="25LOHInfos">LOHInfos</a>[<a class="local col8 ref" href="#28Idx" title='Idx' data-ref="28Idx">Idx</a>]</span>);</td></tr>
<tr><th id="475">475</th><td>  }</td></tr>
<tr><th id="476">476</th><td>  <i>// Handle uses.</i></td></tr>
<tr><th id="477">477</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="29MO">MO</dfn> : <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="478">478</th><td>    <b>if</b> (!<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="479">479</th><td>      <b>continue</b>;</td></tr>
<tr><th id="480">480</th><td>    <em>int</em> <dfn class="local col0 decl" id="30Idx" title='Idx' data-type='int' data-ref="30Idx">Idx</dfn> = <a class="tu ref" href="#_ZL16mapRegToGPRIndext" title='mapRegToGPRIndex' data-use='c' data-ref="_ZL16mapRegToGPRIndext">mapRegToGPRIndex</a>(<a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="481">481</th><td>    <b>if</b> (<a class="local col0 ref" href="#30Idx" title='Idx' data-ref="30Idx">Idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="482">482</th><td>      <b>continue</b>;</td></tr>
<tr><th id="483">483</th><td>    <a class="tu ref" href="#_ZL9handleUseRKN4llvm12MachineInstrERKNS_14MachineOperandER7LOHInfo" title='handleUse' data-use='c' data-ref="_ZL9handleUseRKN4llvm12MachineInstrERKNS_14MachineOperandER7LOHInfo">handleUse</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>, <a class="local col9 ref" href="#29MO" title='MO' data-ref="29MO">MO</a>, <span class='refarg'><a class="local col5 ref" href="#25LOHInfos" title='LOHInfos' data-ref="25LOHInfos">LOHInfos</a>[<a class="local col0 ref" href="#30Idx" title='Idx' data-ref="30Idx">Idx</a>]</span>);</td></tr>
<tr><th id="484">484</th><td>  }</td></tr>
<tr><th id="485">485</th><td>}</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64CollectLOH" title='(anonymous namespace)::AArch64CollectLOH' data-ref="(anonymousnamespace)::AArch64CollectLOH">AArch64CollectLOH</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_117AArch64CollectLOH20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64CollectLOH::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64CollectLOH::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117AArch64CollectLOH20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="31MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="31MF">MF</dfn>) {</td></tr>
<tr><th id="488">488</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="489">489</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-collect-loh&quot;)) { dbgs() &lt;&lt; &quot;********** AArch64 Collect LOH **********\n&quot; &lt;&lt; &quot;Looking in function &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** AArch64 Collect LOH **********\n"</q></td></tr>
<tr><th id="492">492</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Looking in function "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td>  <a class="type" href="#LOHInfo" title='LOHInfo' data-ref="LOHInfo">LOHInfo</a> <a class="tu ref fake" href="#277" title='LOHInfo::LOHInfo' data-use='c' data-ref="_ZN7LOHInfoC1Ev"></a><dfn class="local col2 decl" id="32LOHInfos" title='LOHInfos' data-type='LOHInfo [31]' data-ref="32LOHInfos">LOHInfos</dfn>[<a class="tu ref" href="#N_GPR_REGS" title='N_GPR_REGS' data-ref="N_GPR_REGS">N_GPR_REGS</a>];</td></tr>
<tr><th id="495">495</th><td>  <a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a> &amp;<dfn class="local col3 decl" id="33AFI" title='AFI' data-type='llvm::AArch64FunctionInfo &amp;' data-ref="33AFI">AFI</dfn> = *<a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="AArch64MachineFunctionInfo.h.html#llvm::AArch64FunctionInfo" title='llvm::AArch64FunctionInfo' data-ref="llvm::AArch64FunctionInfo">AArch64FunctionInfo</a>&gt;();</td></tr>
<tr><th id="496">496</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn> : <a class="local col1 ref" href="#31MF" title='MF' data-ref="31MF">MF</a>) {</td></tr>
<tr><th id="497">497</th><td>    <i>// Reset register tracking state.</i></td></tr>
<tr><th id="498">498</th><td>    <a class="ref" href="../../../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="local col2 ref" href="#32LOHInfos" title='LOHInfos' data-ref="32LOHInfos">LOHInfos</a>, <var>0</var>, <b>sizeof</b>(<a class="local col2 ref" href="#32LOHInfos" title='LOHInfos' data-ref="32LOHInfos">LOHInfos</a>));</td></tr>
<tr><th id="499">499</th><td>    <i>// Live-out registers are used.</i></td></tr>
<tr><th id="500">500</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="35Succ" title='Succ' data-type='const llvm::MachineBasicBlock *' data-ref="35Succ">Succ</dfn> : <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="501">501</th><td>      <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="36LI" title='LI' data-type='const llvm::MachineBasicBlock::RegisterMaskPair &amp;' data-ref="36LI">LI</dfn> : <a class="local col5 ref" href="#35Succ" title='Succ' data-ref="35Succ">Succ</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7liveinsEv" title='llvm::MachineBasicBlock::liveins' data-ref="_ZNK4llvm17MachineBasicBlock7liveinsEv">liveins</a>()) {</td></tr>
<tr><th id="502">502</th><td>        <em>int</em> <dfn class="local col7 decl" id="37RegIdx" title='RegIdx' data-type='int' data-ref="37RegIdx">RegIdx</dfn> = <a class="tu ref" href="#_ZL16mapRegToGPRIndext" title='mapRegToGPRIndex' data-use='c' data-ref="_ZL16mapRegToGPRIndext">mapRegToGPRIndex</a>(<a class="local col6 ref" href="#36LI" title='LI' data-ref="36LI">LI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::RegisterMaskPair::PhysReg" title='llvm::MachineBasicBlock::RegisterMaskPair::PhysReg' data-ref="llvm::MachineBasicBlock::RegisterMaskPair::PhysReg">PhysReg</a>);</td></tr>
<tr><th id="503">503</th><td>        <b>if</b> (<a class="local col7 ref" href="#37RegIdx" title='RegIdx' data-ref="37RegIdx">RegIdx</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="504">504</th><td>          <a class="local col2 ref" href="#32LOHInfos" title='LOHInfos' data-ref="32LOHInfos">LOHInfos</a>[<a class="local col7 ref" href="#37RegIdx" title='RegIdx' data-ref="37RegIdx">RegIdx</a>].<a class="tu ref" href="#LOHInfo::OneUser" title='LOHInfo::OneUser' data-use='w' data-ref="LOHInfo::OneUser">OneUser</a> = <b>true</b>;</td></tr>
<tr><th id="505">505</th><td>      }</td></tr>
<tr><th id="506">506</th><td>    }</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>    <i>// Walk the basic block backwards and update the per register state machine</i></td></tr>
<tr><th id="509">509</th><td><i>    // in the process.</i></td></tr>
<tr><th id="510">510</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="38MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="38MI">MI</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZNK4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col4 ref" href="#34MBB" title='MBB' data-ref="34MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZNK4llvm17MachineBasicBlock4rendEv">rend</a>())) {</td></tr>
<tr><th id="511">511</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="39Opcode" title='Opcode' data-type='unsigned int' data-ref="39Opcode">Opcode</dfn> = <a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="512">512</th><td>      <b>switch</b> (<a class="local col9 ref" href="#39Opcode" title='Opcode' data-ref="39Opcode">Opcode</a>) {</td></tr>
<tr><th id="513">513</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;ADDXri&apos; in namespace &apos;llvm::AArch64&apos;">ADDXri</span>:</td></tr>
<tr><th id="514">514</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;LDRXui&apos; in namespace &apos;llvm::AArch64&apos;">LDRXui</span>:</td></tr>
<tr><th id="515">515</th><td>        <b>if</b> (canDefBePartOfLOH(MI)) {</td></tr>
<tr><th id="516">516</th><td>          <em>const</em> MachineOperand &amp;Def = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="517">517</th><td>          <em>const</em> MachineOperand &amp;Op = MI.getOperand(<var>1</var>);</td></tr>
<tr><th id="518">518</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def.isReg() &amp;&amp; Def.isDef() &amp;&amp; &quot;Expected reg def&quot;) ? void (0) : __assert_fail (&quot;Def.isReg() &amp;&amp; Def.isDef() &amp;&amp; \&quot;Expected reg def\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp&quot;, 518, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Def.isReg() &amp;&amp; Def.isDef() &amp;&amp; <q>"Expected reg def"</q>);</td></tr>
<tr><th id="519">519</th><td>          <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Op.isReg() &amp;&amp; Op.isUse() &amp;&amp; &quot;Expected reg use&quot;) ? void (0) : __assert_fail (&quot;Op.isReg() &amp;&amp; Op.isUse() &amp;&amp; \&quot;Expected reg use\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64CollectLOH.cpp&quot;, 519, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Op.isReg() &amp;&amp; Op.isUse() &amp;&amp; <q>"Expected reg use"</q>);</td></tr>
<tr><th id="520">520</th><td>          <em>int</em> DefIdx = mapRegToGPRIndex(Def.getReg());</td></tr>
<tr><th id="521">521</th><td>          <em>int</em> OpIdx = mapRegToGPRIndex(Op.getReg());</td></tr>
<tr><th id="522">522</th><td>          <b>if</b> (DefIdx &gt;= <var>0</var> &amp;&amp; OpIdx &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="523">523</th><td>              handleMiddleInst(MI, LOHInfos[DefIdx], LOHInfos[OpIdx]))</td></tr>
<tr><th id="524">524</th><td>            <b>continue</b>;</td></tr>
<tr><th id="525">525</th><td>        }</td></tr>
<tr><th id="526">526</th><td>        <b>break</b>;</td></tr>
<tr><th id="527">527</th><td>      <b>case</b> AArch64::<span class='error' title="no member named &apos;ADRP&apos; in namespace &apos;llvm::AArch64&apos;">ADRP</span>:</td></tr>
<tr><th id="528">528</th><td>        <em>const</em> MachineOperand &amp;Op0 = MI.getOperand(<var>0</var>);</td></tr>
<tr><th id="529">529</th><td>        <em>int</em> <dfn class="local col0 decl" id="40Idx" title='Idx' data-type='int' data-ref="40Idx">Idx</dfn> = <a class="tu ref" href="#_ZL16mapRegToGPRIndext" title='mapRegToGPRIndex' data-use='c' data-ref="_ZL16mapRegToGPRIndext">mapRegToGPRIndex</a>(<a class="local col1 ref" href="#41Op0" title='Op0' data-ref="41Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="530">530</th><td>        <b>if</b> (<a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="531">531</th><td>          <a class="tu ref" href="#_ZL10handleADRPRKN4llvm12MachineInstrERNS_19AArch64FunctionInfoER7LOHInfo" title='handleADRP' data-use='c' data-ref="_ZL10handleADRPRKN4llvm12MachineInstrERNS_19AArch64FunctionInfoER7LOHInfo">handleADRP</a>(<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#33AFI" title='AFI' data-ref="33AFI">AFI</a></span>, <span class='refarg'><a class="local col2 ref" href="#32LOHInfos" title='LOHInfos' data-ref="32LOHInfos">LOHInfos</a>[<a class="local col0 ref" href="#40Idx" title='Idx' data-ref="40Idx">Idx</a>]</span>);</td></tr>
<tr><th id="532">532</th><td>          <b>continue</b>;</td></tr>
<tr><th id="533">533</th><td>        }</td></tr>
<tr><th id="534">534</th><td>        <b>break</b>;</td></tr>
<tr><th id="535">535</th><td>      }</td></tr>
<tr><th id="536">536</th><td>      <a class="tu ref" href="#_ZL16handleNormalInstRKN4llvm12MachineInstrEP7LOHInfo" title='handleNormalInst' data-use='c' data-ref="_ZL16handleNormalInstRKN4llvm12MachineInstrEP7LOHInfo">handleNormalInst</a>(<a class="local col8 ref" href="#38MI" title='MI' data-ref="38MI">MI</a>, <a class="local col2 ref" href="#32LOHInfos" title='LOHInfos' data-ref="32LOHInfos">LOHInfos</a>);</td></tr>
<tr><th id="537">537</th><td>    }</td></tr>
<tr><th id="538">538</th><td>  }</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i>// Return "no change": The pass only collects information.</i></td></tr>
<tr><th id="541">541</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="542">542</th><td>}</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm27createAArch64CollectLOHPassEv" title='llvm::createAArch64CollectLOHPass' data-ref="_ZN4llvm27createAArch64CollectLOHPassEv">createAArch64CollectLOHPass</dfn>() {</td></tr>
<tr><th id="545">545</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64CollectLOH" title='(anonymous namespace)::AArch64CollectLOH' data-ref="(anonymousnamespace)::AArch64CollectLOH">AArch64CollectLOH</a><a class="tu ref" href="#_ZN12_GLOBAL__N_117AArch64CollectLOHC1Ev" title='(anonymous namespace)::AArch64CollectLOH::AArch64CollectLOH' data-use='c' data-ref="_ZN12_GLOBAL__N_117AArch64CollectLOHC1Ev">(</a>);</td></tr>
<tr><th id="546">546</th><td>}</td></tr>
<tr><th id="547">547</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
