// Seed: 4281981538
module module_0 ();
  id_1(
      .id_0(id_2), .id_1(1), .id_2(id_2)
  );
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output wire id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    output wire id_6
);
  module_0();
  assign id_6 = 1;
  wire id_8;
  wire id_9;
  reg  id_10;
  wire id_11, id_12;
  wire id_13;
  initial begin
    id_10 <= 1;
  end
  wire id_14;
  wire id_15;
endmodule
