$comment
	File created using the following command:
		vcd file miflip.msim.vcd -direction
$end
$date
	Sat Sep 29 23:57:16 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module miflip_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " s0 $end
$var wire 1 # s1 $end
$var wire 1 $ s2 $end
$var wire 1 % s3 $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - clk~combout $end
$var wire 1 . clk~clkctrl_outclk $end
$var wire 1 / u1|q~0_combout $end
$var wire 1 0 u1|q~regout $end
$var wire 1 1 u2|q~0_combout $end
$var wire 1 2 u2|q~regout $end
$var wire 1 3 u3|q~0_combout $end
$var wire 1 4 u3|q~regout $end
$var wire 1 5 u4|q~0_combout $end
$var wire 1 6 u4|q~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
1/
00
01
02
03
04
05
06
$end
#500
1!
1-
1.
0&
10
11
0/
1"
#1000
0!
0-
0.
1&
#1500
1!
1-
1.
0&
12
00
1/
1#
0"
#2000
0!
0-
0.
1&
#2500
1!
1-
1.
0&
10
13
01
0/
1"
#3000
0!
0-
0.
1&
#3500
1!
1-
1.
0&
14
02
00
1/
1$
0#
0"
#4000
0!
0-
0.
1&
#4500
1!
1-
1.
0&
10
11
0/
1"
#5000
0!
0-
0.
1&
#5500
1!
1-
1.
0&
12
00
1/
1#
0"
#6000
0!
0-
0.
1&
#6500
1!
1-
1.
0&
10
15
03
01
0/
1"
#7000
0!
0-
0.
1&
#7500
1!
1-
1.
0&
16
04
02
00
1/
1%
0$
0#
0"
#8000
0!
0-
0.
1&
#8500
1!
1-
1.
0&
10
11
0/
1"
#9000
0!
0-
0.
1&
#9500
1!
1-
1.
0&
12
00
1/
1#
0"
#10000
