--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml FPGA_main.twx FPGA_main.ncd -o FPGA_main.twr FPGA_main.pcf
-ucf constraints.ucf

Design file:              FPGA_main.ncd
Physical constraint file: FPGA_main.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% 
INPUT_JITTER 1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 324 paths analyzed, 59 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point pps_status (SLICE_X21Y27.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_3 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.065ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.040 - 0.058)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_3 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y10.YQ      Tcko                  0.511   pps_status_count<2>
                                                       pps_status_count_3
    SLICE_X21Y13.F3      net (fanout=2)        0.820   pps_status_count<3>
    SLICE_X21Y13.COUT    Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X21Y27.CE      net (fanout=1)        0.725   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X21Y27.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      4.065ns (2.520ns logic, 1.545ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_7 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.040 - 0.060)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_7 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y12.YQ      Tcko                  0.511   pps_status_count<6>
                                                       pps_status_count_7
    SLICE_X21Y15.F3      net (fanout=2)        0.846   pps_status_count<7>
    SLICE_X21Y15.COUT    Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_lut<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X21Y27.CE      net (fanout=1)        0.725   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X21Y27.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (2.314ns logic, 1.571ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.885ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.040 - 0.059)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.XQ       Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X21Y13.F2      net (fanout=2)        0.637   pps_status_count<0>
    SLICE_X21Y13.COUT    Topcyf                1.011   Mcompar_pps_status_cmp_gt0000_cy<1>
                                                       Mcompar_pps_status_cmp_gt0000_lut<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<0>
                                                       Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<1>
    SLICE_X21Y14.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<3>
                                                       Mcompar_pps_status_cmp_gt0000_cy<2>
                                                       Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<3>
    SLICE_X21Y15.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<5>
                                                       Mcompar_pps_status_cmp_gt0000_cy<4>
                                                       Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<5>
    SLICE_X21Y16.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<7>
                                                       Mcompar_pps_status_cmp_gt0000_cy<6>
                                                       Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<7>
    SLICE_X21Y17.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<9>
                                                       Mcompar_pps_status_cmp_gt0000_cy<8>
                                                       Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.CIN     net (fanout=1)        0.000   Mcompar_pps_status_cmp_gt0000_cy<9>
    SLICE_X21Y18.COUT    Tbyp                  0.103   Mcompar_pps_status_cmp_gt0000_cy<11>
                                                       Mcompar_pps_status_cmp_gt0000_cy<10>
                                                       Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X21Y27.CE      net (fanout=1)        0.725   Mcompar_pps_status_cmp_gt0000_cy<11>
    SLICE_X21Y27.CLK     Tceck                 0.483   pps_status
                                                       pps_status
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (2.523ns logic, 1.362ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_23 (SLICE_X23Y20.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 11)
  Clock Path Skew:      -0.013ns (0.045 - 0.058)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y10.XQ      Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X23Y10.F1      net (fanout=2)        0.478   pps_status_count<2>
    SLICE_X23Y10.COUT    Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X23Y20.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (3.324ns logic, 0.478ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.789ns (Levels of Logic = 12)
  Clock Path Skew:      -0.014ns (0.045 - 0.059)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.XQ       Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X23Y9.F4       net (fanout=2)        0.362   pps_status_count<0>
    SLICE_X23Y9.COUT     Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X23Y10.COUT    Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X23Y20.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (3.427ns logic, 0.362ns route)
                                                       (90.4% logic, 9.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 12)
  Clock Path Skew:      -0.014ns (0.045 - 0.059)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.YQ       Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X23Y9.G2       net (fanout=2)        0.417   pps_status_count<1>
    SLICE_X23Y9.COUT     Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X23Y10.COUT    Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.COUT    Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICE_X23Y20.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<21>
    SLICE_X23Y20.CLK     Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (3.284ns logic, 0.417ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_21 (SLICE_X23Y19.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.699ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.045 - 0.058)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y10.XQ      Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICE_X23Y10.F1      net (fanout=2)        0.478   pps_status_count<2>
    SLICE_X23Y10.COUT    Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.699ns (3.221ns logic, 0.478ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.686ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.045 - 0.059)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.XQ       Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X23Y9.F4       net (fanout=2)        0.362   pps_status_count<0>
    SLICE_X23Y9.COUT     Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X23Y10.COUT    Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (3.324ns logic, 0.362ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      3.598ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.045 - 0.059)
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.YQ       Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICE_X23Y9.G2       net (fanout=2)        0.417   pps_status_count<1>
    SLICE_X23Y9.COUT     Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICE_X23Y10.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<1>
    SLICE_X23Y10.COUT    Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<3>
    SLICE_X23Y11.COUT    Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<5>
    SLICE_X23Y12.COUT    Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<7>
    SLICE_X23Y13.COUT    Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<9>
    SLICE_X23Y14.COUT    Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<11>
    SLICE_X23Y15.COUT    Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<13>
    SLICE_X23Y16.COUT    Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<15>
    SLICE_X23Y17.COUT    Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<17>
    SLICE_X23Y18.COUT    Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CIN     net (fanout=1)        0.000   Mcount_pps_status_count_cy<19>
    SLICE_X23Y19.CLK     Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      3.598ns (3.181ns logic, 0.417ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point pps_status_count_0 (SLICE_X23Y9.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_0 to pps_status_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.XQ       Tcko                  0.411   pps_status_count<0>
                                                       pps_status_count_0
    SLICE_X23Y9.F4       net (fanout=2)        0.290   pps_status_count<0>
    SLICE_X23Y9.CLK      Tckf        (-Th)    -0.696   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_xor<0>
                                                       pps_status_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_4 (SLICE_X23Y11.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_4 (FF)
  Destination:          pps_status_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_4 to pps_status_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y11.XQ      Tcko                  0.411   pps_status_count<4>
                                                       pps_status_count_4
    SLICE_X23Y11.F4      net (fanout=2)        0.290   pps_status_count<4>
    SLICE_X23Y11.CLK     Tckf        (-Th)    -0.696   pps_status_count<4>
                                                       pps_status_count<4>_rt
                                                       Mcount_pps_status_count_xor<4>
                                                       pps_status_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_16 (SLICE_X23Y17.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_16 (FF)
  Destination:          pps_status_count_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_16 to pps_status_count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.XQ      Tcko                  0.411   pps_status_count<16>
                                                       pps_status_count_16
    SLICE_X23Y17.F4      net (fanout=2)        0.290   pps_status_count<16>
    SLICE_X23Y17.CLK     Tckf        (-Th)    -0.696   pps_status_count<16>
                                                       pps_status_count<16>_rt
                                                       Mcount_pps_status_count_xor<16>
                                                       pps_status_count_16
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 6.933ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: PLL_clock_gen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% 
INPUT_JITTER 1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19228 paths analyzed, 2484 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.927ns.
--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd4 (SLICE_X0Y34.F3), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_1 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.427ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_1 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.XQ      Tcko                  0.515   serial_interface/recieve_byte<1>
                                                       serial_interface/recieve_byte_1
    SLICE_X12Y32.G1      net (fanout=4)        0.509   serial_interface/recieve_byte<1>
    SLICE_X12Y32.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y32.F4      net (fanout=1)        0.020   N151
    SLICE_X12Y32.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X0Y35.G4       net (fanout=2)        0.622   serial_interface/state_cmp_eq0010
    SLICE_X0Y35.Y        Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X0Y35.F3       net (fanout=2)        0.033   serial_interface/state_FSM_N2
    SLICE_X0Y35.X        Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X1Y34.G3       net (fanout=1)        0.048   serial_interface/state_FSM_FFd4-In136
    SLICE_X1Y34.Y        Tilo                  0.612   N320
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X1Y34.F3       net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X1Y34.X        Tilo                  0.612   N320
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X0Y34.F3       net (fanout=1)        0.020   N320
    SLICE_X0Y34.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.427ns (5.155ns logic, 1.272ns route)
                                                       (80.2% logic, 19.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_3 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.376ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_3 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.XQ      Tcko                  0.515   serial_interface/recieve_byte<3>
                                                       serial_interface/recieve_byte_3
    SLICE_X12Y32.G4      net (fanout=4)        0.458   serial_interface/recieve_byte<3>
    SLICE_X12Y32.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y32.F4      net (fanout=1)        0.020   N151
    SLICE_X12Y32.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X0Y35.G4       net (fanout=2)        0.622   serial_interface/state_cmp_eq0010
    SLICE_X0Y35.Y        Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X0Y35.F3       net (fanout=2)        0.033   serial_interface/state_FSM_N2
    SLICE_X0Y35.X        Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X1Y34.G3       net (fanout=1)        0.048   serial_interface/state_FSM_FFd4-In136
    SLICE_X1Y34.Y        Tilo                  0.612   N320
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X1Y34.F3       net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X1Y34.X        Tilo                  0.612   N320
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X0Y34.F3       net (fanout=1)        0.020   N320
    SLICE_X0Y34.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.376ns (5.155ns logic, 1.221ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_4 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.352ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_4 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y35.XQ      Tcko                  0.514   serial_interface/recieve_byte<4>
                                                       serial_interface/recieve_byte_4
    SLICE_X12Y32.G2      net (fanout=4)        0.435   serial_interface/recieve_byte<4>
    SLICE_X12Y32.Y       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICE_X12Y32.F4      net (fanout=1)        0.020   N151
    SLICE_X12Y32.X       Tilo                  0.660   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICE_X0Y35.G4       net (fanout=2)        0.622   serial_interface/state_cmp_eq0010
    SLICE_X0Y35.Y        Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICE_X0Y35.F3       net (fanout=2)        0.033   serial_interface/state_FSM_N2
    SLICE_X0Y35.X        Tilo                  0.660   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICE_X1Y34.G3       net (fanout=1)        0.048   serial_interface/state_FSM_FFd4-In136
    SLICE_X1Y34.Y        Tilo                  0.612   N320
                                                       serial_interface/state_FSM_FFd4-In179
    SLICE_X1Y34.F3       net (fanout=1)        0.020   serial_interface/state_FSM_FFd4-In179
    SLICE_X1Y34.X        Tilo                  0.612   N320
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICE_X0Y34.F3       net (fanout=1)        0.020   N320
    SLICE_X0Y34.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.352ns (5.154ns logic, 1.198ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd2 (SLICE_X0Y33.F4), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/time_out_5 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.366ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/time_out_5 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y25.YQ       Tcko                  0.567   serial_interface/time_out<5>
                                                       serial_interface/time_out_5
    SLICE_X1Y27.F1       net (fanout=2)        0.479   serial_interface/time_out<5>
    SLICE_X1Y27.COUT     Topcyf                1.011   serial_interface/state_cmp_eq0011_wg_cy<3>
                                                       serial_interface/state_cmp_eq0011_wg_lut<2>
                                                       serial_interface/state_cmp_eq0011_wg_cy<2>
                                                       serial_interface/state_cmp_eq0011_wg_cy<3>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   serial_interface/state_cmp_eq0011_wg_cy<3>
    SLICE_X1Y28.COUT     Tbyp                  0.103   serial_interface/state_cmp_eq0011
                                                       serial_interface/state_cmp_eq0011_wg_cy<4>
                                                       serial_interface/state_cmp_eq0011_wg_cy<5>
    SLICE_X0Y23.F2       net (fanout=8)        0.872   serial_interface/state_cmp_eq0011
    SLICE_X0Y23.X        Tilo                  0.660   N370
                                                       serial_interface/state_FSM_FFd2-In16_SW0
    SLICE_X0Y22.G2       net (fanout=1)        0.096   N370
    SLICE_X0Y22.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In16
    SLICE_X0Y22.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In16
    SLICE_X0Y22.X        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In55
    SLICE_X0Y33.F4       net (fanout=1)        0.462   serial_interface/state_FSM_FFd2-In55
    SLICE_X0Y33.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.366ns (4.437ns logic, 1.929ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/time_out_11 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.341ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/time_out_11 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y26.YQ       Tcko                  0.567   serial_interface/time_out<18>
                                                       serial_interface/time_out_11
    SLICE_X1Y27.F2       net (fanout=2)        0.454   serial_interface/time_out<11>
    SLICE_X1Y27.COUT     Topcyf                1.011   serial_interface/state_cmp_eq0011_wg_cy<3>
                                                       serial_interface/state_cmp_eq0011_wg_lut<2>
                                                       serial_interface/state_cmp_eq0011_wg_cy<2>
                                                       serial_interface/state_cmp_eq0011_wg_cy<3>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   serial_interface/state_cmp_eq0011_wg_cy<3>
    SLICE_X1Y28.COUT     Tbyp                  0.103   serial_interface/state_cmp_eq0011
                                                       serial_interface/state_cmp_eq0011_wg_cy<4>
                                                       serial_interface/state_cmp_eq0011_wg_cy<5>
    SLICE_X0Y23.F2       net (fanout=8)        0.872   serial_interface/state_cmp_eq0011
    SLICE_X0Y23.X        Tilo                  0.660   N370
                                                       serial_interface/state_FSM_FFd2-In16_SW0
    SLICE_X0Y22.G2       net (fanout=1)        0.096   N370
    SLICE_X0Y22.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In16
    SLICE_X0Y22.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In16
    SLICE_X0Y22.X        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In55
    SLICE_X0Y33.F4       net (fanout=1)        0.462   serial_interface/state_FSM_FFd2-In55
    SLICE_X0Y33.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (4.437ns logic, 1.904ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/time_out_4 (FF)
  Destination:          serial_interface/state_FSM_FFd2 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.341ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/time_out_4 to serial_interface/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y24.YQ       Tcko                  0.567   serial_interface/time_out<4>
                                                       serial_interface/time_out_4
    SLICE_X1Y26.F4       net (fanout=2)        0.351   serial_interface/time_out<4>
    SLICE_X1Y26.COUT     Topcyf                1.011   serial_interface/state_cmp_eq0011_wg_cy<1>
                                                       serial_interface/state_cmp_eq0011_wg_lut<0>
                                                       serial_interface/state_cmp_eq0011_wg_cy<0>
                                                       serial_interface/state_cmp_eq0011_wg_cy<1>
    SLICE_X1Y27.CIN      net (fanout=1)        0.000   serial_interface/state_cmp_eq0011_wg_cy<1>
    SLICE_X1Y27.COUT     Tbyp                  0.103   serial_interface/state_cmp_eq0011_wg_cy<3>
                                                       serial_interface/state_cmp_eq0011_wg_cy<2>
                                                       serial_interface/state_cmp_eq0011_wg_cy<3>
    SLICE_X1Y28.CIN      net (fanout=1)        0.000   serial_interface/state_cmp_eq0011_wg_cy<3>
    SLICE_X1Y28.COUT     Tbyp                  0.103   serial_interface/state_cmp_eq0011
                                                       serial_interface/state_cmp_eq0011_wg_cy<4>
                                                       serial_interface/state_cmp_eq0011_wg_cy<5>
    SLICE_X0Y23.F2       net (fanout=8)        0.872   serial_interface/state_cmp_eq0011
    SLICE_X0Y23.X        Tilo                  0.660   N370
                                                       serial_interface/state_FSM_FFd2-In16_SW0
    SLICE_X0Y22.G2       net (fanout=1)        0.096   N370
    SLICE_X0Y22.Y        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In16
    SLICE_X0Y22.F4       net (fanout=1)        0.020   serial_interface/state_FSM_FFd2-In16
    SLICE_X0Y22.X        Tilo                  0.660   serial_interface/state_FSM_FFd2-In55
                                                       serial_interface/state_FSM_FFd2-In55
    SLICE_X0Y33.F4       net (fanout=1)        0.462   serial_interface/state_FSM_FFd2-In55
    SLICE_X0Y33.CLK      Tfck                  0.776   serial_interface/state_FSM_FFd2
                                                       serial_interface/state_FSM_FFd2-In167
                                                       serial_interface/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.341ns (4.540ns logic, 1.801ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/delay_count_low_12 (SLICE_X19Y42.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/delay_count_low_14 (FF)
  Destination:          LTC_A/delay_count_low_12 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.160ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/delay_count_low_14 to LTC_A/delay_count_low_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.XQ      Tcko                  0.514   LTC_A/delay_count_low<14>
                                                       LTC_A/delay_count_low_14
    SLICE_X15Y39.F1      net (fanout=3)        1.200   LTC_A/delay_count_low<14>
    SLICE_X15Y39.COUT    Topcyf                1.011   LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_lut<2>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<2>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
    SLICE_X15Y40.CIN     net (fanout=1)        0.000   LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
    SLICE_X15Y40.COUT    Tbyp                  0.103   LTC_A/delay_count_high_cmp_eq0000
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<4>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<5>
    SLICE_X18Y42.G2      net (fanout=3)        0.820   LTC_A/delay_count_high_cmp_eq0000
    SLICE_X18Y42.Y       Tilo                  0.660   LTC_A/delay_count_low_or0000
                                                       LTC_A/delay_count_low_or00001
    SLICE_X19Y42.SR      net (fanout=12)       1.058   LTC_A/delay_count_low_or0000
    SLICE_X19Y42.CLK     Tsrck                 0.794   LTC_A/delay_count_low<12>
                                                       LTC_A/delay_count_low_12
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (3.082ns logic, 3.078ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/delay_count_low_5 (FF)
  Destination:          LTC_A/delay_count_low_12 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.021 - 0.023)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/delay_count_low_5 to LTC_A/delay_count_low_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y38.YQ      Tcko                  0.511   LTC_A/delay_count_low<4>
                                                       LTC_A/delay_count_low_5
    SLICE_X15Y39.F2      net (fanout=3)        1.189   LTC_A/delay_count_low<5>
    SLICE_X15Y39.COUT    Topcyf                1.011   LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_lut<2>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<2>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
    SLICE_X15Y40.CIN     net (fanout=1)        0.000   LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
    SLICE_X15Y40.COUT    Tbyp                  0.103   LTC_A/delay_count_high_cmp_eq0000
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<4>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<5>
    SLICE_X18Y42.G2      net (fanout=3)        0.820   LTC_A/delay_count_high_cmp_eq0000
    SLICE_X18Y42.Y       Tilo                  0.660   LTC_A/delay_count_low_or0000
                                                       LTC_A/delay_count_low_or00001
    SLICE_X19Y42.SR      net (fanout=12)       1.058   LTC_A/delay_count_low_or0000
    SLICE_X19Y42.CLK     Tsrck                 0.794   LTC_A/delay_count_low<12>
                                                       LTC_A/delay_count_low_12
    -------------------------------------------------  ---------------------------
    Total                                      6.146ns (3.079ns logic, 3.067ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/delay_count_low_13 (FF)
  Destination:          LTC_A/delay_count_low_12 (FF)
  Requirement:          6.711ns
  Data Path Delay:      6.071ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/delay_count_low_13 to LTC_A/delay_count_low_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y42.YQ      Tcko                  0.511   LTC_A/delay_count_low<12>
                                                       LTC_A/delay_count_low_13
    SLICE_X15Y39.F4      net (fanout=3)        1.114   LTC_A/delay_count_low<13>
    SLICE_X15Y39.COUT    Topcyf                1.011   LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_lut<2>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<2>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
    SLICE_X15Y40.CIN     net (fanout=1)        0.000   LTC_A/delay_count_high_cmp_eq0000_wg_cy<3>
    SLICE_X15Y40.COUT    Tbyp                  0.103   LTC_A/delay_count_high_cmp_eq0000
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<4>
                                                       LTC_A/delay_count_high_cmp_eq0000_wg_cy<5>
    SLICE_X18Y42.G2      net (fanout=3)        0.820   LTC_A/delay_count_high_cmp_eq0000
    SLICE_X18Y42.Y       Tilo                  0.660   LTC_A/delay_count_low_or0000
                                                       LTC_A/delay_count_low_or00001
    SLICE_X19Y42.SR      net (fanout=12)       1.058   LTC_A/delay_count_low_or0000
    SLICE_X19Y42.CLK     Tsrck                 0.794   LTC_A/delay_count_low<12>
                                                       LTC_A/delay_count_low_12
    -------------------------------------------------  ---------------------------
    Total                                      6.071ns (3.079ns logic, 2.992ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point LTC_b_delay_27 (SLICE_X29Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genlock_register_18_3 (FF)
  Destination:          LTC_b_delay_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.003 - 0.004)
  Source Clock:         clk_148 rising at 6.711ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genlock_register_18_3 to LTC_b_delay_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y37.XQ      Tcko                  0.412   genlock_register_18_3
                                                       genlock_register_18_3
    SLICE_X29Y38.BX      net (fanout=2)        0.335   genlock_register_18_3
    SLICE_X29Y38.CLK     Tckdi       (-Th)    -0.080   LTC_b_delay<27>
                                                       LTC_b_delay_27
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.492ns logic, 0.335ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point LTC_a_mins_1 (SLICE_X37Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genlock_register_4_1 (FF)
  Destination:          LTC_a_mins_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.003 - 0.001)
  Source Clock:         clk_148 rising at 6.711ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genlock_register_4_1 to LTC_a_mins_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.XQ      Tcko                  0.412   genlock_register_4_1
                                                       genlock_register_4_1
    SLICE_X37Y28.BX      net (fanout=2)        0.346   genlock_register_4_1
    SLICE_X37Y28.CLK     Tckdi       (-Th)    -0.080   LTC_a_mins<1>
                                                       LTC_a_mins_1
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.492ns logic, 0.346ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point LTC_b_delay_21 (SLICE_X33Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               genlock_register_17_5 (FF)
  Destination:          LTC_b_delay_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.003 - 0.001)
  Source Clock:         clk_148 rising at 6.711ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: genlock_register_17_5 to LTC_b_delay_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y42.XQ      Tcko                  0.411   genlock_register_17_5
                                                       genlock_register_17_5
    SLICE_X33Y45.BX      net (fanout=2)        0.348   genlock_register_17_5
    SLICE_X33Y45.CLK     Tckdi       (-Th)    -0.080   LTC_b_delay<21>
                                                       LTC_b_delay_21
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.491ns logic, 0.348ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.711ns
  High pulse: 3.355ns
  High pulse limit: 0.876ns (Twph)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: VCXO_pll/phase_detector/clk_ref_dec_delayed<1>/CLK
  Logical resource: VCXO_pll/phase_detector/Mshreg_clk_ref_dec_delayed_0/SRL16E/WS
  Location pin: SLICE_X16Y48.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" 
TO TIMEGRP         "multi_cycle_100" TS_clk_10 / 1000;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 649943 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  14.050ns.
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_1 (SLICE_X29Y10.F1), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99985.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.550ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.G1       net (fanout=17)       1.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.Y        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
    SLICE_X37Y9.F2       net (fanout=4)        0.850   OCXO_pll/phase_loop/Mmux_integrator_limit1011
    SLICE_X37Y9.COUT     Topcyf                1.011   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y10.F1      net (fanout=18)       2.445   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y10.CLK     Tfck                  0.728   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.550ns (7.635ns logic, 5.915ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99985.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.501ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.F1       net (fanout=17)       1.098   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X37Y16.G2      net (fanout=34)       1.667   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X37Y16.COUT    Topcyg                0.871   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<23>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y10.F1      net (fanout=18)       2.445   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y10.CLK     Tfck                  0.728   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.501ns (6.774ns logic, 6.727ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_1 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.489ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y7.G4       net (fanout=17)       1.349   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y7.Y        Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<21>
                                                       OCXO_pll/phase_loop/integrator_limit<12>1
    SLICE_X37Y7.BX       net (fanout=2)        0.395   OCXO_pll/phase_loop/integrator_limit<12>
    SLICE_X37Y7.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y10.F1      net (fanout=18)       2.445   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y10.CLK     Tfck                  0.728   dac_OCXO/shift_reg<1>
                                                       dac_OCXO/shift_reg_mux0000<1>1
                                                       dac_OCXO/shift_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (7.783ns logic, 5.706ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_11 (SLICE_X29Y11.F1), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99985.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_11 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.550ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.G1       net (fanout=17)       1.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.Y        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
    SLICE_X37Y9.F2       net (fanout=4)        0.850   OCXO_pll/phase_loop/Mmux_integrator_limit1011
    SLICE_X37Y9.COUT     Topcyf                1.011   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.F1      net (fanout=18)       2.445   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<11>
                                                       dac_OCXO/shift_reg_mux0000<11>1
                                                       dac_OCXO/shift_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     13.550ns (7.635ns logic, 5.915ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99985.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_11 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.501ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.F1       net (fanout=17)       1.098   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X37Y16.G2      net (fanout=34)       1.667   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X37Y16.COUT    Topcyg                0.871   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<23>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.F1      net (fanout=18)       2.445   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<11>
                                                       dac_OCXO/shift_reg_mux0000<11>1
                                                       dac_OCXO/shift_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     13.501ns (6.774ns logic, 6.727ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_11 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.489ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y7.G4       net (fanout=17)       1.349   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y7.Y        Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<21>
                                                       OCXO_pll/phase_loop/integrator_limit<12>1
    SLICE_X37Y7.BX       net (fanout=2)        0.395   OCXO_pll/phase_loop/integrator_limit<12>
    SLICE_X37Y7.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.F1      net (fanout=18)       2.445   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X29Y11.CLK     Tfck                  0.728   dac_OCXO/shift_reg<11>
                                                       dac_OCXO/shift_reg_mux0000<11>1
                                                       dac_OCXO/shift_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     13.489ns (7.783ns logic, 5.706ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_0 (SLICE_X26Y10.F1), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99986.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_0 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.118ns (Levels of Logic = 21)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.G1       net (fanout=17)       1.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.Y        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_1
    SLICE_X37Y9.F2       net (fanout=4)        0.850   OCXO_pll/phase_loop/Mmux_integrator_limit1011
    SLICE_X37Y9.COUT     Topcyf                1.011   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y10.F1      net (fanout=18)       1.965   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y10.CLK     Tfck                  0.776   dac_OCXO/shift_reg<0>
                                                       dac_OCXO/shift_reg_mux0000<0>1
                                                       dac_OCXO/shift_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.118ns (7.683ns logic, 5.435ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_0 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.069ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.F1       net (fanout=17)       1.098   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y5.X        Tilo                  0.660   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mmux_integrator_limit1011_3
    SLICE_X37Y16.G2      net (fanout=34)       1.667   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
    SLICE_X37Y16.COUT    Topcyg                0.871   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<23>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y10.F1      net (fanout=18)       1.965   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y10.CLK     Tfck                  0.776   dac_OCXO/shift_reg<0>
                                                       dac_OCXO/shift_reg_mux0000<0>1
                                                       dac_OCXO/shift_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.069ns (6.822ns logic, 6.247ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99986.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_0 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      13.057ns (Levels of Logic = 23)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y1.XQ       Tcko                  0.515   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICE_X38Y4.F2       net (fanout=2)        0.892   OCXO_pll/phase_loop/integrator<3>
    SLICE_X38Y4.COUT     Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICE_X38Y5.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICE_X38Y6.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICE_X38Y7.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICE_X38Y8.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICE_X38Y9.COUT     Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICE_X38Y10.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICE_X38Y11.COUT    Tbyp                  0.113   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICE_X38Y12.XB      Tcinxb                0.431   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y7.G4       net (fanout=17)       1.349   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICE_X36Y7.Y        Tilo                  0.660   OCXO_pll/phase_loop/integrator_limit<21>
                                                       OCXO_pll/phase_loop/integrator_limit<12>1
    SLICE_X37Y7.BX       net (fanout=2)        0.395   OCXO_pll/phase_loop/integrator_limit<12>
    SLICE_X37Y7.COUT     Tbxcy                 0.953   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X37Y8.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICE_X37Y8.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.CIN      net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICE_X37Y9.COUT     Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICE_X37Y10.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICE_X37Y11.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICE_X37Y12.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICE_X37Y13.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICE_X37Y14.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICE_X37Y15.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICE_X37Y16.COUT    Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.CIN     net (fanout=1)        0.000   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICE_X37Y17.Y       Tciny                 0.756   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<25>
    SLICE_X35Y14.F2      net (fanout=1)        0.625   OCXO_pll/phase_loop/out_sum<25>
    SLICE_X35Y14.COUT    Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y10.F1      net (fanout=18)       1.965   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICE_X26Y10.CLK     Tfck                  0.776   dac_OCXO/shift_reg<0>
                                                       dac_OCXO/shift_reg_mux0000<0>1
                                                       dac_OCXO/shift_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.057ns (7.831ns logic, 5.226ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" TO TIMEGRP
        "multi_cycle_100" TS_clk_10 / 1000;
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_19 (SLICE_X19Y8.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_18 (FF)
  Destination:          dac_OCXO/shift_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_18 to dac_OCXO/shift_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.YQ       Tcko                  0.409   dac_OCXO/shift_reg<19>
                                                       dac_OCXO/shift_reg_18
    SLICE_X19Y8.F4       net (fanout=1)        0.253   dac_OCXO/shift_reg<18>
    SLICE_X19Y8.CLK      Tckf        (-Th)    -0.448   dac_OCXO/shift_reg<19>
                                                       dac_OCXO/shift_reg_mux0000<19>1
                                                       dac_OCXO/shift_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.857ns logic, 0.253ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_22 (SLICE_X15Y5.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_21 (FF)
  Destination:          dac_OCXO/shift_reg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_21 to dac_OCXO/shift_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.XQ       Tcko                  0.412   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_21
    SLICE_X15Y5.G4       net (fanout=1)        0.251   dac_OCXO/shift_reg<21>
    SLICE_X15Y5.CLK      Tckg        (-Th)    -0.448   dac_OCXO/shift_reg<23>
                                                       dac_OCXO/shift_reg_mux0000<22>1
                                                       dac_OCXO/shift_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.860ns logic, 0.251ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_21 (SLICE_X14Y5.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_20 (FF)
  Destination:          dac_OCXO/shift_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_20 to dac_OCXO/shift_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.YQ       Tcko                  0.454   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_20
    SLICE_X14Y5.F4       net (fanout=1)        0.253   dac_OCXO/shift_reg<20>
    SLICE_X14Y5.CLK      Tckf        (-Th)    -0.487   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_mux0000<21>1
                                                       dac_OCXO/shift_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.941ns logic, 0.253ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" 
TO TIMEGRP         "multi_cycle_LTC" TS_clk_148 / 15;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1520 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.767ns.
--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_biphase_generator/biphase_code (SLICE_X50Y55.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    90.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.264ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.028 - 0.031)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X38Y67.G4      net (fanout=20)       1.922   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X38Y67.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X39Y67.BX      net (fanout=6)        0.465   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X39Y67.F5      Tbxf5                 0.510   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5
    SLICE_X39Y66.FXINB   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5
    SLICE_X39Y66.Y       Tif6y                 0.451   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6
    SLICE_X44Y64.G3      net (fanout=1)        0.541   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6
    SLICE_X44Y64.X       Tif5x                 1.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5_F
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5
    SLICE_X48Y64.G2      net (fanout=1)        0.586   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5
    SLICE_X48Y64.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y64.F4      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y64.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y55.CE      net (fanout=1)        0.795   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y55.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (4.935ns logic, 4.329ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    90.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.264ns (Levels of Logic = 6)
  Clock Path Skew:      -0.003ns (0.028 - 0.031)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X38Y67.G4      net (fanout=20)       1.922   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X38Y67.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X39Y66.BX      net (fanout=6)        0.465   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X39Y66.F5      Tbxf5                 0.510   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f5
    SLICE_X39Y66.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f5
    SLICE_X39Y66.Y       Tif6y                 0.451   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6
    SLICE_X44Y64.G3      net (fanout=1)        0.541   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6
    SLICE_X44Y64.X       Tif5x                 1.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5_F
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5
    SLICE_X48Y64.G2      net (fanout=1)        0.586   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5
    SLICE_X48Y64.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y64.F4      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y64.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y55.CE      net (fanout=1)        0.795   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y55.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.264ns (4.935ns logic, 4.329ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.058ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.028 - 0.031)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_5 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y66.YQ      Tcko                  0.511   LTC_B/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X38Y67.G4      net (fanout=20)       1.922   LTC_B/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X38Y67.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X38Y62.BX      net (fanout=6)        0.599   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X38Y62.F5      Tbxf5                 0.595   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICE_X38Y62.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICE_X38Y62.FX      Tinafx                0.315   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X38Y63.FXINA   net (fanout=1)        0.000   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X38Y63.Y       Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X48Y65.G3      net (fanout=1)        0.805   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X48Y65.Y       Tilo                  0.660   LTC_B/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y64.G3      net (fanout=1)        0.019   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICE_X48Y64.Y       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y64.F4      net (fanout=1)        0.020   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICE_X48Y64.X       Tilo                  0.660   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y55.CE      net (fanout=1)        0.795   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y55.CLK     Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.058ns (4.898ns logic, 4.160ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_frame_count/hour_units_3 (SLICE_X31Y57.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    91.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_1 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_units_3 (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.031ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_1 to LTC_B/LTC_frame_count/hour_units_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y58.XQ      Tcko                  0.514   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_1
    SLICE_X34Y58.G1      net (fanout=4)        0.556   LTC_B/LTC_frame_count/sec_tens<1>
    SLICE_X34Y58.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X33Y57.F1      net (fanout=4)        1.026   LTC_B/LTC_frame_count/N49
    SLICE_X33Y57.X       Tilo                  0.612   N131
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X32Y58.G1      net (fanout=1)        0.562   N131
    SLICE_X32Y58.Y       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X32Y58.F4      net (fanout=3)        0.057   LTC_B/LTC_frame_count/N9
    SLICE_X32Y58.X       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X35Y59.G4      net (fanout=4)        1.561   LTC_B/LTC_frame_count/N111
    SLICE_X35Y59.Y       Tilo                  0.612   LTC_B/LTC_frame_count/hour_units_and0000
                                                       LTC_B/LTC_frame_count/hour_units_and00001
    SLICE_X31Y57.SR      net (fanout=3)        0.757   LTC_B/LTC_frame_count/hour_units_and0000
    SLICE_X31Y57.CLK     Tsrck                 0.794   LTC_B/LTC_frame_count/hour_units<3>
                                                       LTC_B/LTC_frame_count/hour_units_3
    -------------------------------------------------  ---------------------------
    Total                                      9.031ns (4.512ns logic, 4.519ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_0 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_units_3 (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.024ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_0 to LTC_B/LTC_frame_count/hour_units_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y58.YQ      Tcko                  0.511   LTC_B/LTC_frame_count/sec_tens<1>
                                                       LTC_B/LTC_frame_count/sec_tens_0
    SLICE_X34Y58.G4      net (fanout=5)        0.552   LTC_B/LTC_frame_count/sec_tens<0>
    SLICE_X34Y58.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X33Y57.F1      net (fanout=4)        1.026   LTC_B/LTC_frame_count/N49
    SLICE_X33Y57.X       Tilo                  0.612   N131
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X32Y58.G1      net (fanout=1)        0.562   N131
    SLICE_X32Y58.Y       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X32Y58.F4      net (fanout=3)        0.057   LTC_B/LTC_frame_count/N9
    SLICE_X32Y58.X       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X35Y59.G4      net (fanout=4)        1.561   LTC_B/LTC_frame_count/N111
    SLICE_X35Y59.Y       Tilo                  0.612   LTC_B/LTC_frame_count/hour_units_and0000
                                                       LTC_B/LTC_frame_count/hour_units_and00001
    SLICE_X31Y57.SR      net (fanout=3)        0.757   LTC_B/LTC_frame_count/hour_units_and0000
    SLICE_X31Y57.CLK     Tsrck                 0.794   LTC_B/LTC_frame_count/hour_units<3>
                                                       LTC_B/LTC_frame_count/hour_units_3
    -------------------------------------------------  ---------------------------
    Total                                      9.024ns (4.509ns logic, 4.515ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_frame_count/sec_tens_2 (FF)
  Destination:          LTC_B/LTC_frame_count/hour_units_3 (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.931ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_frame_count/sec_tens_2 to LTC_B/LTC_frame_count/hour_units_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y59.XQ      Tcko                  0.515   LTC_B/LTC_frame_count/sec_tens<2>
                                                       LTC_B/LTC_frame_count/sec_tens_2
    SLICE_X34Y58.G2      net (fanout=3)        0.455   LTC_B/LTC_frame_count/sec_tens<2>
    SLICE_X34Y58.Y       Tilo                  0.660   LTC_B/LTC_frame_count/frame_units_mux0009<1>26
                                                       LTC_B/LTC_frame_count/frame_units_mux0009<1>221
    SLICE_X33Y57.F1      net (fanout=4)        1.026   LTC_B/LTC_frame_count/N49
    SLICE_X33Y57.X       Tilo                  0.612   N131
                                                       LTC_B/LTC_frame_count/hour_tens_not00021_SW0
    SLICE_X32Y58.G1      net (fanout=1)        0.562   N131
    SLICE_X32Y58.Y       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not00021
    SLICE_X32Y58.F4      net (fanout=3)        0.057   LTC_B/LTC_frame_count/N9
    SLICE_X32Y58.X       Tilo                  0.660   LTC_B/LTC_frame_count/N111
                                                       LTC_B/LTC_frame_count/hour_tens_not000221
    SLICE_X35Y59.G4      net (fanout=4)        1.561   LTC_B/LTC_frame_count/N111
    SLICE_X35Y59.Y       Tilo                  0.612   LTC_B/LTC_frame_count/hour_units_and0000
                                                       LTC_B/LTC_frame_count/hour_units_and00001
    SLICE_X31Y57.SR      net (fanout=3)        0.757   LTC_B/LTC_frame_count/hour_units_and0000
    SLICE_X31Y57.CLK     Tsrck                 0.794   LTC_B/LTC_frame_count/hour_units<3>
                                                       LTC_B/LTC_frame_count/hour_units_3
    -------------------------------------------------  ---------------------------
    Total                                      8.931ns (4.513ns logic, 4.418ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_biphase_generator/biphase_code (SLICE_X50Y42.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    91.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.021ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.XQ      Tcko                  0.514   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X50Y37.G2      net (fanout=8)        1.469   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X50Y37.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X50Y33.BX      net (fanout=6)        0.606   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X50Y33.F5      Tbxf5                 0.595   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X50Y32.FXINB   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5
    SLICE_X50Y32.FX      Tinbfx                0.315   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y33.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y33.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y41.G1      net (fanout=1)        0.795   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y41.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X51Y41.G2      net (fanout=1)        0.066   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X51Y41.Y       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X51Y41.F3      net (fanout=1)        0.305   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X51Y41.X       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y42.CE      net (fanout=1)        0.975   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y42.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.021ns (4.805ns logic, 4.216ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      9.021ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.XQ      Tcko                  0.514   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X50Y37.G2      net (fanout=8)        1.469   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X50Y37.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X50Y32.BX      net (fanout=6)        0.606   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X50Y32.F5      Tbxf5                 0.595   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICE_X50Y32.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICE_X50Y32.FX      Tinafx                0.315   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y33.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICE_X50Y33.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y41.G1      net (fanout=1)        0.795   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y41.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X51Y41.G2      net (fanout=1)        0.066   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X51Y41.Y       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X51Y41.F3      net (fanout=1)        0.305   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X51Y41.X       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y42.CE      net (fanout=1)        0.975   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y42.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      9.021ns (4.805ns logic, 4.216ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    91.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      8.785ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.001 - 0.003)
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.XQ      Tcko                  0.514   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICE_X50Y37.G2      net (fanout=8)        1.469   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICE_X50Y37.Y       Tilo                  0.660   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICE_X51Y32.BX      net (fanout=6)        0.369   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICE_X51Y32.F5      Tbxf5                 0.510   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0
    SLICE_X51Y32.FXINA   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
    SLICE_X51Y32.FX      Tinafx                0.401   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X50Y33.FXINB   net (fanout=1)        0.000   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICE_X50Y33.Y       Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y41.G1      net (fanout=1)        0.795   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICE_X50Y41.Y       Tilo                  0.660   LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X51Y41.G2      net (fanout=1)        0.066   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICE_X51Y41.Y       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X51Y41.F3      net (fanout=1)        0.305   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICE_X51Y41.X       Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICE_X50Y42.CE      net (fanout=1)        0.975   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICE_X50Y42.CLK     Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      8.785ns (4.806ns logic, 3.979ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" TO TIMEGRP
        "multi_cycle_LTC" TS_clk_148 / 15;
--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_7 (SLICE_X51Y45.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_7 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 6.711ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_7 to LTC_A/LTC_clockgenerator/ltc_bitcount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.YQ      Tcko                  0.409   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_7
    SLICE_X51Y45.G4      net (fanout=3)        0.294   LTC_A/LTC_clockgenerator/ltc_bitcount<7>
    SLICE_X51Y45.CLK     Tckg        (-Th)    -0.815   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<7>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<7>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_7
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (1.224ns logic, 0.294ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------

Paths for end point LTC_B/delay_count_high_3 (SLICE_X28Y53.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_B/delay_count_high_3 (FF)
  Destination:          LTC_B/delay_count_high_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 6.711ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_B/delay_count_high_3 to LTC_B/delay_count_high_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y53.XQ      Tcko                  0.412   LTC_B/delay_count_high<3>
                                                       LTC_B/delay_count_high_3
    SLICE_X28Y53.F4      net (fanout=2)        0.296   LTC_B/delay_count_high<3>
    SLICE_X28Y53.CLK     Tckf        (-Th)    -0.487   LTC_B/delay_count_high<3>
                                                       LTC_B/Mcount_delay_count_high_xor<3>11
                                                       LTC_B/delay_count_high_3
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.899ns logic, 0.296ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_5 (SLICE_X51Y44.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 6.711ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_clockgenerator/ltc_bitcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y44.YQ      Tcko                  0.409   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICE_X51Y44.G3      net (fanout=20)       0.319   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICE_X51Y44.CLK     Tckg        (-Th)    -0.815   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<5>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<5>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (1.224ns logic, 0.319ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP 
"PLL_clock_gen_CLKFX_BUF"         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1819 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.610ns.
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/bit_count_4 (SLICE_X17Y4.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/bit_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.069 - 0.071)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/bit_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y6.XQ       Tcko                  0.515   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X16Y4.G1       net (fanout=49)       3.556   OCXO_pll/phase_detect/update_tick
    SLICE_X16Y4.Y        Tilo                  0.660   dac_OCXO/bit_count_not0001_inv
                                                       dac_OCXO/bit_count_not00014
    SLICE_X16Y6.G1       net (fanout=2)        0.377   dac_OCXO/bit_count_not00014
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X17Y4.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X17Y4.CLK      Tsrck                 0.794   dac_OCXO/bit_count<4>
                                                       dac_OCXO/bit_count_4
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (2.629ns logic, 4.479ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/bit_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.069 - 0.071)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/bit_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y6.XQ       Tcko                  0.515   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X16Y6.G4       net (fanout=49)       3.031   OCXO_pll/phase_detect/update_tick
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X17Y4.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X17Y4.CLK      Tsrck                 0.794   dac_OCXO/bit_count<4>
                                                       dac_OCXO/bit_count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (1.969ns logic, 3.577ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_OCXO/bit_count_0 (FF)
  Destination:          dac_OCXO/bit_count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.006 - 0.007)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dac_OCXO/bit_count_0 to dac_OCXO/bit_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.XQ       Tcko                  0.514   dac_OCXO/bit_count<0>
                                                       dac_OCXO/bit_count_0
    SLICE_X16Y7.G2       net (fanout=3)        1.403   dac_OCXO/bit_count<0>
    SLICE_X16Y7.X        Tif5x                 1.000   dac_OCXO/bit_count_not000111
                                                       dac_OCXO/bit_count_not0001111
                                                       dac_OCXO/bit_count_not000111_f5
    SLICE_X16Y6.G2       net (fanout=2)        0.117   dac_OCXO/bit_count_not000111
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X17Y4.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X17Y4.CLK      Tsrck                 0.794   dac_OCXO/bit_count<4>
                                                       dac_OCXO/bit_count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (2.968ns logic, 2.066ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/bit_count_5 (SLICE_X17Y4.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/bit_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.069 - 0.071)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/bit_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y6.XQ       Tcko                  0.515   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X16Y4.G1       net (fanout=49)       3.556   OCXO_pll/phase_detect/update_tick
    SLICE_X16Y4.Y        Tilo                  0.660   dac_OCXO/bit_count_not0001_inv
                                                       dac_OCXO/bit_count_not00014
    SLICE_X16Y6.G1       net (fanout=2)        0.377   dac_OCXO/bit_count_not00014
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X17Y4.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X17Y4.CLK      Tsrck                 0.794   dac_OCXO/bit_count<4>
                                                       dac_OCXO/bit_count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (2.629ns logic, 4.479ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/bit_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.069 - 0.071)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/bit_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y6.XQ       Tcko                  0.515   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X16Y6.G4       net (fanout=49)       3.031   OCXO_pll/phase_detect/update_tick
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X17Y4.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X17Y4.CLK      Tsrck                 0.794   dac_OCXO/bit_count<4>
                                                       dac_OCXO/bit_count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (1.969ns logic, 3.577ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_OCXO/bit_count_0 (FF)
  Destination:          dac_OCXO/bit_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.006 - 0.007)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dac_OCXO/bit_count_0 to dac_OCXO/bit_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.XQ       Tcko                  0.514   dac_OCXO/bit_count<0>
                                                       dac_OCXO/bit_count_0
    SLICE_X16Y7.G2       net (fanout=3)        1.403   dac_OCXO/bit_count<0>
    SLICE_X16Y7.X        Tif5x                 1.000   dac_OCXO/bit_count_not000111
                                                       dac_OCXO/bit_count_not0001111
                                                       dac_OCXO/bit_count_not000111_f5
    SLICE_X16Y6.G2       net (fanout=2)        0.117   dac_OCXO/bit_count_not000111
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X17Y4.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X17Y4.CLK      Tsrck                 0.794   dac_OCXO/bit_count<4>
                                                       dac_OCXO/bit_count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (2.968ns logic, 2.066ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/bit_count_3 (SLICE_X16Y5.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/bit_count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.069 - 0.071)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/bit_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y6.XQ       Tcko                  0.515   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X16Y4.G1       net (fanout=49)       3.556   OCXO_pll/phase_detect/update_tick
    SLICE_X16Y4.Y        Tilo                  0.660   dac_OCXO/bit_count_not0001_inv
                                                       dac_OCXO/bit_count_not00014
    SLICE_X16Y6.G1       net (fanout=2)        0.377   dac_OCXO/bit_count_not00014
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X16Y5.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X16Y5.CLK      Tsrck                 0.794   dac_OCXO/bit_count<3>
                                                       dac_OCXO/bit_count_3
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (2.629ns logic, 4.479ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/update_tick (FF)
  Destination:          dac_OCXO/bit_count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.546ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.069 - 0.071)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/update_tick to dac_OCXO/bit_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y6.XQ       Tcko                  0.515   OCXO_pll/phase_detect/update_tick
                                                       OCXO_pll/phase_detect/update_tick
    SLICE_X16Y6.G4       net (fanout=49)       3.031   OCXO_pll/phase_detect/update_tick
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X16Y5.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X16Y5.CLK      Tsrck                 0.794   dac_OCXO/bit_count<3>
                                                       dac_OCXO/bit_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (1.969ns logic, 3.577ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dac_OCXO/bit_count_0 (FF)
  Destination:          dac_OCXO/bit_count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.034ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.006 - 0.007)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dac_OCXO/bit_count_0 to dac_OCXO/bit_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y2.XQ       Tcko                  0.514   dac_OCXO/bit_count<0>
                                                       dac_OCXO/bit_count_0
    SLICE_X16Y7.G2       net (fanout=3)        1.403   dac_OCXO/bit_count<0>
    SLICE_X16Y7.X        Tif5x                 1.000   dac_OCXO/bit_count_not000111
                                                       dac_OCXO/bit_count_not0001111
                                                       dac_OCXO/bit_count_not000111_f5
    SLICE_X16Y6.G2       net (fanout=2)        0.117   dac_OCXO/bit_count_not000111
    SLICE_X16Y6.Y        Tilo                  0.660   N237
                                                       dac_OCXO/Mcount_bit_count_val1
    SLICE_X16Y5.SR       net (fanout=2)        0.546   dac_OCXO/Mcount_bit_count_val
    SLICE_X16Y5.CLK      Tsrck                 0.794   dac_OCXO/bit_count<3>
                                                       dac_OCXO/bit_count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.034ns (2.968ns logic, 2.066ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_16 (SLICE_X48Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OCXO_pll/phase_detect/phase_counter_15 (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.915ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OCXO_pll/phase_detect/phase_counter_15 to OCXO_pll/phase_detect/phase_diff_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y7.YQ       Tcko                  0.409   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/phase_counter_15
    SLICE_X48Y9.BX       net (fanout=3)        0.390   OCXO_pll/phase_detect/phase_counter<15>
    SLICE_X48Y9.CLK      Tckdi       (-Th)    -0.116   OCXO_pll/phase_detect/phase_diff<16>
                                                       OCXO_pll/phase_detect/phase_diff_16
    -------------------------------------------------  ---------------------------
    Total                                      0.915ns (0.525ns logic, 0.390ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point pps_edge_1 (SLICE_X50Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_edge_0 (FF)
  Destination:          pps_edge_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_edge_0 to pps_edge_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.YQ      Tcko                  0.454   pps_edge<1>
                                                       pps_edge_0
    SLICE_X50Y21.BX      net (fanout=2)        0.359   pps_edge<0>
    SLICE_X50Y21.CLK     Tckdi       (-Th)    -0.116   pps_edge<1>
                                                       pps_edge_1
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.570ns logic, 0.359ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_18 (SLICE_X50Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OCXO_pll/phase_detect/phase_counter_17 (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.026 - 0.027)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OCXO_pll/phase_detect/phase_counter_17 to OCXO_pll/phase_detect/phase_diff_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y8.XQ       Tcko                  0.412   OCXO_pll/phase_detect/phase_counter<17>
                                                       OCXO_pll/phase_detect/phase_counter_17
    SLICE_X50Y11.BX      net (fanout=3)        0.410   OCXO_pll/phase_detect/phase_counter<17>
    SLICE_X50Y11.CLK     Tckdi       (-Th)    -0.116   OCXO_pll/phase_detect/phase_diff<18>
                                                       OCXO_pll/phase_detect/phase_diff_18
    -------------------------------------------------  ---------------------------
    Total                                      0.938ns (0.528ns logic, 0.410ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: kvant_pps/CLK
  Logical resource: kvant_pps/CK
  Location pin: SLICE_X50Y20.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: kvant_pps/CLK
  Logical resource: kvant_pps/CK
  Location pin: SLICE_X50Y20.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: OCXO_pll/phase_detect/phase_counter<17>/CLK
  Logical resource: OCXO_pll/phase_detect/phase_counter_17/CK
  Location pin: SLICE_X50Y8.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_10
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_10                      |    100.000ns|     20.000ns|     76.100ns|            0|            0|          324|       651762|
| TS_multi_cycle_100            | 100000.000ns|     14.050ns|          N/A|            0|            0|       649943|            0|
| TS_PLL_clock_gen_CLKFX_BUF    |     10.000ns|      7.610ns|          N/A|            0|            0|         1819|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_148
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_148                     |      6.711ns|      6.927ns|      0.651ns|            2|            0|        19228|         1520|
| TS_multi_cycle_LTC            |    100.671ns|      9.767ns|          N/A|            0|            0|         1520|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_10_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10_i       |   14.050|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    9.767|         |         |         |
clk_148_p      |    9.767|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    9.767|         |         |         |
clk_148_p      |    9.767|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 371  (Setup/Max: 371, Hold: 0)

Constraints cover 672834 paths, 0 nets, and 5612 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:  14.050ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 21 13:28:00 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 110 MB



