

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:8,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
927e9cee68bd6c988861d67a3e0d9ffd  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=hotspot.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/hotsp/HOTSP "
Parsing file _cuobjdump_complete_output_MYVaTA
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: hotspot.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: hotspot.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_iiiiffffff : hostFun 0x0x400fa0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17939_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17940_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_17941_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x128 (_1.ptx:102) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) @!%p6 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3e0 (_1.ptx:222) @%p9 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:223) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x420 (_1.ptx:235) @!%p12 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x578 (_1.ptx:291) @%p25 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6a0 (_1.ptx:333) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (_1.ptx:340) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6d0 (_1.ptx:345) @%p26 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (_1.ptx:380) cvt.s16.s8 %temp1, %rc7;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6f8 (_1.ptx:356) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (_1.ptx:371) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x758 (_1.ptx:373) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:218) mov.u32 %r11, %r159;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x780 (_1.ptx:385) @%p28 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_1.ptx:431) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_oRrPVb"
Running: cat _ptx_oRrPVb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3vxM4M
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3vxM4M --output-file  /dev/null 2> _ptx_oRrPVbinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_iiiiffffff' : regs=30, lmem=0, smem=3072, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_oRrPVb _ptx2_3vxM4M _ptx_oRrPVbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
pyramidHeight: 6
gridSize: [30, 30]
border:[6, 6]
blockGrid:[8, 8]
targetBlock:[4, 4]
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Apr 14 12:10:13 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,5,0) tid=(15,13,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 228256 (ipc=228.3) sim_rate=76085 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 12:10:15 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,0,0) tid=(15,13,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(3,2,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 471424 (ipc=314.3) sim_rate=94284 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 12:10:17 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(0,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,7,0) tid=(15,7,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 797816 (ipc=398.9) sim_rate=99727 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 12:10:20 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(7,1,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 897656 (ipc=359.1) sim_rate=89765 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 12:10:22 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1017408 (ipc=339.1) sim_rate=84784 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 12:10:24 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(4,3,0) tid=(11,15,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,3,0) tid=(15,11,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,6,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1324816 (ipc=378.5) sim_rate=88321 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 12:10:27 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(2,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(7,5,0) tid=(15,15,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1639600 (ipc=409.9) sim_rate=91088 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 12:10:30 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(7,1,0) tid=(15,9,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,5,0) tid=(15,1,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(4,6,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1884784 (ipc=418.8) sim_rate=85672 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 14 12:10:34 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(6,0,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 2047984 (ipc=409.6) sim_rate=78768 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 14 12:10:38 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(5,4,0) tid=(14,1,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,7,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2263024 (ipc=411.5) sim_rate=75434 (inst/sec) elapsed = 0:0:00:30 / Sat Apr 14 12:10:42 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,1,0) tid=(10,13,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(5,6,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2470592 (ipc=411.8) sim_rate=68627 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 12:10:48 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(6,5,0) tid=(5,12,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(5,3,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2654922 (ipc=408.4) sim_rate=60339 (inst/sec) elapsed = 0:0:00:44 / Sat Apr 14 12:10:56 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,6,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 2861349 (ipc=408.8) sim_rate=55025 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 12:11:04 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(2,4,0) tid=(9,1,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3178796 (ipc=423.8) sim_rate=51270 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 12:11:14 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,3,0) tid=(5,11,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(1,7,0) tid=(8,9,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,5,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 3487985 (ipc=436.0) sim_rate=47780 (inst/sec) elapsed = 0:0:01:13 / Sat Apr 14 12:11:25 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(6,3,0) tid=(12,10,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(3,7,0) tid=(3,1,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,1,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3741811 (ipc=440.2) sim_rate=44021 (inst/sec) elapsed = 0:0:01:25 / Sat Apr 14 12:11:37 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,4,0) tid=(5,9,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(3,4,0) tid=(8,11,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(4,4,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4041146 (ipc=449.0) sim_rate=41236 (inst/sec) elapsed = 0:0:01:38 / Sat Apr 14 12:11:50 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(5,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,2,0) tid=(12,14,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 4277383 (ipc=450.3) sim_rate=38190 (inst/sec) elapsed = 0:0:01:52 / Sat Apr 14 12:12:04 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(7,0,0) tid=(12,2,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(4,2,0) tid=(10,11,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 4499829 (ipc=450.0) sim_rate=35431 (inst/sec) elapsed = 0:0:02:07 / Sat Apr 14 12:12:19 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,1,0) tid=(8,10,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(4,1,0) tid=(9,5,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(7,0,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 4768667 (ipc=454.2) sim_rate=33115 (inst/sec) elapsed = 0:0:02:24 / Sat Apr 14 12:12:36 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(7,0,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 4996279 (ipc=454.2) sim_rate=31032 (inst/sec) elapsed = 0:0:02:41 / Sat Apr 14 12:12:53 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(3,4,0) tid=(5,10,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,2,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 5238773 (ipc=455.5) sim_rate=29104 (inst/sec) elapsed = 0:0:03:00 / Sat Apr 14 12:13:12 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(0,4,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 5447612 (ipc=454.0) sim_rate=27374 (inst/sec) elapsed = 0:0:03:19 / Sat Apr 14 12:13:31 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(5,0,0) tid=(9,2,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 5602572 (ipc=448.2) sim_rate=25466 (inst/sec) elapsed = 0:0:03:40 / Sat Apr 14 12:13:52 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,1,0) tid=(4,6,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(0,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 5839761 (ipc=449.2) sim_rate=24131 (inst/sec) elapsed = 0:0:04:02 / Sat Apr 14 12:14:14 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13101,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(13102,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13121,0), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(13122,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13130,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(13131,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13132,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(13133,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13134,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13136,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13136,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13141,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13149,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13164,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13166,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13180,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13188,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13230,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13231,0), 3 CTAs running
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(4,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,4,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6045425 (ipc=447.8) sim_rate=22899 (inst/sec) elapsed = 0:0:04:24 / Sat Apr 14 12:14:36 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13588,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13608,0), 2 CTAs running
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(0,4,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13741,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13766,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13772,0), 3 CTAs running
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(4,4,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13863,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13888,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13889,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13895,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13897,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13915,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13943,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13945,0), 2 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6318797 (ipc=451.3) sim_rate=21940 (inst/sec) elapsed = 0:0:04:48 / Sat Apr 14 12:15:00 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14041,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14044,0), 2 CTAs running
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(7,6,0) tid=(9,4,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(5,6,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6521632 (ipc=449.8) sim_rate=20835 (inst/sec) elapsed = 0:0:05:13 / Sat Apr 14 12:15:25 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(2,7,0) tid=(8,6,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 6743782 (ipc=449.6) sim_rate=19952 (inst/sec) elapsed = 0:0:05:38 / Sat Apr 14 12:15:50 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(4,5,0) tid=(8,15,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 6923279 (ipc=446.7) sim_rate=19019 (inst/sec) elapsed = 0:0:06:04 / Sat Apr 14 12:16:16 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,6,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15704,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15775,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15819,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15843,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15879,0), 1 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,4,0) tid=(4,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15936,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7120431 (ipc=445.0) sim_rate=18210 (inst/sec) elapsed = 0:0:06:31 / Sat Apr 14 12:16:43 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16010,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16026,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16059,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16076,0), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(3,7,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16278,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16372,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16403,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16487,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7261493 (ipc=440.1) sim_rate=17330 (inst/sec) elapsed = 0:0:06:59 / Sat Apr 14 12:17:11 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7383576 (ipc=434.3) sim_rate=16518 (inst/sec) elapsed = 0:0:07:27 / Sat Apr 14 12:17:39 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(5,7,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17204,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17243,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17257,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17331,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17369,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17391,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17469,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7474640 (ipc=427.1) sim_rate=15869 (inst/sec) elapsed = 0:0:07:51 / Sat Apr 14 12:18:03 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17566,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17643,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17691,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,6,0) tid=(15,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17747,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7524764 (ipc=418.0) sim_rate=15742 (inst/sec) elapsed = 0:0:07:58 / Sat Apr 14 12:18:10 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18003,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18040,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18386,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7561631 (ipc=408.7) sim_rate=15720 (inst/sec) elapsed = 0:0:08:01 / Sat Apr 14 12:18:13 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(7,7,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 7604634 (ipc=400.2) sim_rate=15712 (inst/sec) elapsed = 0:0:08:04 / Sat Apr 14 12:18:16 2018
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7641566 (ipc=391.9) sim_rate=15658 (inst/sec) elapsed = 0:0:08:08 / Sat Apr 14 12:18:20 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 7671327 (ipc=383.6) sim_rate=15623 (inst/sec) elapsed = 0:0:08:11 / Sat Apr 14 12:18:23 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(7,7,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 7688347 (ipc=375.0) sim_rate=15563 (inst/sec) elapsed = 0:0:08:14 / Sat Apr 14 12:18:26 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20824,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20854,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20861,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20904,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 2.
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 20905
gpu_sim_insn = 7699119
gpu_ipc =     368.2908
gpu_tot_sim_cycle = 20905
gpu_tot_sim_insn = 7699119
gpu_tot_ipc =     368.2908
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 6401
gpu_stall_icnt2sh    = 8366
gpu_total_sim_rate=15491
RFC_cache:
	RFC_total_cache_accesses = 433328
	RFC_total_cache_misses = 127502
	RFC_total_cache_miss_rate = 0.2942
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 186836
	L1I_total_cache_misses = 5756
	L1I_total_cache_miss_rate = 0.0308
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 142, Miss = 60, Miss_rate = 0.423, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[2]: Access = 167, Miss = 58, Miss_rate = 0.347, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[3]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[5]: Access = 168, Miss = 58, Miss_rate = 0.345, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 166, Miss = 59, Miss_rate = 0.355, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[7]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 140, Miss = 57, Miss_rate = 0.407, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[9]: Access = 146, Miss = 58, Miss_rate = 0.397, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 58, Miss_rate = 0.403, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[11]: Access = 146, Miss = 59, Miss_rate = 0.404, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[12]: Access = 138, Miss = 56, Miss_rate = 0.406, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[13]: Access = 160, Miss = 60, Miss_rate = 0.375, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 142, Miss = 56, Miss_rate = 0.394, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2231
	L1D_total_cache_misses = 866
	L1D_total_cache_miss_rate = 0.3882
	L1D_total_cache_pending_hits = 1058
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 29976
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0160
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 305902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1058
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 29496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 181080
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5756
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 671, 762, 825, 825, 762, 671, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 822, 759, 669, 579, 579, 669, 759, 822, 500, 500, 500, 500, 
gpgpu_n_tot_thrd_icount = 11177344
gpgpu_n_tot_w_icount = 349292
gpgpu_n_stall_shd_mem = 4667
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 858
gpgpu_n_mem_write_global = 239
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23328
gpgpu_n_store_insn = 900
gpgpu_n_shmem_insn = 270045
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 727332
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57570	W0_Idle:48740	W0_Scoreboard:94554	W1:0	W2:86	W3:644	W4:1573	W5:1242	W6:4724	W7:1164	W8:31150	W9:1164	W10:5150	W11:565	W12:30256	W13:565	W14:5564	W15:25	W16:33716	W17:12	W18:3266	W19:12	W20:32278	W21:12	W22:1932	W23:0	W24:33336	W25:0	W26:1932	W27:0	W28:30796	W29:0	W30:0	W31:0	W32:128128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6864 {8:858,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13080 {40:185,72:26,136:28,}
traffic_breakdown_coretomem[INST_ACC_R] = 2120 {8:265,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116688 {136:858,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1912 {8:239,}
traffic_breakdown_memtocore[INST_ACC_R] = 36040 {136:265,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 677 
averagemflatency = 345 
max_icnt2mem_latency = 377 
max_icnt2sh_latency = 20904 
mrq_lat_table:63 	7 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	277 	701 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	774 	334 	117 	56 	73 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35 	423 	342 	73 	0 	0 	0 	0 	0 	0 	172 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4563         0         0         0         0         0         0         0         0      2143      2150         0         0         0         0 
dram[1]:      1296      6960         0         0         0         0         0         0         0         0      2141      2154         0         0         0         0 
dram[2]:      1618     12810         0         0         0         0         0         0         0         0      2176      2135         0         0         0         0 
dram[3]:      3432         0         0         0         0         0         0         0         0         0      2178      2131         0         0         0         0 
dram[4]:      4213         0         0         0         0         0         0         0         0         0      2140      2138         0         0         0         0 
dram[5]:      5478         0         0         0         0         0         0         0         0         0      2146      2137         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        5785      5600    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        5532      7343    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        6986      6674    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        5574      5913    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none        7595      6520    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none        7875      5712    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       539       497         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       413       579         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       593       607         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       408       621         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       606       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       677       508         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27594 n_nop=27558 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.002029
n_activity=321 dram_eff=0.1745
bk0: 6a 27522i bk1: 4a 27571i bk2: 0a 27593i bk3: 0a 27593i bk4: 0a 27595i bk5: 0a 27595i bk6: 0a 27595i bk7: 0a 27595i bk8: 0a 27595i bk9: 0a 27595i bk10: 8a 27564i bk11: 10a 27559i bk12: 0a 27593i bk13: 0a 27593i bk14: 0a 27593i bk15: 0a 27593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000616076
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27594 n_nop=27562 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.002029
n_activity=254 dram_eff=0.2205
bk0: 4a 27574i bk1: 4a 27573i bk2: 0a 27592i bk3: 0a 27594i bk4: 0a 27594i bk5: 0a 27595i bk6: 0a 27595i bk7: 0a 27595i bk8: 0a 27595i bk9: 0a 27595i bk10: 8a 27566i bk11: 12a 27551i bk12: 0a 27593i bk13: 0a 27593i bk14: 0a 27593i bk15: 0a 27594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000616076
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27594 n_nop=27564 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.001884
n_activity=264 dram_eff=0.197
bk0: 4a 27574i bk1: 2a 27577i bk2: 0a 27593i bk3: 0a 27593i bk4: 0a 27594i bk5: 0a 27594i bk6: 0a 27595i bk7: 0a 27595i bk8: 0a 27596i bk9: 0a 27596i bk10: 8a 27565i bk11: 12a 27555i bk12: 0a 27592i bk13: 0a 27592i bk14: 0a 27593i bk15: 0a 27593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000579836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27594 n_nop=27569 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.001595
n_activity=208 dram_eff=0.2115
bk0: 4a 27573i bk1: 0a 27593i bk2: 0a 27594i bk3: 0a 27594i bk4: 0a 27594i bk5: 0a 27594i bk6: 0a 27594i bk7: 0a 27595i bk8: 0a 27596i bk9: 0a 27596i bk10: 8a 27567i bk11: 10a 27557i bk12: 0a 27592i bk13: 0a 27592i bk14: 0a 27593i bk15: 0a 27593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000579836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27594 n_nop=27567 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.00174
n_activity=197 dram_eff=0.2437
bk0: 4a 27573i bk1: 0a 27593i bk2: 0a 27593i bk3: 0a 27593i bk4: 0a 27594i bk5: 0a 27594i bk6: 0a 27594i bk7: 0a 27595i bk8: 0a 27595i bk9: 0a 27596i bk10: 12a 27553i bk11: 8a 27564i bk12: 0a 27592i bk13: 0a 27593i bk14: 0a 27594i bk15: 0a 27594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000652316
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27594 n_nop=27567 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.00174
n_activity=185 dram_eff=0.2595
bk0: 4a 27573i bk1: 0a 27593i bk2: 0a 27593i bk3: 0a 27593i bk4: 0a 27594i bk5: 0a 27594i bk6: 0a 27594i bk7: 0a 27595i bk8: 0a 27595i bk9: 0a 27596i bk10: 12a 27554i bk11: 8a 27557i bk12: 0a 27592i bk13: 0a 27593i bk14: 0a 27594i bk15: 0a 27594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000652316

========= L2 cache stats =========
L2_cache_bank[0]: Access = 126, Miss = 7, Miss_rate = 0.056, Pending_hits = 19, Reservation_fails = 512
L2_cache_bank[1]: Access = 118, Miss = 7, Miss_rate = 0.059, Pending_hits = 21, Reservation_fails = 592
L2_cache_bank[2]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 554
L2_cache_bank[3]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 21, Reservation_fails = 400
L2_cache_bank[4]: Access = 111, Miss = 6, Miss_rate = 0.054, Pending_hits = 16, Reservation_fails = 513
L2_cache_bank[5]: Access = 123, Miss = 7, Miss_rate = 0.057, Pending_hits = 21, Reservation_fails = 367
L2_cache_bank[6]: Access = 107, Miss = 6, Miss_rate = 0.056, Pending_hits = 18, Reservation_fails = 462
L2_cache_bank[7]: Access = 86, Miss = 5, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 172
L2_cache_bank[8]: Access = 155, Miss = 8, Miss_rate = 0.052, Pending_hits = 22, Reservation_fails = 555
L2_cache_bank[9]: Access = 77, Miss = 4, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 301
L2_cache_bank[10]: Access = 154, Miss = 8, Miss_rate = 0.052, Pending_hits = 19, Reservation_fails = 434
L2_cache_bank[11]: Access = 76, Miss = 4, Miss_rate = 0.053, Pending_hits = 12, Reservation_fails = 296
L2_total_cache_accesses = 1377
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0552
L2_total_cache_pending_hits = 208
L2_total_cache_reservation_fails = 5158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 239
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 198
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1545
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5899
icnt_total_pkts_simt_to_mem=1726
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.3624
	minimum = 6
	maximum = 255
Network latency average = 15.6917
	minimum = 6
	maximum = 255
Slowest packet = 608
Flit latency average = 14.4382
	minimum = 6
	maximum = 255
Slowest flit = 990
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00487922
	minimum = 0.00363549 (at node 26)
	maximum = 0.00741449 (at node 23)
Accepted packet rate average = 0.00487922
	minimum = 0.00363549 (at node 26)
	maximum = 0.00741449 (at node 23)
Injected flit rate average = 0.0135091
	minimum = 0.00511839 (at node 0)
	maximum = 0.0305669 (at node 23)
Accepted flit rate average= 0.0135091
	minimum = 0.00487922 (at node 24)
	maximum = 0.0196604 (at node 6)
Injected packet length average = 2.7687
Accepted packet length average = 2.7687
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 17 sec (497 sec)
gpgpu_simulation_rate = 15491 (inst/sec)
gpgpu_simulation_rate = 42 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,20905)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,20905)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,20905)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,20905)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(5,1,0) tid=(14,2,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(3,4,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 21405  inst.: 7898543 (ipc=398.8) sim_rate=14987 (inst/sec) elapsed = 0:0:08:47 / Sat Apr 14 12:18:59 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(4,0,0) tid=(14,8,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 21905  inst.: 8154207 (ipc=455.1) sim_rate=14587 (inst/sec) elapsed = 0:0:09:19 / Sat Apr 14 12:19:31 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,0,0) tid=(14,14,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,7,0) tid=(2,9,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(1,4,0) tid=(10,2,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,0,0) tid=(14,15,0)
GPGPU-Sim uArch: cycles simulated: 22405  inst.: 8506375 (ipc=538.2) sim_rate=14393 (inst/sec) elapsed = 0:0:09:51 / Sat Apr 14 12:20:03 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1,4,0) tid=(2,13,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,3,0) tid=(14,14,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,3,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 22905  inst.: 8898079 (ipc=599.5) sim_rate=14236 (inst/sec) elapsed = 0:0:10:25 / Sat Apr 14 12:20:37 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,0,0) tid=(13,5,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,1,0) tid=(8,14,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(5,1,0) tid=(10,13,0)
GPGPU-Sim uArch: cycles simulated: 23405  inst.: 9258328 (ipc=623.7) sim_rate=14027 (inst/sec) elapsed = 0:0:11:00 / Sat Apr 14 12:21:12 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,0,0) tid=(4,10,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(5,1,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 23905  inst.: 9532369 (ipc=611.1) sim_rate=13715 (inst/sec) elapsed = 0:0:11:35 / Sat Apr 14 12:21:47 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(2,4,0) tid=(11,4,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(3,4,0) tid=(11,8,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(6,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(1,1,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 24405  inst.: 9856467 (ipc=616.4) sim_rate=13465 (inst/sec) elapsed = 0:0:12:12 / Sat Apr 14 12:22:24 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(4,2,0) tid=(10,14,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,2,0) tid=(2,10,0)
GPGPU-Sim uArch: cycles simulated: 24905  inst.: 10170752 (ipc=617.9) sim_rate=13225 (inst/sec) elapsed = 0:0:12:49 / Sat Apr 14 12:23:01 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(6,1,0) tid=(2,8,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(7,1,0) tid=(3,12,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(3,5,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 25405  inst.: 10492330 (ipc=620.7) sim_rate=12985 (inst/sec) elapsed = 0:0:13:28 / Sat Apr 14 12:23:40 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(3,0,0) tid=(4,12,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(2,5,0) tid=(11,9,0)
GPGPU-Sim uArch: cycles simulated: 25905  inst.: 10707931 (ipc=601.8) sim_rate=12642 (inst/sec) elapsed = 0:0:14:07 / Sat Apr 14 12:24:19 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(6,5,0) tid=(2,7,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(3,1,0) tid=(7,13,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(7,0,0) tid=(11,13,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(3,2,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 26405  inst.: 10999730 (ipc=600.1) sim_rate=12401 (inst/sec) elapsed = 0:0:14:47 / Sat Apr 14 12:24:59 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(4,1,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 26905  inst.: 11231633 (ipc=588.8) sim_rate=12103 (inst/sec) elapsed = 0:0:15:28 / Sat Apr 14 12:25:40 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,4,0) tid=(5,15,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(0,1,0) tid=(6,13,0)
GPGPU-Sim uArch: cycles simulated: 27405  inst.: 11468947 (ipc=580.0) sim_rate=11811 (inst/sec) elapsed = 0:0:16:11 / Sat Apr 14 12:26:23 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,1,0) tid=(10,10,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,3,0) tid=(14,6,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(2,0,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 27905  inst.: 11692000 (ipc=570.4) sim_rate=11530 (inst/sec) elapsed = 0:0:16:54 / Sat Apr 14 12:27:06 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(2,0,0) tid=(14,11,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,7,0) tid=(9,2,0)
GPGPU-Sim uArch: cycles simulated: 28405  inst.: 11921373 (ipc=563.0) sim_rate=11257 (inst/sec) elapsed = 0:0:17:39 / Sat Apr 14 12:27:51 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(2,3,0) tid=(13,11,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,5,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 28905  inst.: 12190080 (ipc=561.4) sim_rate=11031 (inst/sec) elapsed = 0:0:18:25 / Sat Apr 14 12:28:37 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(6,4,0) tid=(11,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,5,0) tid=(7,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8339,20905), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8340,20905)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8345,20905), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8346,20905)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8358,20905), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8359,20905)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8421,20905), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8422,20905)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8427,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8457,20905), 3 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(6,5,0) tid=(13,13,0)
GPGPU-Sim uArch: cycles simulated: 29405  inst.: 12454657 (ipc=559.5) sim_rate=10820 (inst/sec) elapsed = 0:0:19:11 / Sat Apr 14 12:29:23 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8509,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8534,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8566,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8578,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8584,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8593,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8618,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8651,20905), 3 CTAs running
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,3,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8731,20905), 3 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(5,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 29905  inst.: 12710671 (ipc=556.8) sim_rate=10609 (inst/sec) elapsed = 0:0:19:58 / Sat Apr 14 12:30:10 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(5,6,0) tid=(8,12,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(3,4,0) tid=(12,14,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(7,7,0) tid=(15,4,0)
GPGPU-Sim uArch: cycles simulated: 30405  inst.: 12957686 (ipc=553.5) sim_rate=10399 (inst/sec) elapsed = 0:0:20:46 / Sat Apr 14 12:30:58 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(3,7,0) tid=(1,3,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(6,2,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 30905  inst.: 13203059 (ipc=550.4) sim_rate=10203 (inst/sec) elapsed = 0:0:21:34 / Sat Apr 14 12:31:46 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10042,20905), 2 CTAs running
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(4,6,0) tid=(0,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10071,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10096,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10131,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10166,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10183,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10191,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10224,20905), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10233,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10242,20905), 2 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10314,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10333,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10371,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10420,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10438,20905), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 31405  inst.: 13420125 (ipc=544.9) sim_rate=9992 (inst/sec) elapsed = 0:0:22:23 / Sat Apr 14 12:32:35 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(7,3,0) tid=(9,4,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(2,5,0) tid=(11,10,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(2,7,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 31905  inst.: 13670435 (ipc=542.8) sim_rate=9813 (inst/sec) elapsed = 0:0:23:13 / Sat Apr 14 12:33:25 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,5,0) tid=(9,7,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,5,0) tid=(13,14,0)
GPGPU-Sim uArch: cycles simulated: 32405  inst.: 13939052 (ipc=542.6) sim_rate=9659 (inst/sec) elapsed = 0:0:24:03 / Sat Apr 14 12:34:15 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(2,4,0) tid=(10,10,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,7,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 32905  inst.: 14152283 (ipc=537.8) sim_rate=9472 (inst/sec) elapsed = 0:0:24:54 / Sat Apr 14 12:35:06 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(2,6,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 33405  inst.: 14379775 (ipc=534.5) sim_rate=9295 (inst/sec) elapsed = 0:0:25:47 / Sat Apr 14 12:35:59 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(7,3,0) tid=(8,9,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,6,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 33905  inst.: 14577989 (ipc=529.1) sim_rate=9111 (inst/sec) elapsed = 0:0:26:40 / Sat Apr 14 12:36:52 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(0,7,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13072,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13139,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13177,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13182,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13252,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13270,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13281,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13284,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13315,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13342,20905), 1 CTAs running
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(0,7,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13415,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13487,20905), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 34405  inst.: 14735862 (ipc=521.2) sim_rate=8909 (inst/sec) elapsed = 0:0:27:34 / Sat Apr 14 12:37:46 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13574,20905), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13585,20905), 2 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,7,0) tid=(10,14,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13644,20905), 2 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(7,7,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 34905  inst.: 14894116 (ipc=513.9) sim_rate=8715 (inst/sec) elapsed = 0:0:28:29 / Sat Apr 14 12:38:41 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 35405  inst.: 15047981 (ipc=506.8) sim_rate=8530 (inst/sec) elapsed = 0:0:29:24 / Sat Apr 14 12:39:36 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,5,0) tid=(4,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14979,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14999,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 35905  inst.: 15154414 (ipc=497.0) sim_rate=8326 (inst/sec) elapsed = 0:0:30:20 / Sat Apr 14 12:40:32 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15044,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(4,7,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15099,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15186,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15202,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15209,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15231,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15349,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15461,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15484,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 36405  inst.: 15226392 (ipc=485.6) sim_rate=8221 (inst/sec) elapsed = 0:0:30:52 / Sat Apr 14 12:41:04 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(6,7,0) tid=(9,14,0)
GPGPU-Sim uArch: cycles simulated: 36905  inst.: 15271566 (ipc=473.3) sim_rate=8175 (inst/sec) elapsed = 0:0:31:08 / Sat Apr 14 12:41:20 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16212,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16359,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16430,20905), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16460,20905), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37405  inst.: 15309505 (ipc=461.2) sim_rate=8130 (inst/sec) elapsed = 0:0:31:23 / Sat Apr 14 12:41:35 2018
GPGPU-Sim uArch: cycles simulated: 37905  inst.: 15346212 (ipc=449.8) sim_rate=8081 (inst/sec) elapsed = 0:0:31:39 / Sat Apr 14 12:41:51 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(5,7,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 38405  inst.: 15377390 (ipc=438.8) sim_rate=8029 (inst/sec) elapsed = 0:0:31:55 / Sat Apr 14 12:42:07 2018
GPGPU-Sim uArch: cycles simulated: 38905  inst.: 15395110 (ipc=427.6) sim_rate=7976 (inst/sec) elapsed = 0:0:32:10 / Sat Apr 14 12:42:22 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18113,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18174,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18239,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18381,20905), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 0.
Destroy streams for kernel 2: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 18382
gpu_sim_insn = 7699119
gpu_ipc =     418.8401
gpu_tot_sim_cycle = 39287
gpu_tot_sim_insn = 15398238
gpu_tot_ipc =     391.9423
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 6402
gpu_stall_icnt2sh    = 8423
gpu_total_sim_rate=7953
RFC_cache:
	RFC_total_cache_accesses = 866656
	RFC_total_cache_misses = 255076
	RFC_total_cache_miss_rate = 0.2943
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 373672
	L1I_total_cache_misses = 6661
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 307, Miss = 72, Miss_rate = 0.235, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[1]: Access = 312, Miss = 75, Miss_rate = 0.240, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[2]: Access = 309, Miss = 75, Miss_rate = 0.243, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[3]: Access = 310, Miss = 74, Miss_rate = 0.239, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[4]: Access = 286, Miss = 73, Miss_rate = 0.255, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[5]: Access = 310, Miss = 76, Miss_rate = 0.245, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[6]: Access = 306, Miss = 76, Miss_rate = 0.248, Pending_hits = 81, Reservation_fails = 0
	L1D_cache_core[7]: Access = 288, Miss = 74, Miss_rate = 0.257, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[8]: Access = 284, Miss = 74, Miss_rate = 0.261, Pending_hits = 73, Reservation_fails = 0
	L1D_cache_core[9]: Access = 292, Miss = 75, Miss_rate = 0.257, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[10]: Access = 282, Miss = 74, Miss_rate = 0.262, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[11]: Access = 286, Miss = 75, Miss_rate = 0.262, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 73, Miss_rate = 0.242, Pending_hits = 80, Reservation_fails = 0
	L1D_cache_core[14]: Access = 308, Miss = 74, Miss_rate = 0.240, Pending_hits = 75, Reservation_fails = 0
	L1D_total_cache_accesses = 4462
	L1D_total_cache_misses = 1110
	L1D_total_cache_miss_rate = 0.2488
	L1D_total_cache_pending_hits = 1170
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 59952
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 613299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 256171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 463
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 367011
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6661
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1579, 1842, 2024, 2473, 2148, 2022, 1841, 1658, 1158, 1340, 1522, 1649, 1649, 1522, 1340, 1158, 1158, 1340, 1522, 1650, 1650, 1522, 1340, 1158, 1158, 1340, 1521, 1647, 1325, 1262, 1171, 1079, 
gpgpu_n_tot_thrd_icount = 22354688
gpgpu_n_tot_w_icount = 698584
gpgpu_n_stall_shd_mem = 5914
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1095
gpgpu_n_mem_write_global = 478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 46656
gpgpu_n_store_insn = 1800
gpgpu_n_shmem_insn = 540090
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1454664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2494
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101351	W0_Idle:65488	W0_Scoreboard:165063	W1:0	W2:172	W3:1288	W4:3146	W5:2484	W6:9448	W7:2328	W8:62300	W9:2328	W10:10300	W11:1130	W12:60512	W13:1130	W14:11128	W15:50	W16:67432	W17:24	W18:6532	W19:24	W20:64556	W21:24	W22:3864	W23:0	W24:66672	W25:0	W26:3864	W27:0	W28:61592	W29:0	W30:0	W31:0	W32:256256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8760 {8:1095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26160 {40:370,72:52,136:56,}
traffic_breakdown_coretomem[INST_ACC_R] = 2832 {8:354,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148920 {136:1095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3824 {8:478,}
traffic_breakdown_memtocore[INST_ACC_R] = 48144 {136:354,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 677 
averagemflatency = 285 
max_icnt2mem_latency = 377 
max_icnt2sh_latency = 39286 
mrq_lat_table:63 	7 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	753 	701 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1283 	387 	120 	56 	73 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	187 	508 	342 	73 	0 	0 	0 	0 	0 	0 	172 	187 	119 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4563         0         0         0         0         0         0         0         0      2143      2150         0         0         0         0 
dram[1]:      1296      6960         0         0         0         0         0         0         0         0      2141      2154         0         0         0         0 
dram[2]:      1618     12810         0         0         0         0         0         0         0         0      2176      2135         0         0         0         0 
dram[3]:      3432         0         0         0         0         0         0         0         0         0      2178      2131         0         0         0         0 
dram[4]:      4213         0         0         0         0         0         0         0         0         0      2140      2138         0         0         0         0 
dram[5]:      5478         0         0         0         0         0         0         0         0         0      2146      2137         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        6987      6727    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        6756      8159    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        8193      7477    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        6796      7003    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none        9207      7710    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none        9501      6867    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       539       497         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       413       579         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       593       607         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       408       621         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       606       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       677       508         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51857 n_nop=51821 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.00108
n_activity=321 dram_eff=0.1745
bk0: 6a 51785i bk1: 4a 51834i bk2: 0a 51856i bk3: 0a 51856i bk4: 0a 51858i bk5: 0a 51858i bk6: 0a 51858i bk7: 0a 51858i bk8: 0a 51858i bk9: 0a 51858i bk10: 8a 51827i bk11: 10a 51822i bk12: 0a 51856i bk13: 0a 51856i bk14: 0a 51856i bk15: 0a 51856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000327825
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51857 n_nop=51825 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.00108
n_activity=254 dram_eff=0.2205
bk0: 4a 51837i bk1: 4a 51836i bk2: 0a 51855i bk3: 0a 51857i bk4: 0a 51857i bk5: 0a 51858i bk6: 0a 51858i bk7: 0a 51858i bk8: 0a 51858i bk9: 0a 51858i bk10: 8a 51829i bk11: 12a 51814i bk12: 0a 51856i bk13: 0a 51856i bk14: 0a 51856i bk15: 0a 51857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000327825
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51857 n_nop=51827 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.001003
n_activity=264 dram_eff=0.197
bk0: 4a 51837i bk1: 2a 51840i bk2: 0a 51856i bk3: 0a 51856i bk4: 0a 51857i bk5: 0a 51857i bk6: 0a 51858i bk7: 0a 51858i bk8: 0a 51859i bk9: 0a 51859i bk10: 8a 51828i bk11: 12a 51818i bk12: 0a 51855i bk13: 0a 51855i bk14: 0a 51856i bk15: 0a 51856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000308541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51857 n_nop=51832 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0008485
n_activity=208 dram_eff=0.2115
bk0: 4a 51836i bk1: 0a 51856i bk2: 0a 51857i bk3: 0a 51857i bk4: 0a 51857i bk5: 0a 51857i bk6: 0a 51857i bk7: 0a 51858i bk8: 0a 51859i bk9: 0a 51859i bk10: 8a 51830i bk11: 10a 51820i bk12: 0a 51855i bk13: 0a 51855i bk14: 0a 51856i bk15: 0a 51856i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000308541
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51857 n_nop=51830 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009256
n_activity=197 dram_eff=0.2437
bk0: 4a 51836i bk1: 0a 51856i bk2: 0a 51856i bk3: 0a 51856i bk4: 0a 51857i bk5: 0a 51857i bk6: 0a 51857i bk7: 0a 51858i bk8: 0a 51858i bk9: 0a 51859i bk10: 12a 51816i bk11: 8a 51827i bk12: 0a 51855i bk13: 0a 51856i bk14: 0a 51857i bk15: 0a 51857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000347108
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=51857 n_nop=51830 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0009256
n_activity=185 dram_eff=0.2595
bk0: 4a 51836i bk1: 0a 51856i bk2: 0a 51856i bk3: 0a 51856i bk4: 0a 51857i bk5: 0a 51857i bk6: 0a 51857i bk7: 0a 51858i bk8: 0a 51858i bk9: 0a 51859i bk10: 12a 51817i bk11: 8a 51820i bk12: 0a 51855i bk13: 0a 51856i bk14: 0a 51857i bk15: 0a 51857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000347108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180, Miss = 7, Miss_rate = 0.039, Pending_hits = 19, Reservation_fails = 512
L2_cache_bank[1]: Access = 172, Miss = 7, Miss_rate = 0.041, Pending_hits = 21, Reservation_fails = 592
L2_cache_bank[2]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 554
L2_cache_bank[3]: Access = 171, Miss = 8, Miss_rate = 0.047, Pending_hits = 21, Reservation_fails = 400
L2_cache_bank[4]: Access = 161, Miss = 6, Miss_rate = 0.037, Pending_hits = 16, Reservation_fails = 513
L2_cache_bank[5]: Access = 176, Miss = 7, Miss_rate = 0.040, Pending_hits = 21, Reservation_fails = 367
L2_cache_bank[6]: Access = 141, Miss = 6, Miss_rate = 0.043, Pending_hits = 18, Reservation_fails = 462
L2_cache_bank[7]: Access = 124, Miss = 5, Miss_rate = 0.040, Pending_hits = 11, Reservation_fails = 172
L2_cache_bank[8]: Access = 237, Miss = 8, Miss_rate = 0.034, Pending_hits = 22, Reservation_fails = 555
L2_cache_bank[9]: Access = 110, Miss = 4, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 301
L2_cache_bank[10]: Access = 221, Miss = 8, Miss_rate = 0.036, Pending_hits = 19, Reservation_fails = 434
L2_cache_bank[11]: Access = 108, Miss = 4, Miss_rate = 0.037, Pending_hits = 12, Reservation_fails = 296
L2_total_cache_accesses = 1942
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0391
L2_total_cache_pending_hits = 208
L2_total_cache_reservation_fails = 5158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 478
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 287
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1545
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7768
icnt_total_pkts_simt_to_mem=2640
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02566
	minimum = 6
	maximum = 34
Network latency average = 8.55575
	minimum = 6
	maximum = 34
Slowest packet = 2760
Flit latency average = 7.35717
	minimum = 6
	maximum = 34
Slowest flit = 7631
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00227678
	minimum = 0.00174083 (at node 13)
	maximum = 0.00446089 (at node 23)
Accepted packet rate average = 0.00227678
	minimum = 0.00174083 (at node 13)
	maximum = 0.00446089 (at node 23)
Injected flit rate average = 0.00560734
	minimum = 0.00277445 (at node 13)
	maximum = 0.0149059 (at node 23)
Accepted flit rate average= 0.00560734
	minimum = 0.00304646 (at node 18)
	maximum = 0.00799695 (at node 0)
Injected packet length average = 2.46283
Accepted packet length average = 2.46283
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 16 sec (1936 sec)
gpgpu_simulation_rate = 7953 (inst/sec)
gpgpu_simulation_rate = 20 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,39287)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,39287)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,39287)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,39287)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,1,0) tid=(13,3,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,4,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 39787  inst.: 15597374 (ipc=398.3) sim_rate=7826 (inst/sec) elapsed = 0:0:33:13 / Sat Apr 14 12:43:25 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(5,2,0) tid=(13,1,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(4,0,0) tid=(5,12,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,1,0) tid=(1,14,0)
GPGPU-Sim uArch: cycles simulated: 40287  inst.: 15850930 (ipc=452.7) sim_rate=7724 (inst/sec) elapsed = 0:0:34:12 / Sat Apr 14 12:44:24 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,4,0) tid=(9,12,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(4,0,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 40787  inst.: 16203370 (ipc=536.8) sim_rate=7675 (inst/sec) elapsed = 0:0:35:11 / Sat Apr 14 12:45:23 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(2,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(3,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,0,0) tid=(13,12,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(7,2,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 41287  inst.: 16596118 (ipc=598.9) sim_rate=7640 (inst/sec) elapsed = 0:0:36:12 / Sat Apr 14 12:46:24 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(4,1,0) tid=(14,8,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(2,1,0) tid=(14,2,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,0,0) tid=(2,14,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(7,1,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 41787  inst.: 16957499 (ipc=623.7) sim_rate=7594 (inst/sec) elapsed = 0:0:37:13 / Sat Apr 14 12:47:25 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(5,2,0) tid=(8,3,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,2,0) tid=(1,2,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 42287  inst.: 17228203 (ipc=610.0) sim_rate=7503 (inst/sec) elapsed = 0:0:38:16 / Sat Apr 14 12:48:28 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(2,0,0) tid=(10,5,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(6,3,0) tid=(3,4,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(4,4,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 42787  inst.: 17552879 (ipc=615.6) sim_rate=7440 (inst/sec) elapsed = 0:0:39:19 / Sat Apr 14 12:49:31 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(6,5,0) tid=(13,2,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(6,1,0) tid=(10,8,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(6,0,0) tid=(12,8,0)
GPGPU-Sim uArch: cycles simulated: 43287  inst.: 17862679 (ipc=616.1) sim_rate=7369 (inst/sec) elapsed = 0:0:40:24 / Sat Apr 14 12:50:36 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(3,2,0) tid=(14,4,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(2,0,0) tid=(13,11,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(3,1,0) tid=(7,11,0)
GPGPU-Sim uArch: cycles simulated: 43787  inst.: 18184876 (ipc=619.3) sim_rate=7306 (inst/sec) elapsed = 0:0:41:29 / Sat Apr 14 12:51:41 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(4,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1,2,0) tid=(11,13,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(5,4,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 44287  inst.: 18401648 (ipc=600.7) sim_rate=7202 (inst/sec) elapsed = 0:0:42:35 / Sat Apr 14 12:52:47 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(3,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1,2,0) tid=(8,14,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,1,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 44787  inst.: 18694705 (ipc=599.4) sim_rate=7127 (inst/sec) elapsed = 0:0:43:43 / Sat Apr 14 12:53:55 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2,3,0) tid=(14,6,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(5,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 45287  inst.: 18929851 (ipc=588.6) sim_rate=7034 (inst/sec) elapsed = 0:0:44:51 / Sat Apr 14 12:55:03 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(3,6,0) tid=(9,6,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(6,1,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 45787  inst.: 19161764 (ipc=579.0) sim_rate=6942 (inst/sec) elapsed = 0:0:46:00 / Sat Apr 14 12:56:12 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(3,2,0) tid=(7,11,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(0,1,0) tid=(6,12,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 46287  inst.: 19387654 (ipc=569.9) sim_rate=6850 (inst/sec) elapsed = 0:0:47:10 / Sat Apr 14 12:57:22 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1,0,0) tid=(9,12,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,3,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 46787  inst.: 19607561 (ipc=561.2) sim_rate=6761 (inst/sec) elapsed = 0:0:48:20 / Sat Apr 14 12:58:32 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,6,0) tid=(13,4,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(5,3,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 47287  inst.: 19877518 (ipc=559.9) sim_rate=6688 (inst/sec) elapsed = 0:0:49:32 / Sat Apr 14 12:59:44 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(7,1,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8240,39287), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(8241,39287)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,2,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8321,39287), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8322,39287)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8323,39287), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8324,39287)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8354,39287), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(8355,39287)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8381,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8391,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8400,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8400,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8439,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8446,39287), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(2,3,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 47787  inst.: 20142082 (ipc=558.1) sim_rate=6614 (inst/sec) elapsed = 0:0:50:45 / Sat Apr 14 13:00:57 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8511,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8602,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8650,39287), 3 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(3,7,0) tid=(8,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8698,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8805,39287), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(7,5,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 48287  inst.: 20415397 (ipc=557.5) sim_rate=6547 (inst/sec) elapsed = 0:0:51:58 / Sat Apr 14 13:02:10 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(6,4,0) tid=(9,12,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(0,5,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 48787  inst.: 20655944 (ipc=553.4) sim_rate=6471 (inst/sec) elapsed = 0:0:53:12 / Sat Apr 14 13:03:24 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(0,6,0) tid=(2,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9991,39287), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 49287  inst.: 20898770 (ipc=550.1) sim_rate=6394 (inst/sec) elapsed = 0:0:54:28 / Sat Apr 14 13:04:40 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10012,39287), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10065,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10068,39287), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10087,39287), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10116,39287), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10143,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10164,39287), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10225,39287), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10241,39287), 2 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(5,4,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10287,39287), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10291,39287), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10354,39287), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10427,39287), 2 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(5,6,0) tid=(10,15,0)
GPGPU-Sim uArch: cycles simulated: 49787  inst.: 21110846 (ipc=544.1) sim_rate=6314 (inst/sec) elapsed = 0:0:55:43 / Sat Apr 14 13:05:55 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(4,6,0) tid=(11,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10738,39287), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 50287  inst.: 21366469 (ipc=542.6) sim_rate=6247 (inst/sec) elapsed = 0:0:57:00 / Sat Apr 14 13:07:12 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(2,7,0) tid=(12,12,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(4,7,0) tid=(7,5,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(7,3,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 50787  inst.: 21622826 (ipc=541.3) sim_rate=6181 (inst/sec) elapsed = 0:0:58:18 / Sat Apr 14 13:08:30 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(7,7,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 51287  inst.: 21847307 (ipc=537.4) sim_rate=6109 (inst/sec) elapsed = 0:0:59:36 / Sat Apr 14 13:09:48 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(3,5,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 51787  inst.: 22071455 (ipc=533.9) sim_rate=6037 (inst/sec) elapsed = 0:1:00:56 / Sat Apr 14 13:11:08 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1,5,0) tid=(9,13,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(3,7,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12972,39287), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 52287  inst.: 22258942 (ipc=527.7) sim_rate=5956 (inst/sec) elapsed = 0:1:02:17 / Sat Apr 14 13:12:29 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(3,7,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13073,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13090,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13091,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13119,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13299,39287), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13360,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13410,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13426,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13428,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13429,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13488,39287), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 52787  inst.: 22429109 (ipc=520.8) sim_rate=5873 (inst/sec) elapsed = 0:1:03:39 / Sat Apr 14 13:13:51 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13568,39287), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13587,39287), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(6,6,0) tid=(1,9,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(0,6,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13939,39287), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 53287  inst.: 22582981 (ipc=513.2) sim_rate=5784 (inst/sec) elapsed = 0:1:05:04 / Sat Apr 14 13:15:16 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,7,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 53787  inst.: 22733500 (ipc=505.9) sim_rate=5699 (inst/sec) elapsed = 0:1:06:29 / Sat Apr 14 13:16:41 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(6,5,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 54287  inst.: 22849252 (ipc=496.7) sim_rate=5609 (inst/sec) elapsed = 0:1:07:53 / Sat Apr 14 13:18:05 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(5,7,0) tid=(15,11,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15072,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15087,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15089,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15157,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15164,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15183,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15192,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15439,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15458,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15476,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15487,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 54787  inst.: 22919194 (ipc=485.2) sim_rate=5552 (inst/sec) elapsed = 0:1:08:48 / Sat Apr 14 13:19:00 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(5,7,0) tid=(6,12,0)
GPGPU-Sim uArch: cycles simulated: 55287  inst.: 22968456 (ipc=473.1) sim_rate=5533 (inst/sec) elapsed = 0:1:09:11 / Sat Apr 14 13:19:23 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16123,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16125,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16451,39287), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (16480,39287), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55787  inst.: 23004976 (ipc=461.0) sim_rate=5510 (inst/sec) elapsed = 0:1:09:35 / Sat Apr 14 13:19:47 2018
GPGPU-Sim uArch: cycles simulated: 56287  inst.: 23039162 (ipc=449.5) sim_rate=5486 (inst/sec) elapsed = 0:1:09:59 / Sat Apr 14 13:20:11 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(4,7,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 56787  inst.: 23072203 (ipc=438.5) sim_rate=5463 (inst/sec) elapsed = 0:1:10:23 / Sat Apr 14 13:20:35 2018
GPGPU-Sim uArch: cycles simulated: 57287  inst.: 23093181 (ipc=427.5) sim_rate=5437 (inst/sec) elapsed = 0:1:10:47 / Sat Apr 14 13:20:59 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18125,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18149,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18247,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 57787  inst.: 23097309 (ipc=416.2) sim_rate=5425 (inst/sec) elapsed = 0:1:10:57 / Sat Apr 14 13:21:09 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18657,39287), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 3 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 13.
Destroy streams for kernel 3: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 18658
gpu_sim_insn = 7699119
gpu_ipc =     412.6444
gpu_tot_sim_cycle = 57945
gpu_tot_sim_insn = 23097357
gpu_tot_ipc =     398.6083
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 6403
gpu_stall_icnt2sh    = 8578
gpu_total_sim_rate=5424
RFC_cache:
	RFC_total_cache_accesses = 1299984
	RFC_total_cache_misses = 382578
	RFC_total_cache_miss_rate = 0.2943
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 560508
	L1I_total_cache_misses = 7588
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 445, Miss = 88, Miss_rate = 0.198, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[1]: Access = 452, Miss = 93, Miss_rate = 0.206, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[2]: Access = 451, Miss = 91, Miss_rate = 0.202, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[3]: Access = 452, Miss = 91, Miss_rate = 0.201, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[4]: Access = 428, Miss = 92, Miss_rate = 0.215, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[5]: Access = 477, Miss = 92, Miss_rate = 0.193, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[6]: Access = 452, Miss = 93, Miss_rate = 0.206, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[7]: Access = 430, Miss = 90, Miss_rate = 0.209, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[8]: Access = 450, Miss = 90, Miss_rate = 0.200, Pending_hits = 78, Reservation_fails = 0
	L1D_cache_core[9]: Access = 460, Miss = 91, Miss_rate = 0.198, Pending_hits = 82, Reservation_fails = 0
	L1D_cache_core[10]: Access = 424, Miss = 88, Miss_rate = 0.208, Pending_hits = 87, Reservation_fails = 0
	L1D_cache_core[11]: Access = 426, Miss = 89, Miss_rate = 0.209, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[12]: Access = 426, Miss = 86, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 0
	L1D_cache_core[13]: Access = 466, Miss = 88, Miss_rate = 0.189, Pending_hits = 85, Reservation_fails = 0
	L1D_cache_core[14]: Access = 454, Miss = 91, Miss_rate = 0.200, Pending_hits = 82, Reservation_fails = 0
	L1D_total_cache_accesses = 6693
	L1D_total_cache_misses = 1353
	L1D_total_cache_miss_rate = 0.2022
	L1D_total_cache_pending_hits = 1257
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 89928
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0053
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 920794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1257
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 383909
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 89448
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 695
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 22
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 552920
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7588
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2079, 2511, 2783, 3295, 2970, 2781, 2510, 2237, 1737, 2009, 2281, 2471, 2471, 2281, 2009, 1737, 1737, 2010, 2282, 2473, 2473, 2282, 2010, 1737, 1737, 2011, 2284, 2474, 1825, 1762, 1671, 1579, 
gpgpu_n_tot_thrd_icount = 33532032
gpgpu_n_tot_w_icount = 1047876
gpgpu_n_stall_shd_mem = 7161
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1331
gpgpu_n_mem_write_global = 717
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69984
gpgpu_n_store_insn = 2700
gpgpu_n_shmem_insn = 810135
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2181996
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3741
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145162	W0_Idle:82296	W0_Scoreboard:237146	W1:0	W2:258	W3:1932	W4:4719	W5:3726	W6:14172	W7:3492	W8:93450	W9:3492	W10:15450	W11:1695	W12:90768	W13:1695	W14:16692	W15:75	W16:101148	W17:36	W18:9798	W19:36	W20:96834	W21:36	W22:5796	W23:0	W24:100008	W25:0	W26:5796	W27:0	W28:92388	W29:0	W30:0	W31:0	W32:384384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10648 {8:1331,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39240 {40:555,72:78,136:84,}
traffic_breakdown_coretomem[INST_ACC_R] = 3568 {8:446,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181016 {136:1331,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5736 {8:717,}
traffic_breakdown_memtocore[INST_ACC_R] = 60656 {136:446,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 677 
averagemflatency = 252 
max_icnt2mem_latency = 377 
max_icnt2sh_latency = 57944 
mrq_lat_table:63 	7 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1228 	701 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1789 	445 	123 	56 	73 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	333 	598 	342 	73 	0 	0 	0 	0 	0 	0 	172 	187 	358 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	50 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4563         0         0         0         0         0         0         0         0      2143      2150         0         0         0         0 
dram[1]:      1296      6960         0         0         0         0         0         0         0         0      2141      2154         0         0         0         0 
dram[2]:      1618     12810         0         0         0         0         0         0         0         0      2176      2135         0         0         0         0 
dram[3]:      3432         0         0         0         0         0         0         0         0         0      2178      2131         0         0         0         0 
dram[4]:      4213         0         0         0         0         0         0         0         0         0      2140      2138         0         0         0         0 
dram[5]:      5478         0         0         0         0         0         0         0         0         0      2146      2137         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        8189      7860    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        7970      9008    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none        9392      8270    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        8010      8037    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       10818      8911    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       11186      8032    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       539       497         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       413       579         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       593       607         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       408       621         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       606       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       677       508         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76485 n_nop=76449 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0007322
n_activity=321 dram_eff=0.1745
bk0: 6a 76413i bk1: 4a 76462i bk2: 0a 76484i bk3: 0a 76484i bk4: 0a 76486i bk5: 0a 76486i bk6: 0a 76486i bk7: 0a 76486i bk8: 0a 76486i bk9: 0a 76486i bk10: 8a 76455i bk11: 10a 76450i bk12: 0a 76484i bk13: 0a 76484i bk14: 0a 76484i bk15: 0a 76484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000222266
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76485 n_nop=76453 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0007322
n_activity=254 dram_eff=0.2205
bk0: 4a 76465i bk1: 4a 76464i bk2: 0a 76483i bk3: 0a 76485i bk4: 0a 76485i bk5: 0a 76486i bk6: 0a 76486i bk7: 0a 76486i bk8: 0a 76486i bk9: 0a 76486i bk10: 8a 76457i bk11: 12a 76442i bk12: 0a 76484i bk13: 0a 76484i bk14: 0a 76484i bk15: 0a 76485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000222266
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76485 n_nop=76455 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0006799
n_activity=264 dram_eff=0.197
bk0: 4a 76465i bk1: 2a 76468i bk2: 0a 76484i bk3: 0a 76484i bk4: 0a 76485i bk5: 0a 76485i bk6: 0a 76486i bk7: 0a 76486i bk8: 0a 76487i bk9: 0a 76487i bk10: 8a 76456i bk11: 12a 76446i bk12: 0a 76483i bk13: 0a 76483i bk14: 0a 76484i bk15: 0a 76484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000209191
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76485 n_nop=76460 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0005753
n_activity=208 dram_eff=0.2115
bk0: 4a 76464i bk1: 0a 76484i bk2: 0a 76485i bk3: 0a 76485i bk4: 0a 76485i bk5: 0a 76485i bk6: 0a 76485i bk7: 0a 76486i bk8: 0a 76487i bk9: 0a 76487i bk10: 8a 76458i bk11: 10a 76448i bk12: 0a 76483i bk13: 0a 76483i bk14: 0a 76484i bk15: 0a 76484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000209191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76485 n_nop=76458 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006276
n_activity=197 dram_eff=0.2437
bk0: 4a 76464i bk1: 0a 76484i bk2: 0a 76484i bk3: 0a 76484i bk4: 0a 76485i bk5: 0a 76485i bk6: 0a 76485i bk7: 0a 76486i bk8: 0a 76486i bk9: 0a 76487i bk10: 12a 76444i bk11: 8a 76455i bk12: 0a 76483i bk13: 0a 76484i bk14: 0a 76485i bk15: 0a 76485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00023534
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=76485 n_nop=76458 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0006276
n_activity=185 dram_eff=0.2595
bk0: 4a 76464i bk1: 0a 76484i bk2: 0a 76484i bk3: 0a 76484i bk4: 0a 76485i bk5: 0a 76485i bk6: 0a 76485i bk7: 0a 76486i bk8: 0a 76486i bk9: 0a 76487i bk10: 12a 76445i bk11: 8a 76448i bk12: 0a 76483i bk13: 0a 76484i bk14: 0a 76485i bk15: 0a 76485i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00023534

========= L2 cache stats =========
L2_cache_bank[0]: Access = 234, Miss = 7, Miss_rate = 0.030, Pending_hits = 19, Reservation_fails = 512
L2_cache_bank[1]: Access = 227, Miss = 7, Miss_rate = 0.031, Pending_hits = 21, Reservation_fails = 592
L2_cache_bank[2]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 554
L2_cache_bank[3]: Access = 205, Miss = 8, Miss_rate = 0.039, Pending_hits = 21, Reservation_fails = 400
L2_cache_bank[4]: Access = 213, Miss = 6, Miss_rate = 0.028, Pending_hits = 16, Reservation_fails = 513
L2_cache_bank[5]: Access = 230, Miss = 7, Miss_rate = 0.030, Pending_hits = 21, Reservation_fails = 367
L2_cache_bank[6]: Access = 175, Miss = 6, Miss_rate = 0.034, Pending_hits = 18, Reservation_fails = 462
L2_cache_bank[7]: Access = 160, Miss = 5, Miss_rate = 0.031, Pending_hits = 11, Reservation_fails = 172
L2_cache_bank[8]: Access = 318, Miss = 8, Miss_rate = 0.025, Pending_hits = 22, Reservation_fails = 555
L2_cache_bank[9]: Access = 143, Miss = 4, Miss_rate = 0.028, Pending_hits = 10, Reservation_fails = 301
L2_cache_bank[10]: Access = 289, Miss = 8, Miss_rate = 0.028, Pending_hits = 19, Reservation_fails = 434
L2_cache_bank[11]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 12, Reservation_fails = 296
L2_total_cache_accesses = 2509
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0303
L2_total_cache_pending_hits = 208
L2_total_cache_reservation_fails = 5158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1118
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 717
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 379
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1545
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9647
icnt_total_pkts_simt_to_mem=3556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.20459
	minimum = 6
	maximum = 34
Network latency average = 8.58025
	minimum = 6
	maximum = 34
Slowest packet = 3887
Flit latency average = 7.40608
	minimum = 6
	maximum = 34
Slowest flit = 10411
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00225105
	minimum = 0.00171508 (at node 26)
	maximum = 0.0043413 (at node 23)
Accepted packet rate average = 0.00225105
	minimum = 0.00171508 (at node 26)
	maximum = 0.0043413 (at node 23)
Injected flit rate average = 0.00554821
	minimum = 0.0029478 (at node 3)
	maximum = 0.0144174 (at node 23)
Accepted flit rate average= 0.00554821
	minimum = 0.00300139 (at node 18)
	maximum = 0.00787866 (at node 5)
Injected packet length average = 2.46473
Accepted packet length average = 2.46473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 58 sec (4258 sec)
gpgpu_simulation_rate = 5424 (inst/sec)
gpgpu_simulation_rate = 13 (cycle/sec)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,57945)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,57945)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,57945)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,57945)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,0,0) tid=(12,14,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(7,2,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 58445  inst.: 23296749 (ipc=398.8) sim_rate=5361 (inst/sec) elapsed = 0:1:12:25 / Sat Apr 14 13:22:37 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(0,2,0) tid=(12,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,1,0) tid=(4,6,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,3,0) tid=(4,14,0)
GPGPU-Sim uArch: cycles simulated: 58945  inst.: 23551241 (ipc=453.9) sim_rate=5312 (inst/sec) elapsed = 0:1:13:53 / Sat Apr 14 13:24:05 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(7,5,0) tid=(12,12,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 59445  inst.: 23905457 (ipc=538.7) sim_rate=5286 (inst/sec) elapsed = 0:1:15:22 / Sat Apr 14 13:25:34 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(7,0,0) tid=(0,10,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,5,0) tid=(6,12,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,1,0) tid=(0,10,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,2,0) tid=(12,5,0)
GPGPU-Sim uArch: cycles simulated: 59945  inst.: 24296209 (ipc=599.4) sim_rate=5268 (inst/sec) elapsed = 0:1:16:52 / Sat Apr 14 13:27:04 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(5,0,0) tid=(1,10,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(6,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(3,2,0) tid=(2,14,0)
GPGPU-Sim uArch: cycles simulated: 60445  inst.: 24657149 (ipc=623.9) sim_rate=5241 (inst/sec) elapsed = 0:1:18:24 / Sat Apr 14 13:28:36 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(0,3,0) tid=(14,14,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(5,1,0) tid=(9,9,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(4,0,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 60945  inst.: 24927853 (ipc=610.2) sim_rate=5198 (inst/sec) elapsed = 0:1:19:55 / Sat Apr 14 13:30:07 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(3,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,0,0) tid=(9,14,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,5,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 61445  inst.: 25245970 (ipc=613.9) sim_rate=5163 (inst/sec) elapsed = 0:1:21:29 / Sat Apr 14 13:31:41 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(4,1,0) tid=(6,12,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(2,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 61945  inst.: 25564367 (ipc=616.8) sim_rate=5130 (inst/sec) elapsed = 0:1:23:03 / Sat Apr 14 13:33:15 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(6,1,0) tid=(14,12,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(5,6,0) tid=(7,14,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,3,0) tid=(5,13,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(6,3,0) tid=(4,9,0)
GPGPU-Sim uArch: cycles simulated: 62445  inst.: 25888034 (ipc=620.2) sim_rate=5098 (inst/sec) elapsed = 0:1:24:38 / Sat Apr 14 13:34:50 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,4,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 62945  inst.: 26106581 (ipc=601.8) sim_rate=5045 (inst/sec) elapsed = 0:1:26:14 / Sat Apr 14 13:36:26 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(6,2,0) tid=(9,12,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,1,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 63445  inst.: 26394942 (ipc=599.6) sim_rate=5008 (inst/sec) elapsed = 0:1:27:50 / Sat Apr 14 13:38:02 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(7,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(7,1,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 63945  inst.: 26625074 (ipc=588.0) sim_rate=4959 (inst/sec) elapsed = 0:1:29:28 / Sat Apr 14 13:39:40 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(7,1,0) tid=(9,4,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(4,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 64445  inst.: 26866057 (ipc=579.8) sim_rate=4914 (inst/sec) elapsed = 0:1:31:07 / Sat Apr 14 13:41:19 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(2,0,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 64945  inst.: 27088456 (ipc=570.2) sim_rate=4866 (inst/sec) elapsed = 0:1:32:46 / Sat Apr 14 13:42:58 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(6,2,0) tid=(11,4,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 65445  inst.: 27323490 (ipc=563.5) sim_rate=4821 (inst/sec) elapsed = 0:1:34:27 / Sat Apr 14 13:44:39 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(6,1,0) tid=(8,5,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(3,7,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 65945  inst.: 27590562 (ipc=561.7) sim_rate=4783 (inst/sec) elapsed = 0:1:36:08 / Sat Apr 14 13:46:20 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(4,6,0) tid=(5,11,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(2,7,0) tid=(13,12,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8303,57945), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8304,57945)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8336,57945), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8337,57945)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8378,57945), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8379,57945)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(2,3,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8424,57945), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8425,57945)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8433,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8440,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8444,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8472,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8472,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8494,57945), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 66445  inst.: 27856109 (ipc=559.9) sim_rate=4744 (inst/sec) elapsed = 0:1:37:51 / Sat Apr 14 13:48:03 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8536,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8606,57945), 3 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,3,0) tid=(4,15,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8624,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8778,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8790,57945), 3 CTAs running
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(4,2,0) tid=(10,12,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(3,6,0) tid=(10,13,0)
GPGPU-Sim uArch: cycles simulated: 66945  inst.: 28117429 (ipc=557.8) sim_rate=4705 (inst/sec) elapsed = 0:1:39:35 / Sat Apr 14 13:49:47 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(4,6,0) tid=(8,8,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(1,4,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 67445  inst.: 28360432 (ipc=554.0) sim_rate=4664 (inst/sec) elapsed = 0:1:41:20 / Sat Apr 14 13:51:32 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(1,5,0) tid=(4,6,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(4,3,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9990,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9994,57945), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67945  inst.: 28602394 (ipc=550.5) sim_rate=4623 (inst/sec) elapsed = 0:1:43:06 / Sat Apr 14 13:53:18 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10000,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10087,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10136,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10145,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10187,57945), 2 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(2,5,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10255,57945), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10264,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10278,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10279,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10328,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10362,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10400,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10414,57945), 2 CTAs running
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(4,4,0) tid=(8,14,0)
GPGPU-Sim uArch: cycles simulated: 68445  inst.: 28821614 (ipc=545.2) sim_rate=4580 (inst/sec) elapsed = 0:1:44:52 / Sat Apr 14 13:55:04 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(2,5,0) tid=(10,5,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(3,5,0) tid=(8,5,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 68945  inst.: 29080028 (ipc=543.9) sim_rate=4543 (inst/sec) elapsed = 0:1:46:41 / Sat Apr 14 13:56:53 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(5,4,0) tid=(10,6,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(3,7,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 69445  inst.: 29338468 (ipc=542.7) sim_rate=4506 (inst/sec) elapsed = 0:1:48:30 / Sat Apr 14 13:58:42 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(5,4,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 69945  inst.: 29560301 (ipc=538.6) sim_rate=4464 (inst/sec) elapsed = 0:1:50:21 / Sat Apr 14 14:00:33 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,5,0) tid=(6,10,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(1,5,0) tid=(12,3,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 70445  inst.: 29785748 (ipc=535.1) sim_rate=4424 (inst/sec) elapsed = 0:1:52:12 / Sat Apr 14 14:02:24 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,7,0) tid=(15,5,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(6,6,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12993,57945), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 70945  inst.: 29970199 (ipc=528.7) sim_rate=4378 (inst/sec) elapsed = 0:1:54:05 / Sat Apr 14 14:04:17 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13015,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13043,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13123,57945), 1 CTAs running
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(5,5,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13272,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13298,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13310,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13434,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13488,57945), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 71445  inst.: 30142778 (ipc=521.9) sim_rate=4332 (inst/sec) elapsed = 0:1:55:58 / Sat Apr 14 14:06:10 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,6,0) tid=(5,12,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13512,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13528,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13545,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13550,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13650,57945), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13704,57945), 2 CTAs running
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(3,6,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 71945  inst.: 30297333 (ipc=514.3) sim_rate=4284 (inst/sec) elapsed = 0:1:57:52 / Sat Apr 14 14:08:04 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(3,6,0) tid=(10,2,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(5,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 72445  inst.: 30444286 (ipc=506.7) sim_rate=4236 (inst/sec) elapsed = 0:1:59:46 / Sat Apr 14 14:09:58 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(6,7,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14942,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 72945  inst.: 30561399 (ipc=497.6) sim_rate=4186 (inst/sec) elapsed = 0:2:01:40 / Sat Apr 14 14:11:52 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15053,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (15059,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15138,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15147,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15162,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15216,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15445,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15474,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15494,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 73445  inst.: 30627930 (ipc=485.8) sim_rate=4154 (inst/sec) elapsed = 0:2:02:52 / Sat Apr 14 14:13:04 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15522,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(7,5,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 73945  inst.: 30679215 (ipc=473.9) sim_rate=4143 (inst/sec) elapsed = 0:2:03:24 / Sat Apr 14 14:13:36 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16100,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16106,57945), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16386,57945), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74445  inst.: 30713767 (ipc=461.6) sim_rate=4130 (inst/sec) elapsed = 0:2:03:55 / Sat Apr 14 14:14:07 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16540,57945), 1 CTAs running
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,7,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 74945  inst.: 30747320 (ipc=450.0) sim_rate=4117 (inst/sec) elapsed = 0:2:04:27 / Sat Apr 14 14:14:39 2018
GPGPU-Sim uArch: cycles simulated: 75445  inst.: 30780364 (ipc=439.0) sim_rate=4104 (inst/sec) elapsed = 0:2:05:00 / Sat Apr 14 14:15:12 2018
GPGPU-Sim uArch: cycles simulated: 75945  inst.: 30796316 (ipc=427.7) sim_rate=4088 (inst/sec) elapsed = 0:2:05:32 / Sat Apr 14 14:15:44 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18071,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18142,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18159,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18189,57945), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 1.
Destroy streams for kernel 4: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 18190
gpu_sim_insn = 7699119
gpu_ipc =     423.2611
gpu_tot_sim_cycle = 76135
gpu_tot_sim_insn = 30796476
gpu_tot_ipc =     404.4983
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 6404
gpu_stall_icnt2sh    = 8747
gpu_total_sim_rate=4083
RFC_cache:
	RFC_total_cache_accesses = 1733312
	RFC_total_cache_misses = 510199
	RFC_total_cache_miss_rate = 0.2943
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 747344
	L1I_total_cache_misses = 8529
	L1I_total_cache_miss_rate = 0.0114
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 588, Miss = 103, Miss_rate = 0.175, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[1]: Access = 622, Miss = 107, Miss_rate = 0.172, Pending_hits = 86, Reservation_fails = 0
	L1D_cache_core[2]: Access = 593, Miss = 105, Miss_rate = 0.177, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[3]: Access = 616, Miss = 106, Miss_rate = 0.172, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[4]: Access = 594, Miss = 107, Miss_rate = 0.180, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[5]: Access = 619, Miss = 109, Miss_rate = 0.176, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[6]: Access = 592, Miss = 109, Miss_rate = 0.184, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[7]: Access = 576, Miss = 106, Miss_rate = 0.184, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[8]: Access = 594, Miss = 108, Miss_rate = 0.182, Pending_hits = 83, Reservation_fails = 0
	L1D_cache_core[9]: Access = 606, Miss = 109, Miss_rate = 0.180, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[10]: Access = 562, Miss = 104, Miss_rate = 0.185, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[11]: Access = 566, Miss = 105, Miss_rate = 0.186, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[12]: Access = 568, Miss = 102, Miss_rate = 0.180, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[13]: Access = 608, Miss = 105, Miss_rate = 0.173, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[14]: Access = 620, Miss = 108, Miss_rate = 0.174, Pending_hits = 87, Reservation_fails = 0
	L1D_total_cache_accesses = 8924
	L1D_total_cache_misses = 1593
	L1D_total_cache_miss_rate = 0.1785
	L1D_total_cache_pending_hits = 1348
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 119904
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1228169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 511763
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 119424
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 927
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 738815
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8529
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2579, 3011, 3283, 4118, 3793, 3541, 3180, 2816, 2316, 2680, 3044, 3298, 3298, 3044, 2680, 2316, 2316, 2681, 3045, 3301, 3301, 3045, 2681, 2316, 2316, 2682, 3046, 3299, 2650, 2524, 2342, 2158, 
gpgpu_n_tot_thrd_icount = 44709376
gpgpu_n_tot_w_icount = 1397168
gpgpu_n_stall_shd_mem = 8408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1564
gpgpu_n_mem_write_global = 956
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 93312
gpgpu_n_store_insn = 3600
gpgpu_n_shmem_insn = 1080180
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2909328
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4988
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:189240	W0_Idle:98925	W0_Scoreboard:307603	W1:0	W2:344	W3:2576	W4:6292	W5:4968	W6:18896	W7:4656	W8:124600	W9:4656	W10:20600	W11:2260	W12:121024	W13:2260	W14:22256	W15:100	W16:134864	W17:48	W18:13064	W19:48	W20:129112	W21:48	W22:7728	W23:0	W24:133344	W25:0	W26:7728	W27:0	W28:123184	W29:0	W30:0	W31:0	W32:512512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12512 {8:1564,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52320 {40:740,72:104,136:112,}
traffic_breakdown_coretomem[INST_ACC_R] = 4344 {8:543,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 212704 {136:1564,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7648 {8:956,}
traffic_breakdown_memtocore[INST_ACC_R] = 73848 {136:543,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 677 
averagemflatency = 233 
max_icnt2mem_latency = 377 
max_icnt2sh_latency = 76134 
mrq_lat_table:63 	7 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1700 	701 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2302 	498 	126 	56 	73 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	464 	700 	342 	73 	0 	0 	0 	0 	0 	0 	172 	187 	358 	239 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4563         0         0         0         0         0         0         0         0      2143      2150         0         0         0         0 
dram[1]:      1296      6960         0         0         0         0         0         0         0         0      2141      2154         0         0         0         0 
dram[2]:      1618     12810         0         0         0         0         0         0         0         0      2176      2135         0         0         0         0 
dram[3]:      3432         0         0         0         0         0         0         0         0         0      2178      2131         0         0         0         0 
dram[4]:      4213         0         0         0         0         0         0         0         0         0      2140      2138         0         0         0         0 
dram[5]:      5478         0         0         0         0         0         0         0         0         0      2146      2137         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none        9393      8955    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none        9189      9869    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       10622      9073    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none        9230      9025    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       12429     10105    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       12880      9182    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       539       497         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       413       579         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       593       607         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       408       621         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       606       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       677       508         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100495 n_nop=100459 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0005572
n_activity=321 dram_eff=0.1745
bk0: 6a 100423i bk1: 4a 100472i bk2: 0a 100494i bk3: 0a 100494i bk4: 0a 100496i bk5: 0a 100496i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100496i bk9: 0a 100496i bk10: 8a 100465i bk11: 10a 100460i bk12: 0a 100494i bk13: 0a 100494i bk14: 0a 100494i bk15: 0a 100494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169163
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100495 n_nop=100463 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0005572
n_activity=254 dram_eff=0.2205
bk0: 4a 100475i bk1: 4a 100474i bk2: 0a 100493i bk3: 0a 100495i bk4: 0a 100495i bk5: 0a 100496i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100496i bk9: 0a 100496i bk10: 8a 100467i bk11: 12a 100452i bk12: 0a 100494i bk13: 0a 100494i bk14: 0a 100494i bk15: 0a 100495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000169163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100495 n_nop=100465 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0005174
n_activity=264 dram_eff=0.197
bk0: 4a 100475i bk1: 2a 100478i bk2: 0a 100494i bk3: 0a 100494i bk4: 0a 100495i bk5: 0a 100495i bk6: 0a 100496i bk7: 0a 100496i bk8: 0a 100497i bk9: 0a 100497i bk10: 8a 100466i bk11: 12a 100456i bk12: 0a 100493i bk13: 0a 100493i bk14: 0a 100494i bk15: 0a 100494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000159212
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100495 n_nop=100470 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0004378
n_activity=208 dram_eff=0.2115
bk0: 4a 100474i bk1: 0a 100494i bk2: 0a 100495i bk3: 0a 100495i bk4: 0a 100495i bk5: 0a 100495i bk6: 0a 100495i bk7: 0a 100496i bk8: 0a 100497i bk9: 0a 100497i bk10: 8a 100468i bk11: 10a 100458i bk12: 0a 100493i bk13: 0a 100493i bk14: 0a 100494i bk15: 0a 100494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000159212
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100495 n_nop=100468 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0004776
n_activity=197 dram_eff=0.2437
bk0: 4a 100474i bk1: 0a 100494i bk2: 0a 100494i bk3: 0a 100494i bk4: 0a 100495i bk5: 0a 100495i bk6: 0a 100495i bk7: 0a 100496i bk8: 0a 100496i bk9: 0a 100497i bk10: 12a 100454i bk11: 8a 100465i bk12: 0a 100493i bk13: 0a 100494i bk14: 0a 100495i bk15: 0a 100495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000179113
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=100495 n_nop=100468 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0004776
n_activity=185 dram_eff=0.2595
bk0: 4a 100474i bk1: 0a 100494i bk2: 0a 100494i bk3: 0a 100494i bk4: 0a 100495i bk5: 0a 100495i bk6: 0a 100495i bk7: 0a 100496i bk8: 0a 100496i bk9: 0a 100497i bk10: 12a 100455i bk11: 8a 100458i bk12: 0a 100493i bk13: 0a 100494i bk14: 0a 100495i bk15: 0a 100495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000179113

========= L2 cache stats =========
L2_cache_bank[0]: Access = 290, Miss = 7, Miss_rate = 0.024, Pending_hits = 19, Reservation_fails = 512
L2_cache_bank[1]: Access = 280, Miss = 7, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 592
L2_cache_bank[2]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 554
L2_cache_bank[3]: Access = 239, Miss = 8, Miss_rate = 0.033, Pending_hits = 21, Reservation_fails = 400
L2_cache_bank[4]: Access = 268, Miss = 6, Miss_rate = 0.022, Pending_hits = 16, Reservation_fails = 513
L2_cache_bank[5]: Access = 285, Miss = 7, Miss_rate = 0.025, Pending_hits = 21, Reservation_fails = 367
L2_cache_bank[6]: Access = 209, Miss = 6, Miss_rate = 0.029, Pending_hits = 18, Reservation_fails = 462
L2_cache_bank[7]: Access = 194, Miss = 5, Miss_rate = 0.026, Pending_hits = 11, Reservation_fails = 172
L2_cache_bank[8]: Access = 399, Miss = 8, Miss_rate = 0.020, Pending_hits = 22, Reservation_fails = 555
L2_cache_bank[9]: Access = 176, Miss = 4, Miss_rate = 0.023, Pending_hits = 10, Reservation_fails = 301
L2_cache_bank[10]: Access = 357, Miss = 8, Miss_rate = 0.022, Pending_hits = 19, Reservation_fails = 434
L2_cache_bank[11]: Access = 172, Miss = 4, Miss_rate = 0.023, Pending_hits = 12, Reservation_fails = 296
L2_total_cache_accesses = 3078
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0247
L2_total_cache_pending_hits = 208
L2_total_cache_reservation_fails = 5158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1351
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 956
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 476
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1545
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11536
icnt_total_pkts_simt_to_mem=4474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.23023
	minimum = 6
	maximum = 34
Network latency average = 8.63533
	minimum = 6
	maximum = 34
Slowest packet = 5031
Flit latency average = 7.46491
	minimum = 6
	maximum = 34
Slowest flit = 13216
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00231711
	minimum = 0.00175921 (at node 26)
	maximum = 0.004453 (at node 23)
Accepted packet rate average = 0.00231711
	minimum = 0.00175921 (at node 26)
	maximum = 0.004453 (at node 23)
Injected flit rate average = 0.00571539
	minimum = 0.00302364 (at node 11)
	maximum = 0.0147883 (at node 23)
Accepted flit rate average= 0.00571539
	minimum = 0.00307861 (at node 18)
	maximum = 0.00813634 (at node 3)
Injected packet length average = 2.46661
Accepted packet length average = 2.46661
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 5 min, 41 sec (7541 sec)
gpgpu_simulation_rate = 4083 (inst/sec)
gpgpu_simulation_rate = 10 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,76135)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,76135)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,76135)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,76135)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(1,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(4,1,0) tid=(11,15,0)
GPGPU-Sim uArch: cycles simulated: 76635  inst.: 30996252 (ipc=399.6) sim_rate=4048 (inst/sec) elapsed = 0:2:07:37 / Sat Apr 14 14:17:49 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(2,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,2,0) tid=(7,9,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(4,3,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 77135  inst.: 31248256 (ipc=451.8) sim_rate=4019 (inst/sec) elapsed = 0:2:09:34 / Sat Apr 14 14:19:46 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(5,1,0) tid=(3,9,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(6,2,0) tid=(15,6,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(4,3,0) tid=(7,10,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 77635  inst.: 31602240 (ipc=537.2) sim_rate=4004 (inst/sec) elapsed = 0:2:11:31 / Sat Apr 14 14:21:43 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(7,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(4,0,0) tid=(11,4,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(4,2,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 78135  inst.: 31994216 (ipc=598.9) sim_rate=3994 (inst/sec) elapsed = 0:2:13:30 / Sat Apr 14 14:23:42 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(4,2,0) tid=(15,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,0,0) tid=(4,12,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(4,2,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 78635  inst.: 32353059 (ipc=622.6) sim_rate=3979 (inst/sec) elapsed = 0:2:15:29 / Sat Apr 14 14:25:41 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(4,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(4,3,0) tid=(1,4,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(0,1,0) tid=(7,14,0)
GPGPU-Sim uArch: cycles simulated: 79135  inst.: 32627113 (ipc=610.2) sim_rate=3954 (inst/sec) elapsed = 0:2:17:31 / Sat Apr 14 14:27:43 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(3,5,0) tid=(1,5,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,0,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 79635  inst.: 32950309 (ipc=615.4) sim_rate=3935 (inst/sec) elapsed = 0:2:19:33 / Sat Apr 14 14:29:45 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(0,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(1,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 80135  inst.: 33263996 (ipc=616.9) sim_rate=3915 (inst/sec) elapsed = 0:2:21:35 / Sat Apr 14 14:31:47 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(6,4,0) tid=(2,6,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(4,1,0) tid=(14,11,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(4,0,0) tid=(5,14,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(6,4,0) tid=(10,1,0)
GPGPU-Sim uArch: cycles simulated: 80635  inst.: 33588151 (ipc=620.4) sim_rate=3896 (inst/sec) elapsed = 0:2:23:39 / Sat Apr 14 14:33:51 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(6,3,0) tid=(4,12,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(6,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 81135  inst.: 33806984 (ipc=602.1) sim_rate=3866 (inst/sec) elapsed = 0:2:25:43 / Sat Apr 14 14:35:55 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(5,1,0) tid=(14,15,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(1,0,0) tid=(4,14,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(5,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 81635  inst.: 34099049 (ipc=600.5) sim_rate=3844 (inst/sec) elapsed = 0:2:27:49 / Sat Apr 14 14:38:01 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(3,3,0) tid=(10,2,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(3,0,0) tid=(10,9,0)
GPGPU-Sim uArch: cycles simulated: 82135  inst.: 34332995 (ipc=589.4) sim_rate=3816 (inst/sec) elapsed = 0:2:29:56 / Sat Apr 14 14:40:08 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(2,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(5,5,0) tid=(12,11,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(0,1,0) tid=(14,9,0)
GPGPU-Sim uArch: cycles simulated: 82635  inst.: 34568762 (ipc=580.4) sim_rate=3788 (inst/sec) elapsed = 0:2:32:04 / Sat Apr 14 14:42:16 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(5,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(7,2,0) tid=(12,3,0)
GPGPU-Sim uArch: cycles simulated: 83135  inst.: 34793763 (ipc=571.0) sim_rate=3760 (inst/sec) elapsed = 0:2:34:12 / Sat Apr 14 14:44:24 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(1,0,0) tid=(9,7,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(2,7,0) tid=(8,0,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(4,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 83635  inst.: 35028860 (ipc=564.3) sim_rate=3734 (inst/sec) elapsed = 0:2:36:21 / Sat Apr 14 14:46:33 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(7,0,0) tid=(6,7,0)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(4,6,0) tid=(7,10,0)
GPGPU-Sim uArch: cycles simulated: 84135  inst.: 35295118 (ipc=562.3) sim_rate=3710 (inst/sec) elapsed = 0:2:38:31 / Sat Apr 14 14:48:43 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(3,0,0) tid=(2,9,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(0,7,0) tid=(14,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8219,76135), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(8220,76135)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8349,76135), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(8350,76135)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,3,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8375,76135), 3 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(8376,76135)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8431,76135), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(8432,76135)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8495,76135), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 84635  inst.: 35564604 (ipc=561.0) sim_rate=3688 (inst/sec) elapsed = 0:2:40:43 / Sat Apr 14 14:50:55 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8516,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8556,76135), 3 CTAs running
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(7,3,0) tid=(7,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8569,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8596,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8634,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8663,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8671,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8680,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8690,76135), 3 CTAs running
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(2,6,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8811,76135), 3 CTAs running
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(4,3,0) tid=(12,11,0)
GPGPU-Sim uArch: cycles simulated: 85135  inst.: 35818739 (ipc=558.0) sim_rate=3664 (inst/sec) elapsed = 0:2:42:55 / Sat Apr 14 14:53:07 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(7,6,0) tid=(8,12,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(2,4,0) tid=(5,13,0)
GPGPU-Sim uArch: cycles simulated: 85635  inst.: 36069087 (ipc=555.0) sim_rate=3640 (inst/sec) elapsed = 0:2:45:08 / Sat Apr 14 14:55:20 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(7,4,0) tid=(4,10,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(7,4,0) tid=(9,12,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9976,76135), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 86135  inst.: 36303798 (ipc=550.7) sim_rate=3614 (inst/sec) elapsed = 0:2:47:23 / Sat Apr 14 14:57:35 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10071,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10087,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10090,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10115,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10177,76135), 3 CTAs running
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(4,4,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10200,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10253,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10316,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10373,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10390,76135), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10392,76135), 2 CTAs running
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 86635  inst.: 36521373 (ipc=545.2) sim_rate=3588 (inst/sec) elapsed = 0:2:49:38 / Sat Apr 14 14:59:50 2018
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10569,76135), 2 CTAs running
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(3,4,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10617,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10644,76135), 3 CTAs running
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(5,4,0) tid=(9,10,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 87135  inst.: 36773801 (ipc=543.4) sim_rate=3565 (inst/sec) elapsed = 0:2:51:54 / Sat Apr 14 15:02:06 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(0,7,0) tid=(12,9,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(1,5,0) tid=(15,14,0)
GPGPU-Sim uArch: cycles simulated: 87635  inst.: 37039307 (ipc=542.9) sim_rate=3544 (inst/sec) elapsed = 0:2:54:11 / Sat Apr 14 15:04:23 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(7,5,0) tid=(6,4,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(5,5,0) tid=(10,12,0)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(4,4,0) tid=(8,11,0)
GPGPU-Sim uArch: cycles simulated: 88135  inst.: 37256326 (ipc=538.3) sim_rate=3518 (inst/sec) elapsed = 0:2:56:29 / Sat Apr 14 15:06:41 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(3,6,0) tid=(11,14,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(3,7,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 88635  inst.: 37478142 (ipc=534.5) sim_rate=3493 (inst/sec) elapsed = 0:2:58:48 / Sat Apr 14 15:09:00 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(3,6,0) tid=(15,3,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,7,0) tid=(5,11,0)
GPGPU-Sim uArch: cycles simulated: 89135  inst.: 37664500 (ipc=528.3) sim_rate=3465 (inst/sec) elapsed = 0:3:01:07 / Sat Apr 14 15:11:19 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13011,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13076,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13090,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13132,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13150,76135), 1 CTAs running
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(5,4,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13238,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13308,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13319,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13349,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13420,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13440,76135), 2 CTAs running
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(5,7,0) tid=(14,6,0)
GPGPU-Sim uArch: cycles simulated: 89635  inst.: 37839555 (ipc=521.7) sim_rate=3437 (inst/sec) elapsed = 0:3:03:28 / Sat Apr 14 15:13:40 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13516,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13571,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13727,76135), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13743,76135), 2 CTAs running
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(6,7,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 90135  inst.: 37986972 (ipc=513.6) sim_rate=3407 (inst/sec) elapsed = 0:3:05:49 / Sat Apr 14 15:16:01 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(2,6,0) tid=(0,10,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(3,6,0) tid=(6,14,0)
GPGPU-Sim uArch: cycles simulated: 90635  inst.: 38133944 (ipc=506.0) sim_rate=3377 (inst/sec) elapsed = 0:3:08:11 / Sat Apr 14 15:18:23 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(6,7,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 91135  inst.: 38253882 (ipc=497.2) sim_rate=3345 (inst/sec) elapsed = 0:3:10:34 / Sat Apr 14 15:20:46 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15008,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15020,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15039,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15100,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15145,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15156,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15194,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 91635  inst.: 38323408 (ipc=485.6) sim_rate=3325 (inst/sec) elapsed = 0:3:12:03 / Sat Apr 14 15:22:15 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15507,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15517,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15546,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15554,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 92135  inst.: 38373574 (ipc=473.6) sim_rate=3318 (inst/sec) elapsed = 0:3:12:45 / Sat Apr 14 15:22:57 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16116,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16135,76135), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 92635  inst.: 38411454 (ipc=461.5) sim_rate=3310 (inst/sec) elapsed = 0:3:13:24 / Sat Apr 14 15:23:36 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16504,76135), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16507,76135), 1 CTAs running
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(6,7,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 93135  inst.: 38445308 (ipc=449.9) sim_rate=3301 (inst/sec) elapsed = 0:3:14:04 / Sat Apr 14 15:24:16 2018
GPGPU-Sim uArch: cycles simulated: 93635  inst.: 38478195 (ipc=439.0) sim_rate=3293 (inst/sec) elapsed = 0:3:14:44 / Sat Apr 14 15:24:56 2018
GPGPU-Sim uArch: cycles simulated: 94135  inst.: 38494203 (ipc=427.7) sim_rate=3283 (inst/sec) elapsed = 0:3:15:23 / Sat Apr 14 15:25:35 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18038,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18170,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18186,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18298,76135), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 8.
Destroy streams for kernel 5: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 5 
gpu_sim_cycle = 18299
gpu_sim_insn = 7699119
gpu_ipc =     420.7399
gpu_tot_sim_cycle = 94434
gpu_tot_sim_insn = 38495595
gpu_tot_ipc =     407.6455
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 6405
gpu_stall_icnt2sh    = 8852
gpu_total_sim_rate=3280
RFC_cache:
	RFC_total_cache_accesses = 2166640
	RFC_total_cache_misses = 637922
	RFC_total_cache_miss_rate = 0.2944
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 934180
	L1I_total_cache_misses = 9435
	L1I_total_cache_miss_rate = 0.0101
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 726, Miss = 118, Miss_rate = 0.163, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[1]: Access = 762, Miss = 125, Miss_rate = 0.164, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[2]: Access = 735, Miss = 121, Miss_rate = 0.165, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 758, Miss = 123, Miss_rate = 0.162, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[4]: Access = 760, Miss = 126, Miss_rate = 0.166, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[5]: Access = 784, Miss = 125, Miss_rate = 0.159, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 738, Miss = 125, Miss_rate = 0.169, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[7]: Access = 718, Miss = 122, Miss_rate = 0.170, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[8]: Access = 762, Miss = 124, Miss_rate = 0.163, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[9]: Access = 750, Miss = 125, Miss_rate = 0.167, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[10]: Access = 704, Miss = 118, Miss_rate = 0.168, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[11]: Access = 726, Miss = 119, Miss_rate = 0.164, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[12]: Access = 714, Miss = 116, Miss_rate = 0.162, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[13]: Access = 752, Miss = 120, Miss_rate = 0.160, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[14]: Access = 766, Miss = 125, Miss_rate = 0.163, Pending_hits = 94, Reservation_fails = 0
	L1D_total_cache_accesses = 11155
	L1D_total_cache_misses = 1832
	L1D_total_cache_miss_rate = 0.1642
	L1D_total_cache_pending_hits = 1440
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 149880
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0032
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1535442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 639718
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 149400
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 924745
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9435
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3079, 3680, 4042, 4940, 4615, 4300, 3849, 3395, 2895, 3349, 3803, 4120, 4120, 3803, 3349, 2895, 2895, 3351, 3805, 4124, 4124, 3805, 3351, 2895, 2895, 3353, 3809, 4126, 3150, 3024, 2842, 2658, 
gpgpu_n_tot_thrd_icount = 55886720
gpgpu_n_tot_w_icount = 1746460
gpgpu_n_stall_shd_mem = 9655
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1796
gpgpu_n_mem_write_global = 1195
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 116640
gpgpu_n_store_insn = 4500
gpgpu_n_shmem_insn = 1350225
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3636660
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6235
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:233223	W0_Idle:115751	W0_Scoreboard:378488	W1:0	W2:430	W3:3220	W4:7865	W5:6210	W6:23620	W7:5820	W8:155750	W9:5820	W10:25750	W11:2825	W12:151280	W13:2825	W14:27820	W15:125	W16:168580	W17:60	W18:16330	W19:60	W20:161390	W21:60	W22:9660	W23:0	W24:166680	W25:0	W26:9660	W27:0	W28:153980	W29:0	W30:0	W31:0	W32:640640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14368 {8:1796,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65400 {40:925,72:130,136:140,}
traffic_breakdown_coretomem[INST_ACC_R] = 5048 {8:631,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 244256 {136:1796,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9560 {8:1195,}
traffic_breakdown_memtocore[INST_ACC_R] = 85816 {136:631,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 677 
averagemflatency = 219 
max_icnt2mem_latency = 377 
max_icnt2sh_latency = 94433 
mrq_lat_table:63 	7 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2171 	701 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2824 	532 	129 	56 	73 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	617 	779 	342 	73 	0 	0 	0 	0 	0 	0 	172 	187 	358 	478 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4563         0         0         0         0         0         0         0         0      2143      2150         0         0         0         0 
dram[1]:      1296      6960         0         0         0         0         0         0         0         0      2141      2154         0         0         0         0 
dram[2]:      1618     12810         0         0         0         0         0         0         0         0      2176      2135         0         0         0         0 
dram[3]:      3432         0         0         0         0         0         0         0         0         0      2178      2131         0         0         0         0 
dram[4]:      4213         0         0         0         0         0         0         0         0         0      2140      2138         0         0         0         0 
dram[5]:      5478         0         0         0         0         0         0         0         0         0      2146      2137         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       10589     10020    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       10402     10713    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       11830      9867    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       10443      9996    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       14020     11300    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       14539     10337    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       539       497         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       413       579         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       593       607         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       408       621         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       606       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       677       508         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124649 n_nop=124613 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0004493
n_activity=321 dram_eff=0.1745
bk0: 6a 124577i bk1: 4a 124626i bk2: 0a 124648i bk3: 0a 124648i bk4: 0a 124650i bk5: 0a 124650i bk6: 0a 124650i bk7: 0a 124650i bk8: 0a 124650i bk9: 0a 124650i bk10: 8a 124619i bk11: 10a 124614i bk12: 0a 124648i bk13: 0a 124648i bk14: 0a 124648i bk15: 0a 124648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000136383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124649 n_nop=124617 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0004493
n_activity=254 dram_eff=0.2205
bk0: 4a 124629i bk1: 4a 124628i bk2: 0a 124647i bk3: 0a 124649i bk4: 0a 124649i bk5: 0a 124650i bk6: 0a 124650i bk7: 0a 124650i bk8: 0a 124650i bk9: 0a 124650i bk10: 8a 124621i bk11: 12a 124606i bk12: 0a 124648i bk13: 0a 124648i bk14: 0a 124648i bk15: 0a 124649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000136383
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124649 n_nop=124619 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0004172
n_activity=264 dram_eff=0.197
bk0: 4a 124629i bk1: 2a 124632i bk2: 0a 124648i bk3: 0a 124648i bk4: 0a 124649i bk5: 0a 124649i bk6: 0a 124650i bk7: 0a 124650i bk8: 0a 124651i bk9: 0a 124651i bk10: 8a 124620i bk11: 12a 124610i bk12: 0a 124647i bk13: 0a 124647i bk14: 0a 124648i bk15: 0a 124648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00012836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124649 n_nop=124624 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.000353
n_activity=208 dram_eff=0.2115
bk0: 4a 124628i bk1: 0a 124648i bk2: 0a 124649i bk3: 0a 124649i bk4: 0a 124649i bk5: 0a 124649i bk6: 0a 124649i bk7: 0a 124650i bk8: 0a 124651i bk9: 0a 124651i bk10: 8a 124622i bk11: 10a 124612i bk12: 0a 124647i bk13: 0a 124647i bk14: 0a 124648i bk15: 0a 124648i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00012836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124649 n_nop=124622 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003851
n_activity=197 dram_eff=0.2437
bk0: 4a 124628i bk1: 0a 124648i bk2: 0a 124648i bk3: 0a 124648i bk4: 0a 124649i bk5: 0a 124649i bk6: 0a 124649i bk7: 0a 124650i bk8: 0a 124650i bk9: 0a 124651i bk10: 12a 124608i bk11: 8a 124619i bk12: 0a 124647i bk13: 0a 124648i bk14: 0a 124649i bk15: 0a 124649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=124649 n_nop=124622 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003851
n_activity=185 dram_eff=0.2595
bk0: 4a 124628i bk1: 0a 124648i bk2: 0a 124648i bk3: 0a 124648i bk4: 0a 124649i bk5: 0a 124649i bk6: 0a 124649i bk7: 0a 124650i bk8: 0a 124650i bk9: 0a 124651i bk10: 12a 124609i bk11: 8a 124612i bk12: 0a 124647i bk13: 0a 124648i bk14: 0a 124649i bk15: 0a 124649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000144405

========= L2 cache stats =========
L2_cache_bank[0]: Access = 342, Miss = 7, Miss_rate = 0.020, Pending_hits = 19, Reservation_fails = 512
L2_cache_bank[1]: Access = 333, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 592
L2_cache_bank[2]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 554
L2_cache_bank[3]: Access = 273, Miss = 8, Miss_rate = 0.029, Pending_hits = 21, Reservation_fails = 400
L2_cache_bank[4]: Access = 319, Miss = 6, Miss_rate = 0.019, Pending_hits = 16, Reservation_fails = 513
L2_cache_bank[5]: Access = 337, Miss = 7, Miss_rate = 0.021, Pending_hits = 21, Reservation_fails = 367
L2_cache_bank[6]: Access = 243, Miss = 6, Miss_rate = 0.025, Pending_hits = 18, Reservation_fails = 462
L2_cache_bank[7]: Access = 228, Miss = 5, Miss_rate = 0.022, Pending_hits = 11, Reservation_fails = 172
L2_cache_bank[8]: Access = 481, Miss = 8, Miss_rate = 0.017, Pending_hits = 22, Reservation_fails = 555
L2_cache_bank[9]: Access = 209, Miss = 4, Miss_rate = 0.019, Pending_hits = 10, Reservation_fails = 301
L2_cache_bank[10]: Access = 425, Miss = 8, Miss_rate = 0.019, Pending_hits = 19, Reservation_fails = 434
L2_cache_bank[11]: Access = 204, Miss = 4, Miss_rate = 0.020, Pending_hits = 12, Reservation_fails = 296
L2_total_cache_accesses = 3637
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0209
L2_total_cache_pending_hits = 208
L2_total_cache_reservation_fails = 5158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1583
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1195
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 564
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1545
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13375
icnt_total_pkts_simt_to_mem=5382
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93292
	minimum = 6
	maximum = 34
Network latency average = 8.43649
	minimum = 6
	maximum = 34
Slowest packet = 6157
Flit latency average = 7.2348
	minimum = 6
	maximum = 34
Slowest flit = 16011
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00226282
	minimum = 0.00174873 (at node 26)
	maximum = 0.00448112 (at node 23)
Accepted packet rate average = 0.00226282
	minimum = 0.00174873 (at node 26)
	maximum = 0.00448112 (at node 23)
Injected flit rate average = 0.00555991
	minimum = 0.00300563 (at node 3)
	maximum = 0.0149735 (at node 23)
Accepted flit rate average= 0.00555991
	minimum = 0.00306028 (at node 18)
	maximum = 0.00781463 (at node 8)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 15 min, 36 sec (11736 sec)
gpgpu_simulation_rate = 3280 (inst/sec)
gpgpu_simulation_rate = 8 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,94434)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,94434)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,94434)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,94434)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(1,2,0) tid=(10,4,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(1,4,0) tid=(10,12,0)
GPGPU-Sim uArch: cycles simulated: 94934  inst.: 38694955 (ipc=398.7) sim_rate=3256 (inst/sec) elapsed = 0:3:18:01 / Sat Apr 14 15:28:13 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,5,0) tid=(10,10,0)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(6,1,0) tid=(2,8,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(3,3,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 95434  inst.: 38952535 (ipc=456.9) sim_rate=3238 (inst/sec) elapsed = 0:3:20:28 / Sat Apr 14 15:30:40 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(3,1,0) tid=(6,11,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(6,6,0) tid=(14,4,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(2,5,0) tid=(14,8,0)
GPGPU-Sim uArch: cycles simulated: 95934  inst.: 39304647 (ipc=539.4) sim_rate=3228 (inst/sec) elapsed = 0:3:22:56 / Sat Apr 14 15:33:08 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(2,1,0) tid=(14,11,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(6,2,0) tid=(6,0,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(1,3,0) tid=(14,13,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(3,0,0) tid=(1,11,0)
GPGPU-Sim uArch: cycles simulated: 96434  inst.: 39697387 (ipc=600.9) sim_rate=3221 (inst/sec) elapsed = 0:3:25:24 / Sat Apr 14 15:35:36 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(4,3,0) tid=(14,4,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(6,1,0) tid=(7,10,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(7,0,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 96934  inst.: 40057936 (ipc=624.9) sim_rate=3211 (inst/sec) elapsed = 0:3:27:54 / Sat Apr 14 15:38:06 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,2,0) tid=(13,12,0)
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(4,3,0) tid=(5,11,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(1,2,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 97434  inst.: 40330534 (ipc=611.6) sim_rate=3194 (inst/sec) elapsed = 0:3:30:24 / Sat Apr 14 15:40:36 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(3,1,0) tid=(4,8,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,1,0) tid=(4,15,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,0,0) tid=(5,12,0)
GPGPU-Sim uArch: cycles simulated: 97934  inst.: 40650697 (ipc=615.7) sim_rate=3181 (inst/sec) elapsed = 0:3:32:56 / Sat Apr 14 15:43:08 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(5,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(4,0,0) tid=(3,11,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(2,2,0) tid=(10,10,0)
GPGPU-Sim uArch: cycles simulated: 98434  inst.: 40967280 (ipc=617.9) sim_rate=3168 (inst/sec) elapsed = 0:3:35:28 / Sat Apr 14 15:45:40 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(5,5,0) tid=(12,10,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,1,0) tid=(7,8,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,3,0) tid=(9,10,0)
GPGPU-Sim uArch: cycles simulated: 98934  inst.: 41287869 (ipc=620.5) sim_rate=3156 (inst/sec) elapsed = 0:3:38:02 / Sat Apr 14 15:48:14 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(3,0,0) tid=(9,11,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(1,1,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 99434  inst.: 41506887 (ipc=602.3) sim_rate=3135 (inst/sec) elapsed = 0:3:40:36 / Sat Apr 14 15:50:48 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(7,0,0) tid=(10,13,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(4,5,0) tid=(10,8,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,4,0) tid=(2,11,0)
GPGPU-Sim uArch: cycles simulated: 99934  inst.: 41796872 (ipc=600.2) sim_rate=3121 (inst/sec) elapsed = 0:3:43:10 / Sat Apr 14 15:53:22 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(2,2,0) tid=(10,1,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(4,5,0) tid=(9,12,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(3,0,0) tid=(12,14,0)
GPGPU-Sim uArch: cycles simulated: 100434  inst.: 42031209 (ipc=589.3) sim_rate=3102 (inst/sec) elapsed = 0:3:45:46 / Sat Apr 14 15:55:58 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(3,0,0) tid=(10,8,0)
GPGPU-Sim uArch: cycles simulated: 100934  inst.: 42266064 (ipc=580.1) sim_rate=3084 (inst/sec) elapsed = 0:3:48:22 / Sat Apr 14 15:58:34 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 101434  inst.: 42491509 (ipc=570.8) sim_rate=3065 (inst/sec) elapsed = 0:3:50:59 / Sat Apr 14 16:01:11 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(1,7,0) tid=(7,4,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(7,6,0) tid=(0,11,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 101934  inst.: 42715045 (ipc=562.6) sim_rate=3047 (inst/sec) elapsed = 0:3:53:38 / Sat Apr 14 16:03:50 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,4,0) tid=(0,14,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(5,6,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 102434  inst.: 42989450 (ipc=561.7) sim_rate=3032 (inst/sec) elapsed = 0:3:56:17 / Sat Apr 14 16:06:29 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(0,7,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8264,94434), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(8265,94434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8326,94434), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(8327,94434)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(3,3,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8361,94434), 3 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(8362,94434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8363,94434), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(8364,94434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8380,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8398,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8435,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8438,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8452,94434), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 102934  inst.: 43258418 (ipc=560.3) sim_rate=3016 (inst/sec) elapsed = 0:3:58:59 / Sat Apr 14 16:09:11 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(4,5,0) tid=(10,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8556,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8617,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8667,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8709,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8727,94434), 3 CTAs running
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8774,94434), 3 CTAs running
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(5,5,0) tid=(1,13,0)
GPGPU-Sim uArch: cycles simulated: 103434  inst.: 43519469 (ipc=558.2) sim_rate=3000 (inst/sec) elapsed = 0:4:01:43 / Sat Apr 14 16:11:55 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(5,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 103934  inst.: 43762300 (ipc=554.4) sim_rate=2983 (inst/sec) elapsed = 0:4:04:26 / Sat Apr 14 16:14:38 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(1,5,0) tid=(9,6,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(7,3,0) tid=(4,10,0)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(3,6,0) tid=(4,15,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9933,94434), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104434  inst.: 44005802 (ipc=551.0) sim_rate=2967 (inst/sec) elapsed = 0:4:07:10 / Sat Apr 14 16:17:22 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10015,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10044,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10079,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10104,94434), 2 CTAs running
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(3,7,0) tid=(5,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10157,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10202,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10206,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10252,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10270,94434), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10314,94434), 2 CTAs running
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(2,4,0) tid=(10,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10358,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10367,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10390,94434), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 104934  inst.: 44221754 (ipc=545.3) sim_rate=2949 (inst/sec) elapsed = 0:4:09:55 / Sat Apr 14 16:20:07 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(5,4,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10591,94434), 2 CTAs running
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(6,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(6,5,0) tid=(9,8,0)
GPGPU-Sim uArch: cycles simulated: 105434  inst.: 44471917 (ipc=543.3) sim_rate=2933 (inst/sec) elapsed = 0:4:12:41 / Sat Apr 14 16:22:53 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(1,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(7,4,0) tid=(7,8,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(5,4,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 105934  inst.: 44737251 (ipc=542.8) sim_rate=2918 (inst/sec) elapsed = 0:4:15:28 / Sat Apr 14 16:25:40 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(2,5,0) tid=(9,5,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(4,7,0) tid=(10,7,0)
GPGPU-Sim uArch: cycles simulated: 106434  inst.: 44950933 (ipc=537.9) sim_rate=2900 (inst/sec) elapsed = 0:4:18:15 / Sat Apr 14 16:28:27 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,7,0) tid=(7,10,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(2,5,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 106934  inst.: 45181605 (ipc=534.9) sim_rate=2884 (inst/sec) elapsed = 0:4:21:04 / Sat Apr 14 16:31:16 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,4,0) tid=(6,15,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12944,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12983,94434), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107434  inst.: 45358726 (ipc=527.9) sim_rate=2864 (inst/sec) elapsed = 0:4:23:53 / Sat Apr 14 16:34:05 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13035,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13038,94434), 1 CTAs running
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(2,6,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13163,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13307,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13392,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13408,94434), 1 CTAs running
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(0,4,0) tid=(10,15,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13414,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13416,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13464,94434), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 107934  inst.: 45541444 (ipc=521.9) sim_rate=2845 (inst/sec) elapsed = 0:4:26:43 / Sat Apr 14 16:36:55 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13521,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13537,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13576,94434), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13748,94434), 2 CTAs running
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 108434  inst.: 45689039 (ipc=513.8) sim_rate=2829 (inst/sec) elapsed = 0:4:29:09 / Sat Apr 14 16:39:21 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(7,6,0) tid=(10,5,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(4,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 108934  inst.: 45832959 (ipc=506.0) sim_rate=2812 (inst/sec) elapsed = 0:4:31:35 / Sat Apr 14 16:41:47 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(4,7,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14923,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14954,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14959,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109434  inst.: 45952373 (ipc=497.1) sim_rate=2792 (inst/sec) elapsed = 0:4:34:17 / Sat Apr 14 16:44:29 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15064,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15156,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15177,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(7,6,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15473,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15496,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 109934  inst.: 46026096 (ipc=485.8) sim_rate=2778 (inst/sec) elapsed = 0:4:36:05 / Sat Apr 14 16:46:17 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15557,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15563,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15591,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 110434  inst.: 46074445 (ipc=473.7) sim_rate=2772 (inst/sec) elapsed = 0:4:36:56 / Sat Apr 14 16:47:08 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16060,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16065,94434), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16240,94434), 1 CTAs running
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(6,7,0) tid=(4,12,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16492,94434), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 110934  inst.: 46107693 (ipc=461.3) sim_rate=2767 (inst/sec) elapsed = 0:4:37:41 / Sat Apr 14 16:47:53 2018
GPGPU-Sim uArch: cycles simulated: 111434  inst.: 46144297 (ipc=449.9) sim_rate=2762 (inst/sec) elapsed = 0:4:38:26 / Sat Apr 14 16:48:38 2018
GPGPU-Sim uArch: cycles simulated: 111934  inst.: 46176314 (ipc=438.9) sim_rate=2756 (inst/sec) elapsed = 0:4:39:13 / Sat Apr 14 16:49:25 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(7,7,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 112434  inst.: 46193670 (ipc=427.7) sim_rate=2749 (inst/sec) elapsed = 0:4:40:00 / Sat Apr 14 16:50:12 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18092,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18165,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18249,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18289,94434), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 3.
Destroy streams for kernel 6: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 6 
gpu_sim_cycle = 18290
gpu_sim_insn = 7699119
gpu_ipc =     420.9469
gpu_tot_sim_cycle = 112724
gpu_tot_sim_insn = 46194714
gpu_tot_ipc =     409.8037
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 6406
gpu_stall_icnt2sh    = 8973
gpu_total_sim_rate=2746
RFC_cache:
	RFC_total_cache_accesses = 2599968
	RFC_total_cache_misses = 765407
	RFC_total_cache_miss_rate = 0.2944
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1121016
	L1I_total_cache_misses = 10333
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 892, Miss = 132, Miss_rate = 0.148, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[1]: Access = 928, Miss = 138, Miss_rate = 0.149, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[2]: Access = 879, Miss = 136, Miss_rate = 0.155, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 920, Miss = 138, Miss_rate = 0.150, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[4]: Access = 900, Miss = 143, Miss_rate = 0.159, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[5]: Access = 930, Miss = 142, Miss_rate = 0.153, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 882, Miss = 140, Miss_rate = 0.159, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 864, Miss = 139, Miss_rate = 0.161, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 900, Miss = 142, Miss_rate = 0.158, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 890, Miss = 141, Miss_rate = 0.158, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 846, Miss = 134, Miss_rate = 0.158, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[11]: Access = 868, Miss = 135, Miss_rate = 0.156, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[12]: Access = 856, Miss = 134, Miss_rate = 0.157, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 895, Miss = 136, Miss_rate = 0.152, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[14]: Access = 936, Miss = 141, Miss_rate = 0.151, Pending_hits = 101, Reservation_fails = 0
	L1D_total_cache_accesses = 13386
	L1D_total_cache_misses = 2071
	L1D_total_cache_miss_rate = 0.1547
	L1D_total_cache_pending_hits = 1528
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 179856
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0027
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1842957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 767435
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 179376
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 43
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110683
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10333
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4158, 4849, 5301, 6584, 5937, 5559, 5018, 4474, 3474, 4018, 4562, 4942, 4942, 4562, 4018, 3474, 3474, 4021, 4565, 4947, 4947, 4565, 4021, 3474, 3474, 4024, 4572, 4953, 3977, 3787, 3342, 3158, 
gpgpu_n_tot_thrd_icount = 67064064
gpgpu_n_tot_w_icount = 2095752
gpgpu_n_stall_shd_mem = 10902
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2028
gpgpu_n_mem_write_global = 1434
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 139968
gpgpu_n_store_insn = 5400
gpgpu_n_shmem_insn = 1620270
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4363992
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7482
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:276714	W0_Idle:132598	W0_Scoreboard:450304	W1:0	W2:516	W3:3864	W4:9438	W5:7452	W6:28344	W7:6984	W8:186900	W9:6984	W10:30900	W11:3390	W12:181536	W13:3390	W14:33384	W15:150	W16:202296	W17:72	W18:19596	W19:72	W20:193668	W21:72	W22:11592	W23:0	W24:200016	W25:0	W26:11592	W27:0	W28:184776	W29:0	W30:0	W31:0	W32:768768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16224 {8:2028,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78480 {40:1110,72:156,136:168,}
traffic_breakdown_coretomem[INST_ACC_R] = 5752 {8:719,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 275808 {136:2028,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11472 {8:1434,}
traffic_breakdown_memtocore[INST_ACC_R] = 97784 {136:719,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 677 
averagemflatency = 209 
max_icnt2mem_latency = 377 
max_icnt2sh_latency = 112723 
mrq_lat_table:63 	7 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2642 	701 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3340 	572 	132 	56 	73 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	746 	882 	342 	73 	0 	0 	0 	0 	0 	0 	172 	187 	358 	717 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	116 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4563         0         0         0         0         0         0         0         0      2143      2150         0         0         0         0 
dram[1]:      1296      6960         0         0         0         0         0         0         0         0      2141      2154         0         0         0         0 
dram[2]:      1618     12810         0         0         0         0         0         0         0         0      2176      2135         0         0         0         0 
dram[3]:      3432         0         0         0         0         0         0         0         0         0      2178      2131         0         0         0         0 
dram[4]:      4213         0         0         0         0         0         0         0         0         0      2140      2138         0         0         0         0 
dram[5]:      5478         0         0         0         0         0         0         0         0         0      2146      2137         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       11788     11100    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       11618     11586    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       13055     10663    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       11660     10989    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       15633     12497    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       16181     11489    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       539       497         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       413       579         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       593       607         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       408       621         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       606       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       677       508         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148791 n_nop=148755 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003764
n_activity=321 dram_eff=0.1745
bk0: 6a 148719i bk1: 4a 148768i bk2: 0a 148790i bk3: 0a 148790i bk4: 0a 148792i bk5: 0a 148792i bk6: 0a 148792i bk7: 0a 148792i bk8: 0a 148792i bk9: 0a 148792i bk10: 8a 148761i bk11: 10a 148756i bk12: 0a 148790i bk13: 0a 148790i bk14: 0a 148790i bk15: 0a 148790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114254
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148791 n_nop=148759 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003764
n_activity=254 dram_eff=0.2205
bk0: 4a 148771i bk1: 4a 148770i bk2: 0a 148789i bk3: 0a 148791i bk4: 0a 148791i bk5: 0a 148792i bk6: 0a 148792i bk7: 0a 148792i bk8: 0a 148792i bk9: 0a 148792i bk10: 8a 148763i bk11: 12a 148748i bk12: 0a 148790i bk13: 0a 148790i bk14: 0a 148790i bk15: 0a 148791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000114254
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148791 n_nop=148761 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.0003495
n_activity=264 dram_eff=0.197
bk0: 4a 148771i bk1: 2a 148774i bk2: 0a 148790i bk3: 0a 148790i bk4: 0a 148791i bk5: 0a 148791i bk6: 0a 148792i bk7: 0a 148792i bk8: 0a 148793i bk9: 0a 148793i bk10: 8a 148762i bk11: 12a 148752i bk12: 0a 148789i bk13: 0a 148789i bk14: 0a 148790i bk15: 0a 148790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000107533
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148791 n_nop=148766 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002957
n_activity=208 dram_eff=0.2115
bk0: 4a 148770i bk1: 0a 148790i bk2: 0a 148791i bk3: 0a 148791i bk4: 0a 148791i bk5: 0a 148791i bk6: 0a 148791i bk7: 0a 148792i bk8: 0a 148793i bk9: 0a 148793i bk10: 8a 148764i bk11: 10a 148754i bk12: 0a 148789i bk13: 0a 148789i bk14: 0a 148790i bk15: 0a 148790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000107533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148791 n_nop=148764 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003226
n_activity=197 dram_eff=0.2437
bk0: 4a 148770i bk1: 0a 148790i bk2: 0a 148790i bk3: 0a 148790i bk4: 0a 148791i bk5: 0a 148791i bk6: 0a 148791i bk7: 0a 148792i bk8: 0a 148792i bk9: 0a 148793i bk10: 12a 148750i bk11: 8a 148761i bk12: 0a 148789i bk13: 0a 148790i bk14: 0a 148791i bk15: 0a 148791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000120975
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=148791 n_nop=148764 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0003226
n_activity=185 dram_eff=0.2595
bk0: 4a 148770i bk1: 0a 148790i bk2: 0a 148790i bk3: 0a 148790i bk4: 0a 148791i bk5: 0a 148791i bk6: 0a 148791i bk7: 0a 148792i bk8: 0a 148792i bk9: 0a 148793i bk10: 12a 148751i bk11: 8a 148754i bk12: 0a 148789i bk13: 0a 148790i bk14: 0a 148791i bk15: 0a 148791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000120975

========= L2 cache stats =========
L2_cache_bank[0]: Access = 395, Miss = 7, Miss_rate = 0.018, Pending_hits = 19, Reservation_fails = 512
L2_cache_bank[1]: Access = 385, Miss = 7, Miss_rate = 0.018, Pending_hits = 21, Reservation_fails = 592
L2_cache_bank[2]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 554
L2_cache_bank[3]: Access = 307, Miss = 8, Miss_rate = 0.026, Pending_hits = 21, Reservation_fails = 400
L2_cache_bank[4]: Access = 371, Miss = 6, Miss_rate = 0.016, Pending_hits = 16, Reservation_fails = 513
L2_cache_bank[5]: Access = 389, Miss = 7, Miss_rate = 0.018, Pending_hits = 21, Reservation_fails = 367
L2_cache_bank[6]: Access = 277, Miss = 6, Miss_rate = 0.022, Pending_hits = 18, Reservation_fails = 462
L2_cache_bank[7]: Access = 262, Miss = 5, Miss_rate = 0.019, Pending_hits = 11, Reservation_fails = 172
L2_cache_bank[8]: Access = 562, Miss = 8, Miss_rate = 0.014, Pending_hits = 22, Reservation_fails = 555
L2_cache_bank[9]: Access = 242, Miss = 4, Miss_rate = 0.017, Pending_hits = 10, Reservation_fails = 301
L2_cache_bank[10]: Access = 493, Miss = 8, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 434
L2_cache_bank[11]: Access = 236, Miss = 4, Miss_rate = 0.017, Pending_hits = 12, Reservation_fails = 296
L2_total_cache_accesses = 4196
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0181
L2_total_cache_pending_hits = 208
L2_total_cache_reservation_fails = 5158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1434
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 652
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1545
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15214
icnt_total_pkts_simt_to_mem=6290
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.29875
	minimum = 6
	maximum = 34
Network latency average = 8.70215
	minimum = 6
	maximum = 34
Slowest packet = 7282
Flit latency average = 7.6356
	minimum = 6
	maximum = 34
Slowest flit = 18765
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00226394
	minimum = 0.00174959 (at node 26)
	maximum = 0.00442865 (at node 23)
Accepted packet rate average = 0.00226394
	minimum = 0.00174959 (at node 26)
	maximum = 0.00442865 (at node 23)
Injected flit rate average = 0.00556264
	minimum = 0.00295243 (at node 11)
	maximum = 0.0147075 (at node 23)
Accepted flit rate average= 0.00556264
	minimum = 0.00306178 (at node 18)
	maximum = 0.00754511 (at node 3)
Injected packet length average = 2.45707
Accepted packet length average = 2.45707
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 40 min, 19 sec (16819 sec)
gpgpu_simulation_rate = 2746 (inst/sec)
gpgpu_simulation_rate = 6 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400fa0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_iiiiffffff' to stream 0, gridDim= (8,8,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14calculate_tempiPfS_iiiiffffff'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(1,112724)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid: 256, end_tid: 512, initialized @(2,112724)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 512, end_tid: 768, initialized @(3,112724)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 768, end_tid:1024, initialized @(4,112724)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,1,0) tid=(9,15,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(6,0,0) tid=(9,9,0)
GPGPU-Sim uArch: cycles simulated: 113224  inst.: 46394842 (ipc=400.3) sim_rate=2730 (inst/sec) elapsed = 0:4:43:14 / Sat Apr 14 16:53:26 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(7,1,0) tid=(9,9,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 113724  inst.: 46644034 (ipc=449.3) sim_rate=2716 (inst/sec) elapsed = 0:4:46:10 / Sat Apr 14 16:56:22 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(4,3,0) tid=(13,2,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(0,2,0) tid=(1,14,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(1,7,0) tid=(13,6,0)
GPGPU-Sim uArch: cycles simulated: 114224  inst.: 46955294 (ipc=507.1) sim_rate=2706 (inst/sec) elapsed = 0:4:49:08 / Sat Apr 14 16:59:20 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(5,3,0) tid=(5,2,0)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(4,0,0) tid=(5,12,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(0,1,0) tid=(1,10,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(5,1,0) tid=(10,6,0)
GPGPU-Sim uArch: cycles simulated: 114724  inst.: 47324218 (ipc=564.8) sim_rate=2700 (inst/sec) elapsed = 0:4:52:05 / Sat Apr 14 17:02:17 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(4,3,0) tid=(13,0,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(0,1,0) tid=(12,11,0)
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(0,1,0) tid=(14,0,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(4,2,0) tid=(8,13,0)
GPGPU-Sim uArch: cycles simulated: 115224  inst.: 47690654 (ipc=598.4) sim_rate=2693 (inst/sec) elapsed = 0:4:55:03 / Sat Apr 14 17:05:15 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(4,5,0) tid=(15,9,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(6,2,0) tid=(4,14,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(3,2,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 115724  inst.: 47992693 (ipc=599.3) sim_rate=2684 (inst/sec) elapsed = 0:4:58:01 / Sat Apr 14 17:08:13 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(1,2,0) tid=(2,14,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(4,1,0) tid=(10,10,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(3,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 116224  inst.: 48314562 (ipc=605.7) sim_rate=2675 (inst/sec) elapsed = 0:5:01:01 / Sat Apr 14 17:11:13 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(6,2,0) tid=(3,10,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,4,0) tid=(11,14,0)
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(6,1,0) tid=(6,11,0)
GPGPU-Sim uArch: cycles simulated: 116724  inst.: 48605725 (ipc=602.8) sim_rate=2664 (inst/sec) elapsed = 0:5:04:01 / Sat Apr 14 17:14:13 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(15,6,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(4,3,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4226,112724), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 256, initialized @(4227,112724)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4281,112724), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 256, initialized @(4282,112724)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4346,112724), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 256, initialized @(4347,112724)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4361,112724), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 256, initialized @(4362,112724)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4460,112724), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 117224  inst.: 48916963 (ipc=604.9) sim_rate=2654 (inst/sec) elapsed = 0:5:07:05 / Sat Apr 14 17:17:17 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(2,7,0) tid=(3,11,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(3,1,0) tid=(3,10,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(3,1,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 117724  inst.: 49179414 (ipc=596.9) sim_rate=2642 (inst/sec) elapsed = 0:5:10:09 / Sat Apr 14 17:20:21 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(2,1,0) tid=(14,13,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(1,3,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5337,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5339,112724), 3 CTAs running
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,7,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 118224  inst.: 49503736 (ipc=601.6) sim_rate=2633 (inst/sec) elapsed = 0:5:13:17 / Sat Apr 14 17:23:29 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5593,112724), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5602,112724), 3 CTAs running
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(4,0,0) tid=(10,14,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(7,5,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5937,112724), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5991,112724), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118724  inst.: 49772934 (ipc=596.4) sim_rate=2624 (inst/sec) elapsed = 0:5:16:06 / Sat Apr 14 17:26:18 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(2,4,0) tid=(2,4,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6144,112724), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6226,112724), 3 CTAs running
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(3,0,0) tid=(9,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6282,112724), 3 CTAs running
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(1,3,0) tid=(14,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6479,112724), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6487,112724), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6493,112724), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119224  inst.: 50077147 (ipc=597.3) sim_rate=2617 (inst/sec) elapsed = 0:5:18:55 / Sat Apr 14 17:29:07 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6532,112724), 3 CTAs running
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6583,112724), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6594,112724), 2 CTAs running
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,5,0) tid=(2,13,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6808,112724), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6871,112724), 2 CTAs running
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(3,6,0) tid=(7,15,0)
GPGPU-Sim uArch: cycles simulated: 119724  inst.: 50372608 (ipc=596.8) sim_rate=2607 (inst/sec) elapsed = 0:5:21:56 / Sat Apr 14 17:32:08 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7049,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7212,112724), 3 CTAs running
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(6,3,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7277,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7358,112724), 1 CTAs running
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(7,3,0) tid=(12,15,0)
GPGPU-Sim uArch: cycles simulated: 120224  inst.: 50659853 (ipc=595.4) sim_rate=2598 (inst/sec) elapsed = 0:5:24:57 / Sat Apr 14 17:35:09 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7561,112724), 2 CTAs running
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(1,5,0) tid=(12,14,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7613,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7648,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7678,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7715,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7731,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7749,112724), 2 CTAs running
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(2,4,0) tid=(12,9,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7777,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7831,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7855,112724), 2 CTAs running
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7966,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 120724  inst.: 50904380 (ipc=588.7) sim_rate=2586 (inst/sec) elapsed = 0:5:27:59 / Sat Apr 14 17:38:11 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8038,112724), 1 CTAs running
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(2,4,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8207,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (8232,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8233,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8249,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8265,112724), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8266,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8312,112724), 1 CTAs running
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(6,6,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (8452,112724), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121224  inst.: 51145976 (ipc=582.5) sim_rate=2576 (inst/sec) elapsed = 0:5:30:51 / Sat Apr 14 17:41:03 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8510,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8517,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(5,6,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8618,112724), 1 CTAs running
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(7,5,0) tid=(7,9,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8847,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8918,112724), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 121724  inst.: 51337988 (ipc=571.5) sim_rate=2565 (inst/sec) elapsed = 0:5:33:28 / Sat Apr 14 17:43:40 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9137,112724), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9390,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,6,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9429,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9454,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9459,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122224  inst.: 51494660 (ipc=557.9) sim_rate=2555 (inst/sec) elapsed = 0:5:35:51 / Sat Apr 14 17:46:03 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9545,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9614,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9642,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9658,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9660,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9670,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: cycles simulated: 122724  inst.: 51545980 (ipc=535.1) sim_rate=2553 (inst/sec) elapsed = 0:5:36:28 / Sat Apr 14 17:46:40 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10018,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10389,112724), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z14calculate_tempiPfS_iiiiffffff').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z14calculate_tempiPfS_iiiiffffff' finished on shader 9.
Destroy streams for kernel 7: size 0
kernel_name = _Z14calculate_tempiPfS_iiiiffffff 
kernel_launch_uid = 7 
gpu_sim_cycle = 10390
gpu_sim_insn = 5361506
gpu_ipc =     516.0256
gpu_tot_sim_cycle = 123114
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     418.7681
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 6407
gpu_stall_icnt2sh    = 9016
gpu_total_sim_rate=2553
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 845042
	RFC_total_cache_miss_rate = 0.2960
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11211
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 976, Miss = 151, Miss_rate = 0.155, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[1]: Access = 997, Miss = 155, Miss_rate = 0.155, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[2]: Access = 903, Miss = 142, Miss_rate = 0.157, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 920, Miss = 138, Miss_rate = 0.150, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[4]: Access = 928, Miss = 149, Miss_rate = 0.161, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1005, Miss = 157, Miss_rate = 0.156, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 967, Miss = 157, Miss_rate = 0.162, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 944, Miss = 154, Miss_rate = 0.163, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 974, Miss = 156, Miss_rate = 0.160, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 934, Miss = 150, Miss_rate = 0.161, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 854, Miss = 136, Miss_rate = 0.159, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[11]: Access = 868, Miss = 135, Miss_rate = 0.156, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[12]: Access = 898, Miss = 143, Miss_rate = 0.159, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 975, Miss = 150, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1021, Miss = 158, Miss_rate = 0.155, Pending_hits = 101, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2231
	L1D_total_cache_miss_rate = 0.1575
	L1D_total_cache_pending_hits = 1529
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2018981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 847220
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223970
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11211
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4599, 5382, 5898, 7181, 6534, 6156, 5551, 4915, 3915, 4549, 5156, 5536, 5536, 5156, 4380, 3836, 3836, 4383, 4927, 5309, 5309, 4927, 4383, 3836, 3836, 4386, 4934, 5315, 4339, 4149, 3704, 3520, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2178
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305582	W0_Idle:143920	W0_Scoreboard:480699	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17424 {8:2178,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6360 {8:795,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 296208 {136:2178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108120 {136:795,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 677 
averagemflatency = 204 
max_icnt2mem_latency = 377 
max_icnt2sh_latency = 120579 
mrq_lat_table:63 	7 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2918 	701 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3607 	652 	137 	56 	73 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	838 	933 	349 	73 	0 	0 	0 	0 	0 	0 	172 	187 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	123 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4563         0         0         0         0         0         0         0         0      2143      2150         0         0         0         0 
dram[1]:      1296      6960         0         0         0         0         0         0         0         0      2141      2154         0         0         0         0 
dram[2]:      1618     12810         0         0         0         0         0         0         0         0      2176      2135         0         0         0         0 
dram[3]:      3432         0         0         0         0         0         0         0         0         0      2178      2131         0         0         0         0 
dram[4]:      4213         0         0         0         0         0         0         0         0         0      2140      2138         0         0         0         0 
dram[5]:      5478         0         0         0         0         0         0         0         0         0      2146      2137         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12541     11717    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12386     12082    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       13746     11165    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       12393     11548    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       16434     13272    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       17271     12179    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       539       497         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       413       579         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       593       607         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       408       621         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       606       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       677       508         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162469 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003446
n_activity=321 dram_eff=0.1745
bk0: 6a 162433i bk1: 4a 162482i bk2: 0a 162504i bk3: 0a 162504i bk4: 0a 162506i bk5: 0a 162506i bk6: 0a 162506i bk7: 0a 162506i bk8: 0a 162506i bk9: 0a 162506i bk10: 8a 162475i bk11: 10a 162470i bk12: 0a 162504i bk13: 0a 162504i bk14: 0a 162504i bk15: 0a 162504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104612
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162473 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003446
n_activity=254 dram_eff=0.2205
bk0: 4a 162485i bk1: 4a 162484i bk2: 0a 162503i bk3: 0a 162505i bk4: 0a 162505i bk5: 0a 162506i bk6: 0a 162506i bk7: 0a 162506i bk8: 0a 162506i bk9: 0a 162506i bk10: 8a 162477i bk11: 12a 162462i bk12: 0a 162504i bk13: 0a 162504i bk14: 0a 162504i bk15: 0a 162505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162475 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.00032
n_activity=264 dram_eff=0.197
bk0: 4a 162485i bk1: 2a 162488i bk2: 0a 162504i bk3: 0a 162504i bk4: 0a 162505i bk5: 0a 162505i bk6: 0a 162506i bk7: 0a 162506i bk8: 0a 162507i bk9: 0a 162507i bk10: 8a 162476i bk11: 12a 162466i bk12: 0a 162503i bk13: 0a 162503i bk14: 0a 162504i bk15: 0a 162504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.84585e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162480 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002708
n_activity=208 dram_eff=0.2115
bk0: 4a 162484i bk1: 0a 162504i bk2: 0a 162505i bk3: 0a 162505i bk4: 0a 162505i bk5: 0a 162505i bk6: 0a 162505i bk7: 0a 162506i bk8: 0a 162507i bk9: 0a 162507i bk10: 8a 162478i bk11: 10a 162468i bk12: 0a 162503i bk13: 0a 162503i bk14: 0a 162504i bk15: 0a 162504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.84585e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162478 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=197 dram_eff=0.2437
bk0: 4a 162484i bk1: 0a 162504i bk2: 0a 162504i bk3: 0a 162504i bk4: 0a 162505i bk5: 0a 162505i bk6: 0a 162505i bk7: 0a 162506i bk8: 0a 162506i bk9: 0a 162507i bk10: 12a 162464i bk11: 8a 162475i bk12: 0a 162503i bk13: 0a 162504i bk14: 0a 162505i bk15: 0a 162505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110766
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162478 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=185 dram_eff=0.2595
bk0: 4a 162484i bk1: 0a 162504i bk2: 0a 162504i bk3: 0a 162504i bk4: 0a 162505i bk5: 0a 162505i bk6: 0a 162505i bk7: 0a 162506i bk8: 0a 162506i bk9: 0a 162507i bk10: 12a 162465i bk11: 8a 162468i bk12: 0a 162503i bk13: 0a 162504i bk14: 0a 162505i bk15: 0a 162505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 432, Miss = 7, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 512
L2_cache_bank[1]: Access = 420, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 592
L2_cache_bank[2]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 554
L2_cache_bank[3]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 21, Reservation_fails = 400
L2_cache_bank[4]: Access = 405, Miss = 6, Miss_rate = 0.015, Pending_hits = 16, Reservation_fails = 513
L2_cache_bank[5]: Access = 424, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 367
L2_cache_bank[6]: Access = 297, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 462
L2_cache_bank[7]: Access = 281, Miss = 5, Miss_rate = 0.018, Pending_hits = 11, Reservation_fails = 172
L2_cache_bank[8]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 22, Reservation_fails = 555
L2_cache_bank[9]: Access = 263, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 301
L2_cache_bank[10]: Access = 537, Miss = 8, Miss_rate = 0.015, Pending_hits = 19, Reservation_fails = 434
L2_cache_bank[11]: Access = 255, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 296
L2_total_cache_accesses = 4548
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 208
L2_total_cache_reservation_fails = 5158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1545
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16470
icnt_total_pkts_simt_to_mem=6918
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2102
	minimum = 6
	maximum = 44
Network latency average = 9.33097
	minimum = 6
	maximum = 44
Slowest packet = 8527
Flit latency average = 8.08068
	minimum = 6
	maximum = 40
Slowest flit = 21831
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00250954
	minimum = 0.000288739 (at node 3)
	maximum = 0.00452358 (at node 23)
Accepted packet rate average = 0.00250954
	minimum = 0.000288739 (at node 3)
	maximum = 0.00452358 (at node 23)
Injected flit rate average = 0.00671586
	minimum = 0.000288739 (at node 3)
	maximum = 0.0156882 (at node 23)
Accepted flit rate average= 0.00671586
	minimum = 0.0014437 (at node 3)
	maximum = 0.0118383 (at node 0)
Injected packet length average = 2.67614
Accepted packet length average = 2.67614
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 36 min, 32 sec (20192 sec)
gpgpu_simulation_rate = 2553 (inst/sec)
gpgpu_simulation_rate = 6 (cycle/sec)
timer: 52436536417660
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 123114
gpu_tot_sim_insn = 51556220
gpu_tot_ipc =     418.7681
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 6407
gpu_stall_icnt2sh    = 9016
gpu_total_sim_rate=2553
RFC_cache:
	RFC_total_cache_accesses = 2855126
	RFC_total_cache_misses = 845042
	RFC_total_cache_miss_rate = 0.2960
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1235181
	L1I_total_cache_misses = 11211
	L1I_total_cache_miss_rate = 0.0091
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 976, Miss = 151, Miss_rate = 0.155, Pending_hits = 106, Reservation_fails = 0
	L1D_cache_core[1]: Access = 997, Miss = 155, Miss_rate = 0.155, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[2]: Access = 903, Miss = 142, Miss_rate = 0.157, Pending_hits = 107, Reservation_fails = 0
	L1D_cache_core[3]: Access = 920, Miss = 138, Miss_rate = 0.150, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[4]: Access = 928, Miss = 149, Miss_rate = 0.161, Pending_hits = 100, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1005, Miss = 157, Miss_rate = 0.156, Pending_hits = 109, Reservation_fails = 0
	L1D_cache_core[6]: Access = 967, Miss = 157, Miss_rate = 0.162, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[7]: Access = 944, Miss = 154, Miss_rate = 0.163, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[8]: Access = 974, Miss = 156, Miss_rate = 0.160, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[9]: Access = 934, Miss = 150, Miss_rate = 0.161, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 854, Miss = 136, Miss_rate = 0.159, Pending_hits = 104, Reservation_fails = 0
	L1D_cache_core[11]: Access = 868, Miss = 135, Miss_rate = 0.156, Pending_hits = 101, Reservation_fails = 0
	L1D_cache_core[12]: Access = 898, Miss = 143, Miss_rate = 0.159, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[13]: Access = 975, Miss = 150, Miss_rate = 0.154, Pending_hits = 99, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1021, Miss = 158, Miss_rate = 0.155, Pending_hits = 101, Reservation_fails = 0
	L1D_total_cache_accesses = 14164
	L1D_total_cache_misses = 2231
	L1D_total_cache_miss_rate = 0.1575
	L1D_total_cache_pending_hits = 1529
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 201477
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3420
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2018981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1529
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 847220
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 200997
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 53
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223970
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 11211
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4599, 5382, 5898, 7181, 6534, 6156, 5551, 4915, 3915, 4549, 5156, 5536, 5536, 5156, 4380, 3836, 3836, 4383, 4927, 5309, 5309, 4927, 4383, 3836, 3836, 4386, 4934, 5315, 4339, 4149, 3704, 3520, 
gpgpu_n_tot_thrd_icount = 73846816
gpgpu_n_tot_w_icount = 2307713
gpgpu_n_stall_shd_mem = 11330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2178
gpgpu_n_mem_write_global = 1560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 146696
gpgpu_n_store_insn = 6300
gpgpu_n_shmem_insn = 1687352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4947088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3420
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3420
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7910
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:305582	W0_Idle:143920	W0_Scoreboard:480699	W1:322	W2:1221	W3:4186	W4:10999	W5:7452	W6:29393	W7:7306	W8:187956	W9:7628	W10:31580	W11:3719	W12:183023	W13:3397	W14:34732	W15:150	W16:229213	W17:79	W18:21313	W19:86	W20:219022	W21:72	W22:12626	W23:0	W24:224980	W25:7	W26:11592	W27:0	W28:209183	W29:0	W30:0	W31:0	W32:866476
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17424 {8:2178,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88320 {40:1158,72:198,136:204,}
traffic_breakdown_coretomem[INST_ACC_R] = 6360 {8:795,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 296208 {136:2178,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12480 {8:1560,}
traffic_breakdown_memtocore[INST_ACC_R] = 108120 {136:795,}
maxmrqlatency = 12 
maxdqlatency = 0 
maxmflatency = 677 
averagemflatency = 204 
max_icnt2mem_latency = 377 
max_icnt2sh_latency = 120579 
mrq_lat_table:63 	7 	0 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2918 	701 	134 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3607 	652 	137 	56 	73 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	838 	933 	349 	73 	0 	0 	0 	0 	0 	0 	172 	187 	358 	843 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	123 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       300      4563         0         0         0         0         0         0         0         0      2143      2150         0         0         0         0 
dram[1]:      1296      6960         0         0         0         0         0         0         0         0      2141      2154         0         0         0         0 
dram[2]:      1618     12810         0         0         0         0         0         0         0         0      2176      2135         0         0         0         0 
dram[3]:      3432         0         0         0         0         0         0         0         0         0      2178      2131         0         0         0         0 
dram[4]:      4213         0         0         0         0         0         0         0         0         0      2140      2138         0         0         0         0 
dram[5]:      5478         0         0         0         0         0         0         0         0         0      2146      2137         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 76/23 = 3.304348
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         2         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[2]:         2         1         0         0         0         0         0         0         0         0         4         6         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[5]:         2         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 76
min_bank_accesses = 0!
chip skew: 14/11 = 1.27
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300         0    none      none      none      none      none      none      none      none       12541     11717    none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none       12386     12082    none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none       13746     11165    none      none      none      none  
dram[3]:          0    none      none      none      none      none      none      none      none      none       12393     11548    none      none      none      none  
dram[4]:          0    none      none      none      none      none      none      none      none      none       16434     13272    none      none      none      none  
dram[5]:          0    none      none      none      none      none      none      none      none      none       17271     12179    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       539       497         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       413       579         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0       593       607         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       408       621         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       606       579         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       677       508         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162469 n_act=6 n_pre=2 n_req=14 n_rd=28 n_write=0 bw_util=0.0003446
n_activity=321 dram_eff=0.1745
bk0: 6a 162433i bk1: 4a 162482i bk2: 0a 162504i bk3: 0a 162504i bk4: 0a 162506i bk5: 0a 162506i bk6: 0a 162506i bk7: 0a 162506i bk8: 0a 162506i bk9: 0a 162506i bk10: 8a 162475i bk11: 10a 162470i bk12: 0a 162504i bk13: 0a 162504i bk14: 0a 162504i bk15: 0a 162504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104612
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162473 n_act=4 n_pre=0 n_req=14 n_rd=28 n_write=0 bw_util=0.0003446
n_activity=254 dram_eff=0.2205
bk0: 4a 162485i bk1: 4a 162484i bk2: 0a 162503i bk3: 0a 162505i bk4: 0a 162505i bk5: 0a 162506i bk6: 0a 162506i bk7: 0a 162506i bk8: 0a 162506i bk9: 0a 162506i bk10: 8a 162477i bk11: 12a 162462i bk12: 0a 162504i bk13: 0a 162504i bk14: 0a 162504i bk15: 0a 162505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000104612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162475 n_act=4 n_pre=0 n_req=13 n_rd=26 n_write=0 bw_util=0.00032
n_activity=264 dram_eff=0.197
bk0: 4a 162485i bk1: 2a 162488i bk2: 0a 162504i bk3: 0a 162504i bk4: 0a 162505i bk5: 0a 162505i bk6: 0a 162506i bk7: 0a 162506i bk8: 0a 162507i bk9: 0a 162507i bk10: 8a 162476i bk11: 12a 162466i bk12: 0a 162503i bk13: 0a 162503i bk14: 0a 162504i bk15: 0a 162504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.84585e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162480 n_act=3 n_pre=0 n_req=11 n_rd=22 n_write=0 bw_util=0.0002708
n_activity=208 dram_eff=0.2115
bk0: 4a 162484i bk1: 0a 162504i bk2: 0a 162505i bk3: 0a 162505i bk4: 0a 162505i bk5: 0a 162505i bk6: 0a 162505i bk7: 0a 162506i bk8: 0a 162507i bk9: 0a 162507i bk10: 8a 162478i bk11: 10a 162468i bk12: 0a 162503i bk13: 0a 162503i bk14: 0a 162504i bk15: 0a 162504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.84585e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162478 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=197 dram_eff=0.2437
bk0: 4a 162484i bk1: 0a 162504i bk2: 0a 162504i bk3: 0a 162504i bk4: 0a 162505i bk5: 0a 162505i bk6: 0a 162505i bk7: 0a 162506i bk8: 0a 162506i bk9: 0a 162507i bk10: 12a 162464i bk11: 8a 162475i bk12: 0a 162503i bk13: 0a 162504i bk14: 0a 162505i bk15: 0a 162505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110766
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=162505 n_nop=162478 n_act=3 n_pre=0 n_req=12 n_rd=24 n_write=0 bw_util=0.0002954
n_activity=185 dram_eff=0.2595
bk0: 4a 162484i bk1: 0a 162504i bk2: 0a 162504i bk3: 0a 162504i bk4: 0a 162505i bk5: 0a 162505i bk6: 0a 162505i bk7: 0a 162506i bk8: 0a 162506i bk9: 0a 162507i bk10: 12a 162465i bk11: 8a 162468i bk12: 0a 162503i bk13: 0a 162504i bk14: 0a 162505i bk15: 0a 162505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000110766

========= L2 cache stats =========
L2_cache_bank[0]: Access = 432, Miss = 7, Miss_rate = 0.016, Pending_hits = 19, Reservation_fails = 512
L2_cache_bank[1]: Access = 420, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 592
L2_cache_bank[2]: Access = 298, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 554
L2_cache_bank[3]: Access = 327, Miss = 8, Miss_rate = 0.024, Pending_hits = 21, Reservation_fails = 400
L2_cache_bank[4]: Access = 405, Miss = 6, Miss_rate = 0.015, Pending_hits = 16, Reservation_fails = 513
L2_cache_bank[5]: Access = 424, Miss = 7, Miss_rate = 0.017, Pending_hits = 21, Reservation_fails = 367
L2_cache_bank[6]: Access = 297, Miss = 6, Miss_rate = 0.020, Pending_hits = 18, Reservation_fails = 462
L2_cache_bank[7]: Access = 281, Miss = 5, Miss_rate = 0.018, Pending_hits = 11, Reservation_fails = 172
L2_cache_bank[8]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 22, Reservation_fails = 555
L2_cache_bank[9]: Access = 263, Miss = 4, Miss_rate = 0.015, Pending_hits = 10, Reservation_fails = 301
L2_cache_bank[10]: Access = 537, Miss = 8, Miss_rate = 0.015, Pending_hits = 19, Reservation_fails = 434
L2_cache_bank[11]: Access = 255, Miss = 4, Miss_rate = 0.016, Pending_hits = 12, Reservation_fails = 296
L2_total_cache_accesses = 4548
L2_total_cache_misses = 76
L2_total_cache_miss_rate = 0.0167
L2_total_cache_pending_hits = 208
L2_total_cache_reservation_fails = 5158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3504
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1560
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 728
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 50
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1545
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16470
icnt_total_pkts_simt_to_mem=6918
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
total_error=0.000000667
avg_error=0.000000001

PASSED
