read -sv run_verilog_mid/adder_32b_17_92_9bd784ecb4280aa60fb6a4ed2ff25b52.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_92_9bd784ecb4280aa60fb6a4ed2ff25b52_yosys.v
