INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/ClkDiv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorInterface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sources_1/new/StepMotorState.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorState
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/project_4/project_4.srcs/sim_1/new/StepMotorInterface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StepMotorInterface_tb
