
---------- Begin Simulation Statistics ----------
final_tick                                 2068863500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124003                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726116                       # Number of bytes of host memory used
host_op_rate                                   228092                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.86                       # Real time elapsed on the host
host_tick_rate                               67046553                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826356                       # Number of instructions simulated
sim_ops                                       7038256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002069                       # Number of seconds simulated
sim_ticks                                  2068863500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5087351                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3573718                       # number of cc regfile writes
system.cpu.committedInsts                     3826356                       # Number of Instructions Simulated
system.cpu.committedOps                       7038256                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.081376                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.081376                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216525                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142813                       # number of floating regfile writes
system.cpu.idleCycles                          141138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83543                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   979249                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.215698                       # Inst execution rate
system.cpu.iew.exec_refs                      1560567                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     483873                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  380134                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1215358                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                232                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8544                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               618208                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10325081                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1076694                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            170762                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9167955                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4557                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                109308                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80129                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                115485                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            346                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46350                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37193                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12899383                       # num instructions consuming a value
system.cpu.iew.wb_count                       9058540                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532502                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6868951                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.189255                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9116720                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15157411                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8734297                       # number of integer regfile writes
system.cpu.ipc                               0.924748                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.924748                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181704      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6844022     73.29%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20594      0.22%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632012      6.77%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1295      0.01%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31509      0.34%     82.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12010      0.13%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8706      0.09%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             541      0.01%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             241      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1026065     10.99%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447077      4.79%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76639      0.82%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          52608      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9338717                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  226416                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              434983                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       194944                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             353990                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      138972                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014881                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  111213     80.03%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    466      0.34%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     56      0.04%     80.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    90      0.06%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3579      2.58%     83.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4986      3.59%     86.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12702      9.14%     95.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5880      4.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9069569                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22395675                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8863596                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13258220                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10322406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9338717                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2675                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3286819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17662                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2460                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4190009                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3996590                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.336671                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.362954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1489090     37.26%     37.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              332494      8.32%     45.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              474692     11.88%     57.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              451412     11.29%     68.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              400577     10.02%     78.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309825      7.75%     86.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              288144      7.21%     93.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              180542      4.52%     98.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69814      1.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3996590                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.256967                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            224542                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           153812                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1215358                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              618208                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3396407                       # number of misc regfile reads
system.cpu.numCycles                          4137728                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5101                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        35845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        72715                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            108                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2056                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           39                       # Transaction distribution
system.membus.trans_dist::CleanEvict              194                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2812                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2056                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9969                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9969                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9969                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       314048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       314048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  314048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4868                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4868    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4868                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6276500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25785500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26639                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1382                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10230                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10652                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15988                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31442                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        78142                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                109584                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1330560                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3253440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4584000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             332                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            37202                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055030                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  37089     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    113      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              37202                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           71113500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          39327499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15979494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 8866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23134                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32000                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8866                       # number of overall hits
system.l2.overall_hits::.cpu.data               23134                       # number of overall hits
system.l2.overall_hits::total                   32000                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1786                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3084                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4870                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1786                       # number of overall misses
system.l2.overall_misses::.cpu.data              3084                       # number of overall misses
system.l2.overall_misses::total                  4870                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    140498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    235315500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        375813500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    140498000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    235315500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       375813500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            10652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            26218                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36870                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           10652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           26218                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36870                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.167668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.117629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132086                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.167668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.117629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132086                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78666.293393                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76302.042802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77169.096509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78666.293393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76302.042802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77169.096509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  39                       # number of writebacks
system.l2.writebacks::total                        39                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4869                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    122648000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    204391000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    327039000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    122648000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    204391000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    327039000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.167668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.117591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132059                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.167668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.117591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132059                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68671.892497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66296.140123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67167.590881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68671.892497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66296.140123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67167.590881                       # average overall mshr miss latency
system.l2.replacements                            332                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        24617                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24617                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24617                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        10137                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10137                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        10137                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10137                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             9                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              7418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7418                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    212485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     212485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.274878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274878                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75563.655761                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75563.655761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    184365000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    184365000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.274878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65563.655761                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65563.655761                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1786                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1786                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    140498000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140498000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        10652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.167668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.167668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78666.293393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78666.293393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    122648000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122648000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.167668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.167668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68671.892497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68671.892497                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22830500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22830500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83935.661765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83935.661765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.016950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.016950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73896.678967                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73896.678967                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3587.162261                       # Cycle average of tags in use
system.l2.tags.total_refs                       72699                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4949                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.689634                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.795210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1314.823440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2242.543611                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.160501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.273748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.437886                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4617                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4073                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.563599                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    150369                       # Number of tag accesses
system.l2.tags.data_accesses                   150369                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003979700500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10229                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 15                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4868                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         39                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4868                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       39                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4868                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   39                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           4797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   4797.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  311552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    150.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2068786000                       # Total gap between requests
system.mem_ctrls.avgGap                     421598.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       196928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         1024                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 55218722.743187263608                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 95186560.157303765416                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 494957.738874507661                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1785                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3083                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           39                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     49248250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     78046250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  14963932500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27590.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25315.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 383690576.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       197312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        311552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         2496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         2496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1785                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3083                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4868                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           39                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            39                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     55218723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     95372169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        150590892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     55218723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     55218723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1206459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1206459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1206459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     55218723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     95372169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       151797352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4862                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  16                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          521                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                36132000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24310000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          127294500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7431.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26181.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3960                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 12                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   346.517357                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   219.553345                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   319.286714                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          250     28.00%     28.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          209     23.40%     51.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          120     13.44%     64.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           69      7.73%     72.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           60      6.72%     79.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           43      4.82%     84.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           28      3.14%     87.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           25      2.80%     90.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           89      9.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                311168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               1024                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              150.405283                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.494958                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2841720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1480050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14451360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         20880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 162879600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    273372570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    564235200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1019281380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.676960                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1464171500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     68900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    535792000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3627120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1908885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20263320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         62640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 162879600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    280680540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    558081120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1027503225                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.651048                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1448129250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     68900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    551834250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80129                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1124900                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  538311                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            801                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1525519                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                726930                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10902241                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   790                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 229509                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  49198                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 346133                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31423                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14769918                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29415081                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18388673                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254420                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881074                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4888838                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1214131                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       904348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           904348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       904348                       # number of overall hits
system.cpu.icache.overall_hits::total          904348                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        12117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        12117                       # number of overall misses
system.cpu.icache.overall_misses::total         12117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    311681999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    311681999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    311681999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    311681999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       916465                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       916465                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       916465                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       916465                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25722.703557                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25722.703557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25722.703557                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25722.703557                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          525                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        10139                       # number of writebacks
system.cpu.icache.writebacks::total             10139                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1465                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1465                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1465                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1465                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        10652                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10652                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10652                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10652                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    250558499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    250558499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    250558499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    250558499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011623                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011623                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011623                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011623                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23522.202309                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23522.202309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23522.202309                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23522.202309                       # average overall mshr miss latency
system.cpu.icache.replacements                  10139                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       904348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          904348                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        12117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    311681999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    311681999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       916465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       916465                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25722.703557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25722.703557                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1465                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1465                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    250558499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    250558499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011623                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23522.202309                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23522.202309                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.201422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              914999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10651                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.907333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.201422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1843581                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1843581                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       80935                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  422556                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1086                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 346                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 255094                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  598                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    154                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1079994                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      484586                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           421                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           263                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      916856                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           552                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   998007                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1241742                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1384314                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                292398                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80129                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               694090                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3942                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11206781                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 16963                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13358846                       # The number of ROB reads
system.cpu.rob.writes                        20941629                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1274074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1274074                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1281827                       # number of overall hits
system.cpu.dcache.overall_hits::total         1281827                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79979                       # number of overall misses
system.cpu.dcache.overall_misses::total         79979                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1077198997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1077198997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1077198997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1077198997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1353434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1353434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1361806                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1361806                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058730                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058730                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13573.576071                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13573.576071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13468.522950                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13468.522950                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               216                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.287037                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24617                       # number of writebacks
system.cpu.dcache.writebacks::total             24617                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53580                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        25780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25780                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26218                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26218                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    514694498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    514694498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    520017998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    520017998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019048                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019048                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019252                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019252                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19964.875795                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19964.875795                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19834.388512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19834.388512                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25706                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       920493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          920493                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        69123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         69123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    760063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    760063000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       989616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       989616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.069848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069848                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10995.804580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10995.804580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    207978000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    207978000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13374.790997                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13374.790997                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       353581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         353581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    317135997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    317135997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028138                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30979.388200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30979.388200                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10230                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    306716498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    306716498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028118                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29982.062366                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29982.062366                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7753                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7753                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          619                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          619                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8372                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8372                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.073937                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.073937                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          438                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          438                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5323500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5323500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.052317                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.052317                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12154.109589                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12154.109589                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.420385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1308045                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26218                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.891105                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.420385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.965665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2749830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2749830                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2068863500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1373445                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1200932                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80571                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               743978                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  738029                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.200380                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40753                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15027                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10976                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4051                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          768                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3207243                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77081                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3548036                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.983705                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.640121                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1537635     43.34%     43.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          655068     18.46%     61.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          310301      8.75%     70.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          327440      9.23%     79.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151681      4.28%     84.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68690      1.94%     85.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49043      1.38%     87.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49590      1.40%     88.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          398588     11.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3548036                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826356                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038256                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155916                       # Number of memory references committed
system.cpu.commit.loads                        792802                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810703                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818561                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29676                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138402      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5098842     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20119      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765044     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343517      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038256                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        398588                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826356                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038256                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1180044                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6634838                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1373445                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             789758                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2729860                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  167880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  348                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2333                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    916465                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30313                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3996590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.956156                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.448301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2053922     51.39%     51.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84330      2.11%     53.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   151133      3.78%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165150      4.13%     61.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   121421      3.04%     64.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151394      3.79%     68.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137583      3.44%     71.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   188909      4.73%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   942748     23.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3996590                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.331932                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.603498                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
