{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### circuit\n",
    "+ Synchronous circuit: governed by a global clock signal\n",
    "+ Asynchronous circuit: change states only through the inputs received by them"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Gate\n",
    "\n",
    "**NOR**\n",
    "Inverted or gate, i.e., $Q = \\neg{(A \\lor B)}$\n",
    "<img src=\"https://upload.wikimedia.org/wikipedia/commons/c/c6/NOR_ANSI_Labelled.svg\" width=150/>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Modules\n",
    "#### Flip-flop\n",
    "+ 2 stable states, controlled by control inputs\n",
    "+ store a single bit\n",
    "\n",
    "\n",
    "**types**\n",
    "+ asynchronous => latch\n",
    "+ synchronous => flip-flop\n",
    "\n",
    "\n",
    "**SR NOR Latch**\n",
    "\n",
    "+ S: Set\n",
    "+ R: Reset\n",
    "\n",
    "Important:\n",
    "+ $S=1, R=1$ => not allowed \n",
    "+ $S=0, R=0$ OR $S=1 \\rightarrow 0, R=0$ OR $R=1 \\rightarrow 0, S=0$ => Q remains unchanged\n",
    "+ $S=1$ => $Q=1, \\bar{Q}=0$\n",
    "+ $R=1$ => $Q=0, \\bar{Q}=1$\n",
    "\n",
    "<img src=\"https://upload.wikimedia.org/wikipedia/commons/c/c6/R-S_mk2.gif\" width=150/>\n",
    "\n",
    "#### Multiplexer\n",
    "A combinational logic circuit designed to switch one of several input lines to a single common output line.\n",
    "\n",
    "\n",
    "For level sensitive 2:1 multiplexer (Sel means select input):\n",
    "<img src=\"https://upload.wikimedia.org/wikipedia/commons/b/b2/Multiplexer2.png\" width=350/>\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog\n",
    "\n",
    "**modules**\n",
    "Things with inputs, outputs and internal logic workings. A rough equivalents of functions with returns in other programming languages.\n",
    "\n",
    "Inputs and outputs can also be called *ports*.\n",
    "\n",
    "Bi-directional ports are defined as *inout*.\n",
    "\n",
    "**Signal**\n",
    "vector signal: `inout [7:0] address`(little-endian convention, i.e, start with 0 at the rightmost bit to begin the vector, while `[0:7]` represents big-endian)\n",
    "\n",
    "\n",
    "**Data Type**\n",
    "no data types, but two kinds of drives in hardware world\n",
    "+ wire: connect two points\n",
    "+ register: store a value (signed, unsigned, floating point, etc)\n",
    "\n",
    "**Numbers**\n",
    "`x'[b|h]y` where `x` is the number of bits to store them, `b` or `h` means binary and hexadecimal prespectively and `y` is the exact value.\n",
    "+ `1'b0`: binary 0\n",
    "+ `16'hDEAD`: Hexadecimal\n",
    "\n",
    "**Initial Blocks**\n",
    "Executed once at the beginning of simulation (i.e., when time = 0)\n",
    "```\n",
    "initial begin\n",
    "    clk = 0;\n",
    "    reset = 0;\n",
    "    req_0 = 0;\n",
    "    req_1 = 0;\n",
    "end\n",
    "```\n",
    "\n",
    "**always Blocks**\n",
    "+ `@`: indicates that the condition is inside the parameters after `@`. The block is triggered \"at\" this condition.\n",
    "\n",
    "cannot drive wire data, but can drive reg and integer data types\n",
    "\n",
    "+ \"always\" means that whenever input variables changed, the codes are executed\n",
    "+ sensitive list: 2 types\n",
    "    + level sensitive: for combinational circuits(combinational circuits are time independent, i.e., not rely on clock cycles)\n",
    "    + edge sensitive: for flip-flops\n",
    "\n",
    "\n",
    "For level sensitive:\n",
    "```\n",
    "always @ (a or b or sel)\n",
    "begin\n",
    "    y = 0;\n",
    "    if (sel == 0); begin\n",
    "        y = a;\n",
    "    end else begin\n",
    "        y = b;\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "For edge sensitive:\n",
    "```\n",
    "always @ (posedge clk)\n",
    "if (reset == 0) begin\n",
    "    y <= 0;\n",
    "end else if (sel == 0) begin\n",
    "    y <= a;\n",
    "end else begin\n",
    "    y <= b;\n",
    "end\n",
    "```\n",
    "Every time when clock makes the transition from 0 to 1 (posedge), we check if reset is is asserted(synchronous reset), then we go no with normal logic.\n",
    "\n",
    "+ `=`: blocking assignment. Executes codes sequentially inside a begin/end.\n",
    "+ `<=`: nonblocking assignment. Execute codes in parallel.\n",
    "\n",
    "However, we can have an always block without sensitive list:\n",
    "```\n",
    "always begin\n",
    "    #5 clk=~clk;\n",
    "end\n",
    "```\n",
    "+ `#5`: delays execution by 5 time units"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
