ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 09, 2019 at 15:21:02 CST
ncverilog
	+access+rwc
	testbench.v
file: testbench.v
	module worklib.adder4:v
		errors: 0, warnings: 0
	module worklib.fulladder:v
		errors: 0, warnings: 0
	module worklib.xor4:v
		errors: 0, warnings: 0
adder4 a2(sum_withoutP,{0,0,0,0},op,sum,c_out);
                        |
ncvlog: *E,NONOWD (addSub4.v,10|24): Illegal use of a constant without an explicit width specification [4.1.14(IEEE)].
(`include file: addSub4.v line 12, file: testbench.v line 4)
adder4 a2(sum_withoutP,{0,0,0,0},op,sum,c_out);
                          |
ncvlog: *E,NONOWD (addSub4.v,10|26): Illegal use of a constant without an explicit width specification [4.1.14(IEEE)].
(`include file: addSub4.v line 12, file: testbench.v line 4)
adder4 a2(sum_withoutP,{0,0,0,0},op,sum,c_out);
                            |
ncvlog: *E,NONOWD (addSub4.v,10|28): Illegal use of a constant without an explicit width specification [4.1.14(IEEE)].
(`include file: addSub4.v line 12, file: testbench.v line 4)
adder4 a2(sum_withoutP,{0,0,0,0},op,sum,c_out);
                              |
ncvlog: *E,NONOWD (addSub4.v,10|30): Illegal use of a constant without an explicit width specification [4.1.14(IEEE)].
(`include file: addSub4.v line 12, file: testbench.v line 4)
	module worklib.addSub4:v
		errors: 4, warnings: 0
	module worklib.testbench:v
		errors: 0, warnings: 0
ncverilog: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	ncverilog	15.20-s039: Exiting on Oct 09, 2019 at 15:21:02 CST  (total: 00:00:00)
