// Seed: 3152769730
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  `define pp_3 0
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd59
) (
    input wor _id_0[-1 : id_0],
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3
    , id_10,
    output tri1 id_4,
    output tri0 id_5,
    input wand id_6,
    output logic id_7,
    input tri1 id_8
);
  always
    if (1)
      if (1) id_7 <= 1'b0 & -1;
      else id_7 <= -1;
  module_0 modCall_1 (
      id_3,
      id_8
  );
  wire id_11;
  ;
endmodule
