<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: R600OptimizeVectorRegisters.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">R600OptimizeVectorRegisters.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="R600InstrInfo_8h_source.html">R600InstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="AMDGPUSubtarget_8h_source.html">AMDGPUSubtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="DFAPacketizer_8h_source.html">llvm/CodeGen/DFAPacketizer.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineLoopInfo_8h_source.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="CodeGen_2Passes_8h_source.html">llvm/CodeGen/Passes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="raw__ostream_8h_source.html">llvm/Support/raw_ostream.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for R600OptimizeVectorRegisters.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="R600OptimizeVectorRegisters_8cpp__incl.png" border="0" usemap="#R600OptimizeVectorRegisters_8cpp" alt=""/></div>
<map name="R600OptimizeVectorRegisters_8cpp" id="R600OptimizeVectorRegisters_8cpp">
<area shape="rect" id="node2" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="3934,80,4095,107"/><area shape="rect" id="node3" href="raw__ostream_8h.html" title="llvm/Support/raw_ostream.h" alt="" coords="3072,341,3275,367"/><area shape="rect" id="node10" href="AMDGPU_8h.html" title="AMDGPU.h" alt="" coords="513,162,605,189"/><area shape="rect" id="node18" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="3483,80,3600,107"/><area shape="rect" id="node23" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="1513,80,1669,107"/><area shape="rect" id="node34" href="DFAPacketizer_8h.html" title="llvm/CodeGen/DFAPacketizer.h" alt="" coords="2605,162,2821,189"/><area shape="rect" id="node35" href="MachineDominators_8h.html" title="llvm/CodeGen/MachineDominators.h" alt="" coords="2899,80,3154,107"/><area shape="rect" id="node37" href="MachineFunctionPass_8h.html" title="llvm/CodeGen/MachineFunction\lPass.h" alt="" coords="1768,244,1989,285"/><area shape="rect" id="node40" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="2334,155,2530,196"/><area shape="rect" id="node42" href="MachineLoopInfo_8h.html" title="llvm/CodeGen/MachineLoop\lInfo.h" alt="" coords="1899,155,2098,196"/><area shape="rect" id="node44" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="807,155,1025,196"/><area shape="rect" id="node50" href="CodeGen_2Passes_8h.html" title="llvm/CodeGen/Passes.h" alt="" coords="185,162,356,189"/><area shape="rect" id="node4" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="1103,497,1254,524"/><area shape="rect" id="node7" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1666,497,1841,524"/><area shape="rect" id="node11" href="TargetRegistry_8h.html" title="llvm/Support/TargetRegistry.h" alt="" coords="267,251,474,278"/><area shape="rect" id="node16" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="45,251,243,278"/><area shape="rect" id="node12" href="include_2llvm-c_2Disassembler_8h.html" title="llvm&#45;c/Disassembler.h" alt="" coords="725,341,888,367"/><area shape="rect" id="node13" href="Triple_8h.html" title="llvm/ADT/Triple.h" alt="" coords="321,341,447,367"/><area shape="rect" id="node14" href="CodeGen_8h.html" title="llvm/Support/CodeGen.h" alt="" coords="523,341,701,367"/><area shape="rect" id="node15" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="1075,423,1282,449"/><area shape="rect" id="node17" href="Pass_8h.html" title="llvm/Pass.h" alt="" coords="1656,341,1749,367"/><area shape="rect" id="node19" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2846,162,2989,189"/><area shape="rect" id="node21" href="R600Defines_8h.html" title="R600Defines.h" alt="" coords="3579,162,3693,189"/><area shape="rect" id="node22" href="R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="3718,162,3858,189"/><area shape="rect" id="node24" href="AMDGPUFrameLowering_8h.html" title="Interface to describe a layout of a stack frame on a AMDIL target machine. " alt="" coords="2122,162,2310,189"/><area shape="rect" id="node27" href="AMDGPUIntrinsicInfo_8h.html" title="Interface for the AMDGPU Implementation of the Intrinsic Info class. " alt="" coords="1509,162,1673,189"/><area shape="rect" id="node28" href="R600ISelLowering_8h.html" title="R600 DAG Lowering interface definition. " alt="" coords="1101,162,1246,189"/><area shape="rect" id="node29" href="StringExtras_8h.html" title="llvm/ADT/StringExtras.h" alt="" coords="1459,341,1631,367"/><area shape="rect" id="node30" href="DataLayout_8h.html" title="llvm/IR/DataLayout.h" alt="" coords="1590,251,1743,278"/><area shape="rect" id="node32" href="TargetSubtargetInfo_8h.html" title="llvm/Target/TargetSubtarget\lInfo.h" alt="" coords="549,244,747,285"/><area shape="rect" id="node25" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="2483,251,2717,278"/><area shape="rect" id="node26" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="2061,333,2264,375"/><area shape="rect" id="node31" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="2775,341,2937,367"/><area shape="rect" id="node36" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="3064,162,3216,189"/><area shape="rect" id="node38" href="GenericDomTree_8h.html" title="llvm/Support/GenericDomTree.h" alt="" coords="3063,251,3289,278"/><area shape="rect" id="node39" href="GenericDomTreeConstruction_8h.html" title="llvm/Support/GenericDomTree\lConstruction.h" alt="" coords="3291,155,3504,196"/><area shape="rect" id="node41" href="MachineInstrBundle_8h.html" title="llvm/CodeGen/MachineInstr\lBundle.h" alt="" coords="2065,244,2261,285"/><area shape="rect" id="node43" href="LoopInfo_8h.html" title="llvm/Analysis/LoopInfo.h" alt="" coords="2285,251,2459,278"/><area shape="rect" id="node45" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1111,341,1262,367"/><area shape="rect" id="node46" href="IndexedMap_8h.html" title="llvm/ADT/IndexedMap.h" alt="" coords="1032,251,1203,278"/><area shape="rect" id="node48" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="822,251,1007,278"/><area shape="rect" id="node49" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="1329,244,1514,285"/></map>
</div>
</div>
<p><a href="R600OptimizeVectorRegisters_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;vec-merger&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough undef subreg using swizzle abilities.</p>
<p>For instance let's consider the following pseudo code : vreg5&lt;def&gt; = REG_SEQ vreg1, sub0, vreg2, sub1, vreg3, sub2, undef, sub3 ... vreg7&lt;def&gt; = REG_SEQ vreg1, sub0, vreg3, sub1, undef, sub2, vreg4, sub3 (swizzable Inst) vreg7, SwizzleMask : sub0, sub1, sub2, sub3</p>
<p>is turned into : vreg5&lt;def&gt; = REG_SEQ vreg1, sub0, vreg2, sub1, vreg3, sub2, undef, sub3 ... vreg7&lt;def&gt; = INSERT_SUBREG vreg4, sub3 (swizzable Inst) vreg7, SwizzleMask : sub0, sub2, sub1, sub3</p>
<p>This allow regalloc to reduce register pressure for vector registers and to reduce MOV count. </p>

<p>Definition in file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;vec-merger&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00045">45</a> of file <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html">R600OptimizeVectorRegisters.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:53 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
