# Copyright 2023 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

devices:
  lpc55s6x:
    revisions:
      0a:
        data_file: lpc55s6x_0a.xml
      1b:
        data_file: lpc55s6x_1b.xml
    latest: 1b
    attributes:
      address: 0x9_DE00
      computed_fields:
        VENDOR_USAGE:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half
  lpc551x:
    revisions:
      a:
        data_file: lpc551x_a.xml
    latest: a
    attributes:
      address: 0x3_DE00
  lpc55s1x:
    revisions:
      a:
        data_file: lpc55s1x_a.xml
    latest: a
    attributes:
      address: 0x3_DE00
      computed_fields:
        VENDOR_USAGE:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half
  lpc550x:
    revisions:
      a:
        data_file: lpc550x_a.xml
    latest: a
    attributes:
      address: 0x3_DE00
  lpc55s0x:
    revisions:
      a:
        data_file: lpc55s0x_a.xml
    latest: a
    attributes:
      address: 0x3_DE00
      computed_fields:
        VENDOR_USAGE:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half
  lpc552x:
    revisions:
      0a:
        data_file: lpc552x_1b.xml
      1b:
        data_file: lpc552x_1b.xml
    latest: 1b
    attributes:
      address: 0x9_DE00
  lpc55s2x:
    revisions:
      0a:
        data_file: lpc55s2x_1b.xml
      1b:
        data_file: lpc55s2x_1b.xml
    latest: 1b
    attributes:
      address: 0x9_DE00
      computed_fields:
        VENDOR_USAGE:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half
  lpc55s3x:
    revisions:
      0a:
        data_file: lpc55s3x_0a.xml
      1a:
        data_file: lpc55s3x_1a.xml
    latest: 1a
    attributes:
      address: 0x3_DC00
      seal_start: CFPA_CRC32
      seal_count: 1
      mandatory_computed_regs: 1
      computed_fields:
        VENDOR_USAGE:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half
  lpc553x:
    revisions:
      0a:
        data_file: lpc553x_0a.xml
      1a:
        data_file: lpc553x_1a.xml
    latest: 1a
    attributes:
      address: 0x3_DC00
      seal_start: CFPA_CRC32
      seal_count: 1
  nhs52sxx:
    revisions:
      a1:
        data_file: nhs52s04.xml
    latest: a1
    attributes:
      address: 0xF_E000
      computed_fields:
        VENDOR_USAGE:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half
  mcxn9xx:
    revisions:
      a0:
        data_file: mcxn9xx_a0.xml
      a1:
        data_file: mcxn9xx_a1.xml
    latest: a1
    attributes:
      address: 0x100_0000
      seal_start: CFPA_CRC32
      seal_count: 1
      mandatory_computed_regs: 1
      grouped_registers:
        - name: DICE_Certificate
          width: 1152
          config_as_hexstring: true
          description:
            DICE Certificate field is compounded by 36 32-bit fields and contains
            value of DICE Certificate generated by ROM
      computed_fields:
        HEADER:
          INVERSE_VALUE: pfr_reg_inverse_lower_8_bits
          INV_CFPA_LC_STATE: pfr_reg_inverse_lower_8_bits
        DBG_REVOKE_VU:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_PIN:
          INVERSE_VALUE: pfr_reg_inverse_high_half
        DCFG_CC_SOCU_NS_DFLT:
          INVERSE_VALUE: pfr_reg_inverse_high_half
attributes:
  computed_registers:
    SHA256_DIGEST: ""
  seal_start: SHA256_DIGEST0
  seal_count: 8
  mandatory_computed_regs: 0
