read -sv run_verilog_mid/adder_32b_8_96_5c27dbcdf7a9da351672df9868f0f6a7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_96_5c27dbcdf7a9da351672df9868f0f6a7_yosys.v
