09:23:41 INFO  : Registering command handlers for SDK TCF services
09:23:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA\AES_system\AES_system.sdk\temp_xsdb_launch_script.tcl
09:23:47 INFO  : XSCT server has started successfully.
09:23:54 INFO  : Successfully done setting XSCT server connection channel  
09:23:54 INFO  : Successfully done setting SDK workspace  
09:23:54 INFO  : Processing command line option -hwspec D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper.hdf.
11:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:37:30 INFO  : 'fpga -state' command is executed.
11:40:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:26 INFO  : 'jtag frequency' command is executed.
11:40:26 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:40:29 INFO  : Context for 'APU' is selected.
11:40:29 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:40:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:29 INFO  : Context for 'APU' is selected.
11:40:29 INFO  : 'stop' command is executed.
11:40:29 INFO  : 'ps7_init' command is executed.
11:40:29 INFO  : 'ps7_post_config' command is executed.
11:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:40:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:30 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:30 INFO  : 'con' command is executed.
11:40:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:40:30 INFO  : Disconnected from the channel tcfchan#1.
11:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:06 INFO  : 'jtag frequency' command is executed.
11:41:06 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:41:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:41:09 INFO  : Context for 'APU' is selected.
11:41:12 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:41:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:12 INFO  : Context for 'APU' is selected.
11:41:12 INFO  : 'stop' command is executed.
11:41:13 INFO  : 'ps7_init' command is executed.
11:41:13 INFO  : 'ps7_post_config' command is executed.
11:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:13 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:13 INFO  : 'con' command is executed.
11:41:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:41:13 INFO  : Disconnected from the channel tcfchan#2.
11:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:02 INFO  : 'jtag frequency' command is executed.
11:43:02 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:04 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:04 INFO  : Context for 'APU' is selected.
11:43:06 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:06 INFO  : Context for 'APU' is selected.
11:43:06 INFO  : 'stop' command is executed.
11:43:08 INFO  : 'ps7_init' command is executed.
11:43:08 INFO  : 'ps7_post_config' command is executed.
11:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:43:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:11 ERROR : Memory write error at 0x100000. AP transaction timeout
11:43:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
----------------End of Script----------------

11:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:06 INFO  : 'jtag frequency' command is executed.
11:50:06 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:50:10 ERROR : fpga configuration failed. DONE PIN is not HIGH
11:50:10 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
11:50:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:14:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:46 INFO  : 'jtag frequency' command is executed.
12:14:46 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:14:49 ERROR : fpga configuration failed. DONE PIN is not HIGH
12:14:50 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
12:14:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:16:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:16:06 INFO  : 'jtag frequency' command is executed.
12:16:06 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:16:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:16:08 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:16:08 INFO  : Context for 'APU' is selected.
12:16:08 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:08 INFO  : Context for 'APU' is selected.
12:16:09 INFO  : 'stop' command is executed.
12:16:09 INFO  : 'ps7_init' command is executed.
12:16:09 INFO  : 'ps7_post_config' command is executed.
12:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:09 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:16:09 INFO  : 'con' command is executed.
12:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:16:09 INFO  : Disconnected from the channel tcfchan#3.
12:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:17:12 INFO  : 'jtag frequency' command is executed.
12:17:12 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:17:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:17:15 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:15 INFO  : Context for 'APU' is selected.
12:17:18 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:17:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:18 INFO  : Context for 'APU' is selected.
12:17:18 INFO  : 'stop' command is executed.
12:17:19 INFO  : 'ps7_init' command is executed.
12:17:19 INFO  : 'ps7_post_config' command is executed.
12:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:19 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:19 INFO  : 'con' command is executed.
12:17:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:17:19 INFO  : Disconnected from the channel tcfchan#4.
12:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:18:26 INFO  : 'jtag frequency' command is executed.
12:18:26 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:18:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:29 INFO  : Context for 'APU' is selected.
12:18:31 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:31 INFO  : Context for 'APU' is selected.
12:18:31 INFO  : 'stop' command is executed.
12:18:31 INFO  : 'ps7_init' command is executed.
12:18:31 INFO  : 'ps7_post_config' command is executed.
12:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:32 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:32 INFO  : 'con' command is executed.
12:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:18:32 INFO  : Disconnected from the channel tcfchan#5.
12:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:19:00 INFO  : 'jtag frequency' command is executed.
12:19:00 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:19:03 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:03 INFO  : Context for 'APU' is selected.
12:19:05 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:05 INFO  : Context for 'APU' is selected.
12:19:05 INFO  : 'stop' command is executed.
12:19:05 INFO  : 'ps7_init' command is executed.
12:19:05 INFO  : 'ps7_post_config' command is executed.
12:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:06 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:06 INFO  : 'con' command is executed.
12:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:19:06 INFO  : Disconnected from the channel tcfchan#6.
12:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:09 INFO  : 'jtag frequency' command is executed.
12:27:09 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:27:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:27:12 INFO  : Context for 'APU' is selected.
12:27:14 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:27:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:14 INFO  : Context for 'APU' is selected.
12:27:14 INFO  : 'stop' command is executed.
12:27:14 INFO  : 'ps7_init' command is executed.
12:27:14 INFO  : 'ps7_post_config' command is executed.
12:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:27:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:15 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:15 INFO  : 'con' command is executed.
12:27:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:27:15 INFO  : Disconnected from the channel tcfchan#7.
12:38:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:38:05 INFO  : 'jtag frequency' command is executed.
12:38:05 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:38:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:38:07 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:38:07 INFO  : Context for 'APU' is selected.
12:38:09 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:38:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:09 INFO  : Context for 'APU' is selected.
12:38:09 INFO  : 'stop' command is executed.
12:38:10 INFO  : 'ps7_init' command is executed.
12:38:10 INFO  : 'ps7_post_config' command is executed.
12:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:10 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:10 INFO  : 'con' command is executed.
12:38:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:38:10 INFO  : Disconnected from the channel tcfchan#8.
12:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:29 INFO  : 'jtag frequency' command is executed.
12:40:29 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:40:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:40:32 INFO  : Context for 'APU' is selected.
12:40:34 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
12:40:34 INFO  : Context for 'APU' is selected.
12:40:34 INFO  : 'stop' command is executed.
12:40:34 INFO  : 'ps7_init' command is executed.
12:40:34 INFO  : 'ps7_post_config' command is executed.
12:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:35 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:40:35 INFO  : 'con' command is executed.
12:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:40:35 INFO  : Disconnected from the channel tcfchan#9.
12:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:49:29 INFO  : 'jtag frequency' command is executed.
12:49:29 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:49:31 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:49:31 INFO  : Context for 'APU' is selected.
12:49:33 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:49:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:33 INFO  : Context for 'APU' is selected.
12:49:33 INFO  : 'stop' command is executed.
12:49:34 INFO  : 'ps7_init' command is executed.
12:49:34 INFO  : 'ps7_post_config' command is executed.
12:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:34 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:34 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:34 INFO  : 'con' command is executed.
12:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:49:34 INFO  : Disconnected from the channel tcfchan#10.
12:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:18 INFO  : 'jtag frequency' command is executed.
12:51:18 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:51:20 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:20 INFO  : Context for 'APU' is selected.
12:51:23 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:51:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:23 INFO  : Context for 'APU' is selected.
12:51:23 INFO  : 'stop' command is executed.
12:51:23 INFO  : 'ps7_init' command is executed.
12:51:23 INFO  : 'ps7_post_config' command is executed.
12:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:23 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:24 INFO  : 'con' command is executed.
12:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:51:24 INFO  : Disconnected from the channel tcfchan#11.
12:57:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:19 INFO  : 'jtag frequency' command is executed.
12:57:19 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:57:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:57:22 INFO  : Context for 'APU' is selected.
12:57:24 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:24 INFO  : Context for 'APU' is selected.
12:57:24 INFO  : 'stop' command is executed.
12:57:24 INFO  : 'ps7_init' command is executed.
12:57:24 INFO  : 'ps7_post_config' command is executed.
12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:24 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:24 INFO  : 'con' command is executed.
12:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:57:24 INFO  : Disconnected from the channel tcfchan#12.
12:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:08 INFO  : 'jtag frequency' command is executed.
12:58:08 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:11 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:58:11 INFO  : Context for 'APU' is selected.
12:58:13 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:58:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:13 INFO  : Context for 'APU' is selected.
12:58:13 INFO  : 'stop' command is executed.
12:58:14 INFO  : 'ps7_init' command is executed.
12:58:14 INFO  : 'ps7_post_config' command is executed.
12:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:14 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:14 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:14 INFO  : 'con' command is executed.
12:58:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:58:14 INFO  : Disconnected from the channel tcfchan#13.
13:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:00:03 INFO  : 'jtag frequency' command is executed.
13:00:03 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:00:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:00:06 INFO  : Context for 'APU' is selected.
13:00:08 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:00:08 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:08 INFO  : Context for 'APU' is selected.
13:00:08 INFO  : 'stop' command is executed.
13:00:08 INFO  : 'ps7_init' command is executed.
13:00:08 INFO  : 'ps7_post_config' command is executed.
13:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:00:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:09 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:09 INFO  : 'con' command is executed.
13:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:00:09 INFO  : Disconnected from the channel tcfchan#14.
13:00:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:00:45 INFO  : 'jtag frequency' command is executed.
13:00:45 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:00:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:00:48 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:00:48 INFO  : Context for 'APU' is selected.
13:00:50 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:50 INFO  : Context for 'APU' is selected.
13:00:50 INFO  : 'stop' command is executed.
13:00:52 INFO  : 'ps7_init' command is executed.
13:00:52 INFO  : 'ps7_post_config' command is executed.
13:00:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:00:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:55 ERROR : Memory write error at 0x100000. AP transaction timeout
13:00:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
----------------End of Script----------------

13:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:40 INFO  : 'jtag frequency' command is executed.
13:01:40 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:01:44 ERROR : fpga configuration failed. DONE PIN is not HIGH
13:01:44 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
13:01:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

13:02:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:19 INFO  : 'jtag frequency' command is executed.
13:02:19 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:22 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:02:22 INFO  : Context for 'APU' is selected.
13:02:22 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:02:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:22 INFO  : Context for 'APU' is selected.
13:02:22 INFO  : 'stop' command is executed.
13:02:22 INFO  : 'ps7_init' command is executed.
13:02:22 INFO  : 'ps7_post_config' command is executed.
13:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:23 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:23 INFO  : 'con' command is executed.
13:02:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:23 INFO  : Disconnected from the channel tcfchan#15.
13:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:04:49 INFO  : 'jtag frequency' command is executed.
13:04:49 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:04:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:04:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:04:52 INFO  : Context for 'APU' is selected.
13:04:54 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:04:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:54 INFO  : Context for 'APU' is selected.
13:04:54 INFO  : 'stop' command is executed.
13:04:56 INFO  : 'ps7_init' command is executed.
13:04:56 INFO  : 'ps7_post_config' command is executed.
13:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:04:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:04:58 ERROR : Memory write error at 0x100000. AP transaction timeout
13:04:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
----------------End of Script----------------

13:28:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:41 INFO  : 'jtag frequency' command is executed.
13:28:41 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:28:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:28:45 ERROR : fpga configuration failed. DONE PIN is not HIGH
13:28:45 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
13:28:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

13:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:29:13 INFO  : 'jtag frequency' command is executed.
13:29:13 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:29:16 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:29:16 INFO  : Context for 'APU' is selected.
13:29:16 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:16 INFO  : Context for 'APU' is selected.
13:29:16 INFO  : 'stop' command is executed.
13:29:16 INFO  : 'ps7_init' command is executed.
13:29:16 INFO  : 'ps7_post_config' command is executed.
13:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:17 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:17 INFO  : 'con' command is executed.
13:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:29:17 INFO  : Disconnected from the channel tcfchan#16.
13:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:45 INFO  : 'jtag frequency' command is executed.
13:38:45 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:47 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:38:47 INFO  : Context for 'APU' is selected.
13:38:50 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:38:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:50 INFO  : Context for 'APU' is selected.
13:38:50 INFO  : 'stop' command is executed.
13:38:51 INFO  : 'ps7_init' command is executed.
13:38:51 INFO  : 'ps7_post_config' command is executed.
13:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:51 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:51 INFO  : 'con' command is executed.
13:38:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:38:51 INFO  : Disconnected from the channel tcfchan#17.
13:40:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:40:10 INFO  : 'jtag frequency' command is executed.
13:40:10 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:40:12 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:40:12 INFO  : Context for 'APU' is selected.
13:40:15 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:15 INFO  : Context for 'APU' is selected.
13:40:15 INFO  : 'stop' command is executed.
13:40:15 INFO  : 'ps7_init' command is executed.
13:40:15 INFO  : 'ps7_post_config' command is executed.
13:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:15 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:16 INFO  : 'con' command is executed.
13:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:40:16 INFO  : Disconnected from the channel tcfchan#18.
13:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:48 INFO  : 'jtag frequency' command is executed.
13:41:48 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:41:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:41:50 INFO  : Context for 'APU' is selected.
13:41:52 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:41:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:52 INFO  : Context for 'APU' is selected.
13:41:52 INFO  : 'stop' command is executed.
13:41:53 INFO  : 'ps7_init' command is executed.
13:41:53 INFO  : 'ps7_post_config' command is executed.
13:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:53 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:53 INFO  : 'con' command is executed.
13:41:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:41:53 INFO  : Disconnected from the channel tcfchan#19.
13:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:25 INFO  : 'jtag frequency' command is executed.
13:42:25 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:42:28 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:42:28 INFO  : Context for 'APU' is selected.
13:42:30 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:30 INFO  : Context for 'APU' is selected.
13:42:30 INFO  : 'stop' command is executed.
13:42:30 INFO  : 'ps7_init' command is executed.
13:42:31 INFO  : 'ps7_post_config' command is executed.
13:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:31 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:31 INFO  : 'con' command is executed.
13:42:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:42:31 INFO  : Disconnected from the channel tcfchan#20.
13:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:42:52 INFO  : 'jtag frequency' command is executed.
13:42:52 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:42:54 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:42:54 INFO  : Context for 'APU' is selected.
13:42:56 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:42:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:42:56 INFO  : Context for 'APU' is selected.
13:42:56 INFO  : 'stop' command is executed.
13:42:57 INFO  : 'ps7_init' command is executed.
13:42:57 INFO  : 'ps7_post_config' command is executed.
13:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:57 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:42:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:42:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:57 INFO  : 'con' command is executed.
13:42:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:42:57 INFO  : Disconnected from the channel tcfchan#21.
13:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:50:56 INFO  : 'jtag frequency' command is executed.
13:50:56 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:50:59 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:50:59 INFO  : Context for 'APU' is selected.
13:51:01 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:51:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:01 INFO  : Context for 'APU' is selected.
13:51:01 INFO  : 'stop' command is executed.
13:51:01 INFO  : 'ps7_init' command is executed.
13:51:01 INFO  : 'ps7_post_config' command is executed.
13:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:01 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:02 INFO  : 'con' command is executed.
13:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:51:02 INFO  : Disconnected from the channel tcfchan#22.
13:52:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:44 INFO  : 'jtag frequency' command is executed.
13:52:44 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:52:47 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:47 INFO  : Context for 'APU' is selected.
13:52:49 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:52:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:49 INFO  : Context for 'APU' is selected.
13:52:49 INFO  : 'stop' command is executed.
13:52:49 INFO  : 'ps7_init' command is executed.
13:52:49 INFO  : 'ps7_post_config' command is executed.
13:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:50 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:50 INFO  : 'con' command is executed.
13:52:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:52:50 INFO  : Disconnected from the channel tcfchan#23.
13:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:17 INFO  : 'jtag frequency' command is executed.
13:53:17 INFO  : Sourcing of 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:19 INFO  : FPGA configured successfully with bitstream "D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:19 INFO  : Context for 'APU' is selected.
13:53:21 INFO  : Hardware design information is loaded from 'D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:53:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:21 INFO  : Context for 'APU' is selected.
13:53:22 INFO  : 'stop' command is executed.
13:53:22 INFO  : 'ps7_init' command is executed.
13:53:22 INFO  : 'ps7_post_config' command is executed.
13:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:22 INFO  : The application 'D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA/AES_system/AES_system.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA/AES_system/AES_system.sdk/aes/Debug/aes.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:22 INFO  : 'con' command is executed.
13:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:53:22 INFO  : Disconnected from the channel tcfchan#24.
