{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09915,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09961,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000854014,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000937649,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000282114,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000937649,
	"finish__design__instance__count__class:fill_cell": 2913,
	"finish__design__instance__area__class:fill_cell": 18928,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 12,
	"finish__design__instance__area__class:buffer": 33.516,
	"finish__design__instance__count__class:timing_repair_buffer": 127,
	"finish__design__instance__area__class:timing_repair_buffer": 102.942,
	"finish__design__instance__count__class:inverter": 18,
	"finish__design__instance__area__class:inverter": 9.842,
	"finish__design__instance__count__class:multi_input_combinational_cell": 128,
	"finish__design__instance__area__class:multi_input_combinational_cell": 241.528,
	"finish__design__instance__count": 3446,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.607548,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.435994,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000192334,
	"finish__power__switching__total": 0.000166295,
	"finish__power__leakage__total": 1.02241e-05,
	"finish__power__total": 0.000368852,
	"finish__design__io": 132,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 533,
	"finish__design__instance__area": 453.796,
	"finish__design__instance__count__stdcell": 533,
	"finish__design__instance__area__stdcell": 453.796,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0234135,
	"finish__design__instance__utilization__stdcell": 0.0234135,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}