{
	"id": 174153334,
	"body": "Use the bitsliced approach on chips with SSE3+ and no AES-NI.  Some low-end\nchips produced today lack AES-NI.\n\nAlso, please choose at runtime based on CPUID.\nOn Jan 21, 2016 11:00 PM, \"Keith Randall\" \u003cnotifications@github.com\u003e wrote:\n\n\u003e So then I'm not sure what you are requesting. Do you want us to implement\n\u003e bit-sliced AES for chips which are SSE3+ but not AES-NI? Or do you want us\n\u003e to provide the intrinsics (which ones?) which you will need to do so\n\u003e yourself?\n\u003e\n\u003e Are \u003e= SSE3+ but \u003c AES-NI chips worth targeting?\n\u003e\n\u003e As far as I can tell, all the ops the paper uses (which isn't entirely\n\u003e clear - it would be really nice if they had assembly listings) are\n\u003e available now in Go assembly.\n\u003e\n\u003e â€”\n\u003e Reply to this email directly or view it on GitHub\n\u003e \u003chttps://github.com/golang/go/issues/13795#issuecomment-173799900\u003e.\n\u003e\n",
	"user": {
		"login": "DemiMarie",
		"id": 6395399,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2016-01-23T06:15:54Z",
	"updated_at": "2016-01-23T06:15:54Z"
}
