design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/designer-25/CUP/openlane/DigiDoggs,pushing_pixels,23_08_08_20_14,flow completed,0h39m21s0ms,0h32m28s0ms,102693.84849273191,0.5568006345000001,35942.846972456166,35.83,-1,2171.1,19716,0,0,0,0,0,0,0,10,9,0,-1,-1,1155699,191499,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,827553785.0,0.0,49.24,52.88,31.62,34.4,21.9,21236,22686,122,1572,0,0,0,21426,2264,12,652,1496,1959,4208,2960,7,216,235,49,27026,7560,13541,20449,20013,88589,531820.0576000001,-1,-1,-1,0.0109,0.0199,1.21e-07,-1,-1,-1,17.26,100.0,10.0,100,1,35,153.18,153.6,0.3,1,10,0.45,1,sky130_fd_sc_hd,AREA 0
