Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_mcu_pipeline_tb_behav xil_defaultlib.otter_mcu_pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_result' [Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline.sv:221]
WARNING: [VRFC 10-3823] variable 'id_ex_struct' might have multiple concurrent drivers [Z:/Documents/git/CPE333/Otter333/Otter333.srcs/sources_1/imports/CPE333/otter_mcu_pipeline.sv:221]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_1799489557
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PCregister
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.CU_Decoder
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Immed_Gen
Compiling module xil_defaultlib.ALU_MUX_A
Compiling module xil_defaultlib.ALU_MUX_B
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Condition_Generator
Compiling module xil_defaultlib.Branch_Address_Generator
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.RF_MUX
Compiling module xil_defaultlib.otter_mcu_pipeline
Compiling module xil_defaultlib.otter_mcu_pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_mcu_pipeline_tb_behav
