Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneii
Quartus root          :  /opt/altera/13.0sp1/quartus/linux64/
Quartus sim root      :  /opt/altera/13.0sp1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  ula.vho
Sim SDF file          :  ula__vhdl.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /opt/altera/13.0sp1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File ula_run_msim_gate_vhdl.do already exists - backing up current file as ula_run_msim_gate_vhdl.do.bak1
Probing transcript
ModelSim-Altera Info: # do ula_run_msim_gate_vhdl.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {ula.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneii_components
ModelSim-Altera Info: # -- Compiling entity ula
ModelSim-Altera Info: # -- Compiling architecture structure of ula
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim -do ula_run_msim_gate_vhdl.do -l msim_transcript -i -sdftyp /=/home/kuru/UFSC/SD/QuartusProjects/exerc2/simulation/modelsim/ula_vhd.sdo work.ula
ModelSim-Altera Info: # vsim -do ula_run_msim_gate_vhdl.do -l msim_transcript -i -sdftyp /=/home/kuru/UFSC/SD/QuartusProjects/exerc2/simulation/modelsim/ula_vhd.sdo work.ula 
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_components
ModelSim-Altera Info: # Loading work.ula(structure)
ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)
ModelSim-Altera Info: # Loading instances from /home/kuru/UFSC/SD/QuartusProjects/exerc2/simulation/modelsim/ula_vhd.sdo
ModelSim-Altera Info: # Loading timing data from /home/kuru/UFSC/SD/QuartusProjects/exerc2/simulation/modelsim/ula_vhd.sdo
ModelSim-Altera Warning: # ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with
ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected.
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /ula File: ula.vho
ModelSim-Altera Info: # do ula_run_msim_gate_vhdl.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {ula.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneii_components
ModelSim-Altera Info: # -- Compiling entity ula
ModelSim-Altera Info: # -- Compiling architecture structure of ula
ModelSim-Altera Info: # 
ModelSim-Altera Info: add wave -position insertpoint  \
ModelSim-Altera Info: sim:/ula/A \
ModelSim-Altera Info: sim:/ula/B \
ModelSim-Altera Info: sim:/ula/S \
ModelSim-Altera Info: sim:/ula/cout \
ModelSim-Altera Info: sim:/ula/opcode
ModelSim-Altera Info: force -freeze sim:/ula/A 00000001 0
ModelSim-Altera Info: force -freeze sim:/ula/B 00000010 0
ModelSim-Altera Info: force -freeze sim:/ula/opcode 101 0
ModelSim-Altera Info: run
Info: NativeLink simulation flow was successful
