$date
	Thu Oct 20 15:22:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 4 ! G [3:0] $end
$var reg 4 " B [3:0] $end
$scope module ex1 $end
$var wire 4 # B [3:0] $end
$var wire 1 $ k $end
$var wire 4 % G [3:0] $end
$scope module s0 $end
$var wire 2 & s [1:0] $end
$var wire 4 ' w [0:3] $end
$var wire 1 ( f1 $end
$upscope $end
$scope module s1 $end
$var wire 2 ) s [1:0] $end
$var wire 4 * w [0:3] $end
$var wire 1 + f1 $end
$upscope $end
$scope module s2 $end
$var wire 2 , s [1:0] $end
$var wire 4 - w [0:3] $end
$var wire 1 . f1 $end
$upscope $end
$scope module s3 $end
$var wire 2 / s [1:0] $end
$var wire 4 0 w [0:3] $end
$var wire 1 1 f1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
b0 0
b0 /
0.
b101 -
b0 ,
0+
b110 *
b0 )
0(
b11 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#20
b1 !
b1 %
11
b1111 0
1$
b1 "
b1 #
#40
b11 !
b11 %
1.
b1010 -
b10 "
b10 #
#60
b10 !
b10 %
01
b0 0
0$
b11 "
b11 #
#80
1+
b110 !
b110 %
1.
b1 &
b1 )
b101 -
b1 ,
b1 /
b100 "
b100 #
#100
b111 !
b111 %
11
b1111 0
1$
b101 "
b101 #
#120
b101 !
b101 %
0.
b1010 -
b110 "
b110 #
#140
b100 !
b100 %
01
b0 0
0$
b111 "
b111 #
#160
b1100 !
b1100 %
1(
b10 &
b10 )
b101 -
b10 ,
b10 /
b1000 "
b1000 #
#180
b1101 !
b1101 %
11
b1111 0
1$
b1001 "
b1001 #
#200
b1111 !
b1111 %
1.
b1010 -
b1010 "
b1010 #
#220
b1110 !
b1110 %
01
b0 0
0$
b1011 "
b1011 #
#240
0+
b1010 !
b1010 %
1.
b11 &
b11 )
b101 -
b11 ,
b11 /
b1100 "
b1100 #
#260
b1011 !
b1011 %
11
b1111 0
1$
b1101 "
b1101 #
#280
b1001 !
b1001 %
0.
b1010 -
b1110 "
b1110 #
#300
b1000 !
b1000 %
01
b0 0
0$
b1111 "
b1111 #
#320
