<dec f='tvm/src/tir/schedule/analysis.h' l='54' type='void tvm::tir::VerifyCachedFlags(const tvm::tir::ScheduleState &amp; self)'/>
<doc f='tvm/src/tir/schedule/analysis.h' l='46'>/*!
 * \brief Verifies the cached flags in the schedule state, including:
 * - affine_binding
 * - region_cover
 * - stage_pipeline
 * \param self The schedule state to be verified
 * \throw An exception will be thrown if some srefs are not valid
 */</doc>
<def f='tvm/src/tir/schedule/analysis/verify.cc' l='145' ll='240' type='void tvm::tir::VerifyCachedFlags(const tvm::tir::ScheduleState &amp; self)'/>
<use f='tvm/src/tir/schedule/state.cc' l='1076' u='c' c='_ZNK3tvm3tir17ScheduleStateNode11DebugVerifyEv'/>
