# üîê SecureSilicon ‚Äî AES-UART Secure Communication System

SecureSilicon is an FPGA-based **AES-128 Hardware Encryption System** that uses **UART communication** to securely transfer encrypted data in real time.

The system runs on the **Xilinx Basys-3 FPGA**, written entirely in **synthesizable Verilog**, and built for a **National-Level Hardware Hackathon**.

Incoming plaintext data over UART is encrypted using a hardware AES core, and the resulting ciphertext is sent back over UART to the host PC.

---

## üìÅ Project Structure

```text
project_1/
‚îÇ
‚îú‚îÄ‚îÄ project_1.srcs/         # Vivado auto-generated sources
‚îÇ
‚îú‚îÄ‚îÄ constrs_1/
‚îÇ   ‚îî‚îÄ‚îÄ new/
‚îÇ       ‚îî‚îÄ‚îÄ asa.xdc         # Basys-3 constraint file
‚îÇ
‚îú‚îÄ‚îÄ sources_1/
‚îÇ   ‚îî‚îÄ‚îÄ new/
‚îÇ       ‚îî‚îÄ‚îÄ top.v           # Top-level Verilog module
‚îÇ
‚îî‚îÄ‚îÄ .gitignore              # Ignore Vivado build / temp files
```

---

## üöÄ Features

### üî∏ AES-128 Encryption Engine
- Fully synthesizable **hardware AES-128 core**
- Implements all **10 AES rounds**
- Real-time encryption of UART data

### üî∏ UART RX & TX Interface
- Receives plaintext from PC
- Returns ciphertext
- Baud: **115200**, Format: **8-N-1**

### üî∏ Basys-3 FPGA Integration
- Uses on‚Äëboard **100 MHz** clock
- USB‚ÄëUART via FTDI
- Ready constraint file included

---

## üõ† How to Build & Run

### 1Ô∏è‚É£ Open Project
`File ‚Üí Open Project ‚Üí project_1.xpr`

### 2Ô∏è‚É£ Generate Bitstream
`Flow ‚Üí Generate Bitstream`

### 3Ô∏è‚É£ Program FPGA
`Hardware Manager ‚Üí Program Device`

### 4Ô∏è‚É£ Open Serial Terminal
Set:
- Baud: 115200  
- Data: 8  
- Parity: None  
- Stop: 1  

### 5Ô∏è‚É£ Send Data
The FPGA:
1. Receives plaintext  
2. Encrypts using AES-128  
3. Sends ciphertext back  

---

## üì° Data Flow

```text
+-----------+       +-----------+       +-----------+
|  UART RX  |  -->  |  AES-128  |  -->  |  UART TX  |
| Plaintext |       | Encryption|       | Ciphertext|
+-----------+       +-----------+       +-----------+
```

---

## üèÜ Hackathon Highlights
- Hardware cryptography  
- Real-time secure communication  
- Clean Verilog RTL  
- Strong FPGA design architecture  
