
# Twenty-One-Pilots

Welcome to the **Twenty-One-Pilots** repository! This repo contains **21 SystemVerilog modules** for contributors to design, verify, and test as part of the Hacknight 7.0 challenge. Each module has its own folder with instructions and starter code.

Maintainer : [Pranav M](https://github.com/pranav0x0112)

> [!IMPORTANT]
> Add your `rtl.sv` and `tb.sv` into the module folder you want to design.
> ```
> 2to1_mux/
>├─ rtl.sv       <- Your module implementation
>├─ tb.sv        <- Testbench
>└─ waveform.png <- Screenshot showing module works
>```
> Check out [CONTRIBUTING.md](CONTRIBUTING.md) for details regarding how to contribute to each module.

## Available Modules

1. [2to1 Multiplexer](./2to1_Multiplexer)
2. [APB Master](./APB_Master)
3. [APB Slave](./APB_Slave)
4. [APB System](./APB_System)
5. [Binary to Grey](./Binary_to_Gray)
6. [Binary to One-hot](./Binary_to_Onehot)
7. [D Flip-Flop](./D_Flip_Flop)
8. [Edge Detector](./Edge_Detector)
9. [Fixed Priority Arbiter](./Fixed_Priority_Arbiter)
10. [LFSR](./LFSR)
11. [Muxes](./Muxes)
12. [Odd Counter](./Odd_Counter)
13. [Parallel to Serial](./Parallel_to_Serial)
14. [Round Robin Arbiter](./Round_Robin_Arbiter)
15. [Second Bit Set from LSB](./Second_Bit_Set_from_LSB)
16. [Self Reloading Counter](./Self_Reloading_Counter)
17. [Sequence Detector](./Sequence_Detector)
18. [Shift Register](./Shift_Register)
19. [Simple ALU](./Simple_ALU)
20. [Simple Memory Interface](./Simple_Memory_Interface)
21. [Synchronous FIFO](./Synchronous_FIFO)