// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24_ram) {
        ram[0] = "0b00111111100010100111000110000101";
        ram[1] = "0b00111111011010101101110111111000";
        ram[2] = "0b00111111100111010010100000010111";
        ram[3] = "0b00111111101100100011001101110001";
        ram[4] = "0b00111111101100001001001011000010";
        ram[5] = "0b00111111101111010100100101111101";
        ram[6] = "0b00111100111100001111110111101111";
        ram[7] = "0b00111110000011101011011010011000";
        ram[8] = "0b00111110001010010101000001000110";
        ram[9] = "0b10111111100001100001001011001100";
        ram[10] = "0b00111111001001110101011101000100";
        ram[11] = "0b10111110010100110000111001011111";
        ram[12] = "0b10111111000111111110101101100011";
        ram[13] = "0b00111101111110110110010111011101";
        ram[14] = "0b00111110111001000001010100000011";
        ram[15] = "0b10111110000011011010000100010011";
        ram[16] = "0b00111111001100101111101011000111";
        ram[17] = "0b10111101100101100110011110110101";
        ram[18] = "0b00111101000001111001101110100100";
        ram[19] = "0b00111110100111111111100010000010";
        ram[20] = "0b10111111100011110011101000101010";
        ram[21] = "0b00111110011011111101110010101101";
        ram[22] = "0b10111110100010110000000101001101";
        ram[23] = "0b00111101111100011001000011110100";
        ram[24] = "0b00111110011100110100110011010010";
        ram[25] = "0b00111110110001001000100100111100";
        ram[26] = "0b00111110100000011111001111001011";
        ram[27] = "0b10111110011011110101001001010001";
        ram[28] = "0b10111110100110100110101110110010";
        ram[29] = "0b00111101111101011111001110011110";
        ram[30] = "0b00111111101000100111110110100110";
        ram[31] = "0b00111111010111110010001010100001";
        ram[32] = "0b00111110001100110111011100110100";
        ram[33] = "0b10111110100011111100001011011100";
        ram[34] = "0b10111011101011100110110010010000";
        ram[35] = "0b10111101111100010110000000000010";
        ram[36] = "0b10111100000100110000110111110111";
        ram[37] = "0b10111110011100010100010100000100";
        ram[38] = "0b10111111000010000100001100000011";
        ram[39] = "0b10111111100111011011101100100110";
        ram[40] = "0b00111111101001100001110010101011";
        ram[41] = "0b00111111010101000010000000011011";
        ram[42] = "0b10111101100001110000100010001101";
        ram[43] = "0b10111110001101000010001110110110";
        ram[44] = "0b10111110111001100001001101000010";
        ram[45] = "0b00111110110100000011000000100001";
        ram[46] = "0b00111110110000101111100101000000";
        ram[47] = "0b00111110011111110110111101101010";
        ram[48] = "0b00111111000111111011100101111111";
        ram[49] = "0b10111110110001001100111010111000";
        ram[50] = "0b00111110101111101100100110111010";
        ram[51] = "0b00111110000101100000010011111100";
        ram[52] = "0b00111101001110110011000111101101";
        ram[53] = "0b00111110100101000111101111010100";
        ram[54] = "0b00111111001010111111000100101110";
        ram[55] = "0b00111111011111011011010111000101";
        ram[56] = "0b00111110001110100011111101101001";
        ram[57] = "0b00111111000101100001101101111000";
        ram[58] = "0b10111110001101100110010001101001";
        ram[59] = "0b00111111110100010011100010110001";
        ram[60] = "0b10111111110101101011101011100100";
        ram[61] = "0b10111110101111001111110011010001";
        ram[62] = "0b10111110010010101101001101100111";
        ram[63] = "0b10111101101101110111110001011110";
        ram[64] = "0b00111110101000110110011100001101";
        ram[65] = "0b00111110110001100010100011000111";
        ram[66] = "0b00111101001001001001101111111111";
        ram[67] = "0b10111101100110110001101001011111";
        ram[68] = "0b10111110000101100111000100001110";
        ram[69] = "0b00111111100001000011110111001011";
        ram[70] = "0b10111111000111000101001101101011";
        ram[71] = "0b00111110010010011001010011101110";
        ram[72] = "0b10111101000110100100011001101110";
        ram[73] = "0b00111110101101011010101011111010";
        ram[74] = "0b00111110101010010010000101101100";
        ram[75] = "0b00111111011110000001011100010101";
        ram[76] = "0b00111111000011010010001110010000";
        ram[77] = "0b00111111001000111001110010100100";
        ram[78] = "0b00111111010110011000010110100111";
        ram[79] = "0b10111110010000100001011100100010";
        ram[80] = "0b10111111100010111111100001011100";
        ram[81] = "0b00111101001000010101111110111111";
        ram[82] = "0b10111101101000011001110100010011";
        ram[83] = "0b10111110001000010110011001100110";
        ram[84] = "0b10111101000110001110000110110100";
        ram[85] = "0b00111011111111110100111101110110";
        ram[86] = "0b00111110110010111011110001000001";
        ram[87] = "0b00111111100010100000011011100011";
        ram[88] = "0b00111111101000000101110000010100";
        ram[89] = "0b00111101100011101010001011101100";
        ram[90] = "0b10111111100001110010001000011010";
        ram[91] = "0b00111111011101010011111110111110";
        ram[92] = "0b00111110101111111110000100010101";
        ram[93] = "0b10111110101001000011010011100001";
        ram[94] = "0b00111110100101100010101101010001";
        ram[95] = "0b00111110000010100001000100000111";
        ram[96] = "0b00111111000110111011101001000011";
        ram[97] = "0b00111101100100101011111011111000";
        ram[98] = "0b10111111010100111001011111011110";
        ram[99] = "0b00111111111001111000101010011001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24_ram("nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod27_layer1_weights_24() {
    delete meminst;
}


};//endmodule
#endif
