# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Control.vhd" \
"../../../../Control_tb.vhd" \

# Do not sort compile order
nosort
