# SpectAnalyzer - FPGAé¢‘è°±åˆ†æä»ª

ä¸€ä¸ªåŸºäºFPGAçš„å®æ—¶é¢‘è°±åˆ†æä»ªé¡¹ç›®ï¼Œä½¿ç”¨VHDLå®ç°8ç‚¹FFTç®—æ³•ï¼Œå¯ä»¥å¯¹è¾“å…¥çš„ADCé‡‡æ ·æ•°æ®è¿›è¡Œé¢‘è°±åˆ†æå¹¶è¾“å‡ºåŠŸç‡è°±å¯†åº¦ã€‚

## ğŸš€ é¡¹ç›®ç‰¹æ€§

- **å®æ—¶é¢‘è°±åˆ†æ**: æ”¯æŒè¿ç»­çš„ADCæ•°æ®æµè¾“å…¥å’Œé¢‘è°±è¾“å‡º
- **8ç‚¹FFT**: å®ç°äº†é«˜æ•ˆçš„8ç‚¹å¿«é€Ÿå‚…é‡Œå¶å˜æ¢ç®—æ³•
- **åŠŸç‡è°±è®¡ç®—**: è¾“å‡º|X(k)|Â²å½¢å¼çš„åŠŸç‡è°±å¯†åº¦
- **æµæ°´çº¿è®¾è®¡**: é‡‡ç”¨ä¸‰é˜¶æ®µæµæ°´çº¿æ¶æ„ï¼ˆè¾“å…¥ç¼“å†²â†’FFTå¤„ç†â†’è¾“å‡ºç¼“å†²ï¼‰
- **èµ„æºä¼˜åŒ–**: ä½¿ç”¨å•ç«¯å£RAMå®ç°æ•°æ®å­˜å‚¨ï¼ŒèŠ‚çœFPGAèµ„æº
- **ä½é€†åºè¾“å…¥**: è‡ªåŠ¨å¤„ç†FFTæ‰€éœ€çš„ä½é€†åºæ•°æ®æ’åˆ—

## ğŸ“‹ æŠ€æœ¯è§„æ ¼

| å‚æ•° | å€¼ | è¯´æ˜ |
|------|----|----------|
| æ•°æ®ä½å®½ | 16ä½ | Q1.15å®šç‚¹æ ¼å¼ |
| FFTç‚¹æ•° | 8ç‚¹ | å¯åˆ†æ8ä¸ªé¢‘ç‡åˆ†é‡ |
| å­˜å‚¨æ·±åº¦ | 16 | å®éƒ¨/è™šéƒ¨äº¤ç»‡å­˜å‚¨ |
| æ—¶é’ŸåŸŸ | å•æ—¶é’Ÿ | åŒæ­¥è®¾è®¡ |
| ç›®æ ‡å™¨ä»¶ | Intel/Altera FPGA | ä½¿ç”¨Quartus Primeå¼€å‘ |

## ğŸ—ï¸ ç³»ç»Ÿæ¶æ„

```
ADCé‡‡æ · â†’ è¾“å…¥ç¼“å†² â†’ FFTå¤„ç† â†’ è¾“å‡ºç¼“å†² â†’ é¢‘è°±è¾“å‡º
    â†“         â†“         â†“         â†“         â†“
  16ä½     ä½é€†åº    8ç‚¹FFT    åŠŸç‡è°±    |X(k)|Â²
  Q1.15    å­˜å‚¨      è¶å½¢è¿ç®—   è®¡ç®—      è¾“å‡º
```

### æ ¸å¿ƒæ¨¡å—

1. **<mcfile name="SpectAnalyzer_top.vhd" path="src/SpectAnalyzer_top.vhd"></mcfile>** - é¡¶å±‚æ¨¡å—ï¼Œå®ç°ä¸‰é˜¶æ®µçŠ¶æ€æœºæ§åˆ¶
2. **<mcfile name="input_buffer.vhd" path="src/input_buffer.vhd"></mcfile>** - è¾“å…¥ç¼“å†²æ¨¡å—ï¼Œå¤„ç†ADCæ•°æ®å¹¶è¿›è¡Œä½é€†åºæ’åˆ—
3. **<mcfile name="mag_sqr_fft.vhd" path="src/mag_sqr_fft.vhd"></mcfile>** - FFTæ ¸å¿ƒæ¨¡å—ï¼Œå®ç°8ç‚¹FFTå’ŒåŠŸç‡è°±è®¡ç®—
4. **<mcfile name="output_buffer.vhd" path="src/output_buffer.vhd"></mcfile>** - è¾“å‡ºç¼“å†²æ¨¡å—ï¼ŒæŒ‰åºè¾“å‡ºé¢‘è°±æ•°æ®
5. **<mcfile name="ram_sp.vhd" path="src/ram_sp.vhd"></mcfile>** - å•ç«¯å£RAMæ¨¡å—
6. **<mcfile name="spect_pkg.vhd" path="src/spect_pkg.vhd"></mcfile>** - å…¬å…±åŒ…æ–‡ä»¶ï¼Œå®šä¹‰å¸¸é‡å’Œæ•°æ®ç±»å‹

## ğŸ”§ å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

- Intel Quartus Prime (æ¨èç‰ˆæœ¬ 18.0+)
- ModelSim (å¯é€‰ï¼Œç”¨äºä»¿çœŸéªŒè¯)
- æ”¯æŒçš„FPGAå¼€å‘æ¿

### ç¼–è¯‘æ­¥éª¤

1. **å…‹éš†é¡¹ç›®**
   ```bash
   git clone https://github.com/your-username/SpectAnalyzer_Project.git
   cd SpectAnalyzer_Project
   ```

2. **æ‰“å¼€Quartusé¡¹ç›®**
   ```bash
   quartus SpectAnalyzer.qpf
   ```

3. **ç¼–è¯‘é¡¹ç›®**
   - åœ¨Quartusä¸­ç‚¹å‡» "Start Compilation"
   - æˆ–ä½¿ç”¨å‘½ä»¤è¡Œï¼š`quartus_sh --flow compile SpectAnalyzer_top`

4. **ä¸‹è½½åˆ°FPGA**
   - è¿æ¥FPGAå¼€å‘æ¿
   - ä½¿ç”¨Programmerä¸‹è½½ç”Ÿæˆçš„.sofæ–‡ä»¶

### ä»¿çœŸéªŒè¯

é¡¹ç›®åŒ…å«å®Œæ•´çš„æµ‹è¯•å¹³å°ï¼Œä½äº `src/tb/` ç›®å½•ï¼š

```bash
# ç¼–è¯‘ä»¿çœŸåº“
vsim -do scripts/modelsim_compile.tcl

# è¿è¡Œé¡¶å±‚ä»¿çœŸ
cd src/tb/top
vsim -do run.do
```

## ğŸ“Š æ¥å£è¯´æ˜

### è¾“å…¥æ¥å£

| ä¿¡å·å | æ–¹å‘ | ä½å®½ | è¯´æ˜ |
|--------|------|------|------|
| `clk` | è¾“å…¥ | 1 | ç³»ç»Ÿæ—¶é’Ÿ |
| `rst_n` | è¾“å…¥ | 1 | å¼‚æ­¥å¤ä½ï¼ˆä½æœ‰æ•ˆï¼‰ |
| `adc_sample` | è¾“å…¥ | 16 | ADCé‡‡æ ·æ•°æ®ï¼ˆQ1.15æ ¼å¼ï¼‰ |
| `adc_valid` | è¾“å…¥ | 1 | ADCæ•°æ®æœ‰æ•ˆä¿¡å· |
| `adc_ready` | è¾“å‡º | 1 | ç³»ç»Ÿå‡†å¤‡æ¥æ”¶æ•°æ®ä¿¡å· |

### è¾“å‡ºæ¥å£

| ä¿¡å·å | æ–¹å‘ | ä½å®½ | è¯´æ˜ |
|--------|------|------|------|
| `dout` | è¾“å‡º | 16 | é¢‘è°±è¾“å‡ºæ•°æ®|X(k)|Â² |
| `dout_valid` | è¾“å‡º | 1 | è¾“å‡ºæ•°æ®æœ‰æ•ˆä¿¡å· |

## ğŸ”¬ å·¥ä½œåŸç†

### æ•°æ®æµç¨‹

1. **æ•°æ®é‡‡é›†**: ç³»ç»Ÿæ¥æ”¶16ä½ADCé‡‡æ ·æ•°æ®ï¼Œé‡‡ç”¨Q1.15å®šç‚¹æ ¼å¼
2. **ç¼“å†²å­˜å‚¨**: è¾“å…¥ç¼“å†²æ¨¡å—æ”¶é›†8ä¸ªé‡‡æ ·ç‚¹ï¼Œå¹¶æŒ‰ä½é€†åºå­˜å‚¨åˆ°RAMä¸­
3. **FFTè®¡ç®—**: ä½¿ç”¨åŸº-2æ—¶é—´æŠ½å–ç®—æ³•å®ç°8ç‚¹FFTï¼ŒåŒ…å«3çº§è¶å½¢è¿ç®—
4. **åŠŸç‡è°±è®¡ç®—**: è®¡ç®—æ¯ä¸ªé¢‘ç‡åˆ†é‡çš„åŠŸç‡è°±å¯†åº¦ |X(k)|Â² = ReÂ²(k) + ImÂ²(k)
5. **ç»“æœè¾“å‡º**: æŒ‰åºè¾“å‡º8ä¸ªé¢‘ç‡åˆ†é‡çš„åŠŸç‡è°±å€¼

### FFTç®—æ³•å®ç°

- **ç®—æ³•**: åŸº-2æ—¶é—´æŠ½å–(DIT)FFT
- **çº§æ•°**: 3çº§è¶å½¢è¿ç®— (logâ‚‚8 = 3)
- **æ—‹è½¬å› å­**: é¢„è®¡ç®—çš„æ­£å¼¦/ä½™å¼¦ç³»æ•°è¡¨
- **æ•°å€¼æ ¼å¼**: Q1.15å®šç‚¹è¿ç®—ï¼ŒåŒ…å«é¥±å’Œå¤„ç†

## ğŸ“ é¡¹ç›®ç»“æ„

```
SpectAnalyzer_Project/
â”œâ”€â”€ src/                    # æºä»£ç ç›®å½•
â”‚   â”œâ”€â”€ SpectAnalyzer_top.vhd      # é¡¶å±‚æ¨¡å—
â”‚   â”œâ”€â”€ input_buffer.vhd           # è¾“å…¥ç¼“å†²
â”‚   â”œâ”€â”€ mag_sqr_fft.vhd           # FFTæ ¸å¿ƒ
â”‚   â”œâ”€â”€ output_buffer.vhd          # è¾“å‡ºç¼“å†²
â”‚   â”œâ”€â”€ ram_sp.vhd                 # å•ç«¯å£RAM
â”‚   â”œâ”€â”€ spect_pkg.vhd              # å…¬å…±åŒ…
â”‚   â”œâ”€â”€ spect_pkg0.vhd             # è¾…åŠ©å‡½æ•°åŒ…
â”‚   â””â”€â”€ tb/                        # æµ‹è¯•å¹³å°
â”œâ”€â”€ db/                     # Quartusæ•°æ®åº“æ–‡ä»¶
â”œâ”€â”€ incremental_db/         # å¢é‡ç¼–è¯‘æ•°æ®åº“
â”œâ”€â”€ SpectAnalyzer.qpf      # Quartusé¡¹ç›®æ–‡ä»¶
â”œâ”€â”€ SpectAnalyzer_top.qsf  # Quartusè®¾ç½®æ–‡ä»¶
â””â”€â”€ *.rpt                  # ç¼–è¯‘æŠ¥å‘Šæ–‡ä»¶
```

## ğŸ¯ åº”ç”¨åœºæ™¯

- **ä¿¡å·å¤„ç†æ•™å­¦**: ç†è§£FFTç®—æ³•çš„FPGAå®ç°
- **é¢‘è°±åˆ†æ**: å®æ—¶éŸ³é¢‘/å°„é¢‘ä¿¡å·é¢‘è°±åˆ†æ
- **ç®—æ³•éªŒè¯**: FFTç®—æ³•çš„ç¡¬ä»¶éªŒè¯å¹³å°
- **åŸå‹å¼€å‘**: æ›´å¤æ‚é¢‘è°±åˆ†æç³»ç»Ÿçš„åŸºç¡€æ¨¡å—

## ğŸ”§ è‡ªå®šä¹‰é…ç½®

### ä¿®æ”¹FFTç‚¹æ•°

åœ¨ <mcfile name="spect_pkg.vhd" path="src/spect_pkg.vhd"></mcfile> ä¸­ä¿®æ”¹ï¼š

```vhdl
constant N_POINTS : natural := 16;  -- æ”¹ä¸º16ç‚¹FFT
```

### ä¿®æ”¹æ•°æ®ä½å®½

```vhdl
constant DATA_WIDTH : natural := 18;  -- æ”¹ä¸º18ä½æ•°æ®
```

**æ³¨æ„**: ä¿®æ”¹è¿™äº›å‚æ•°éœ€è¦ç›¸åº”è°ƒæ•´FFTç®—æ³•å®ç°å’Œæ—‹è½¬å› å­è¡¨ã€‚

## ğŸ“ˆ æ€§èƒ½æŒ‡æ ‡

- **å¤„ç†å»¶è¿Ÿ**: çº¦20-30ä¸ªæ—¶é’Ÿå‘¨æœŸï¼ˆå–å†³äºæ—¶é’Ÿé¢‘ç‡ï¼‰
- **ååç‡**: æ¯8ä¸ªè¾“å…¥é‡‡æ ·äº§ç”Ÿ8ä¸ªé¢‘è°±è¾“å‡º
- **èµ„æºå ç”¨**: 
  - é€»è¾‘å•å…ƒ: ~500 LEs
  - å­˜å‚¨å™¨: 1ä¸ªM9Kå—
  - DSP: 2-4ä¸ªä¹˜æ³•å™¨

## ğŸ¤ è´¡çŒ®æŒ‡å—

æ¬¢è¿æäº¤Issueå’ŒPull Requestï¼

1. Forkæœ¬é¡¹ç›®
2. åˆ›å»ºç‰¹æ€§åˆ†æ”¯ (`git checkout -b feature/AmazingFeature`)
3. æäº¤æ›´æ”¹ (`git commit -m 'Add some AmazingFeature'`)
4. æ¨é€åˆ°åˆ†æ”¯ (`git push origin feature/AmazingFeature`)
5. å¼€å¯Pull Request

## ğŸ“„ è®¸å¯è¯

æœ¬é¡¹ç›®é‡‡ç”¨MITè®¸å¯è¯ - æŸ¥çœ‹ [LICENSE](LICENSE) æ–‡ä»¶äº†è§£è¯¦æƒ…ã€‚

## ğŸ“ è”ç³»æ–¹å¼

- ä½œè€…é‚®ç®±:zgotohdx@outlook.com 

## ğŸ™ è‡´è°¢

- æ„Ÿè°¢æ‰€æœ‰ä¸ºFPGAå¼€æºç¤¾åŒºåšå‡ºè´¡çŒ®çš„å¼€å‘è€…
- å‚è€ƒäº†ç»å…¸çš„FFTç®—æ³•å®ç°æ–‡çŒ®
- ä½¿ç”¨äº†Intel/Alteraçš„FPGAå¼€å‘å·¥å…·é“¾

---

â­ å¦‚æœè¿™ä¸ªé¡¹ç›®å¯¹æ‚¨æœ‰å¸®åŠ©ï¼Œè¯·ç»™ä¸ªStaræ”¯æŒä¸€ä¸‹ï¼


# SpectAnalyzer - FPGA Spectrum Analyzer

A real-time spectrum analyzer project based on FPGA, implementing 8-point FFT algorithm using VHDL for spectrum analysis of input ADC sampling data and power spectral density output.

## ğŸš€ Features

- **Real-time Spectrum Analysis**: Supports continuous ADC data stream input and spectrum output
- **8-point FFT**: Implements efficient 8-point Fast Fourier Transform algorithm
- **Power Spectrum Calculation**: Outputs power spectral density in |X(k)|Â² format
- **Pipeline Design**: Uses three-stage pipeline architecture (Input Buffer â†’ FFT Processing â†’ Output Buffer)
- **Resource Optimization**: Uses single-port RAM for data storage, saving FPGA resources
- **Bit-reversed Input**: Automatically handles bit-reversed data arrangement required by FFT

## ğŸ“‹ Technical Specifications

| Parameter | Value | Description |
|-----------|-------|-------------|
| Data Width | 16-bit | Q1.15 fixed-point format |
| FFT Points | 8-point | Can analyze 8 frequency components |
| Storage Depth | 16 | Real/Imaginary interleaved storage |
| Clock Domain | Single clock | Synchronous design |
| Target Device | Intel/Altera FPGA | Developed with Quartus Prime |

## ğŸ—ï¸ System Architecture
ADC Sampling â†’ Input Buffer â†’ FFT Processing â†’ Output Buffer â†’ Spectrum Output
â†“             â†“              â†“              â†“              â†“
16-bit      Bit-reverse     8-point FFT    Power Spectrum   |X(k)|Â²
Q1.15        Storage       Butterfly Ops   Calculation      Output

### Core Modules

1. **SpectAnalyzer_top.vhd** - Top-level module implementing three-stage state machine control
2. **input_buffer.vhd** - Input buffer module handling ADC data and bit-reverse arrangement
3. **mag_sqr_fft.vhd** - FFT core module implementing 8-point FFT and power spectrum calculation
4. **output_buffer.vhd** - Output buffer module for sequential spectrum data output
5. **ram_sp.vhd** - Single-port RAM module
6. **spect_pkg.vhd** - Common package file defining constants and data types

## ğŸ”§ Quick Start

### Requirements

- Intel Quartus Prime (Recommended version 18.0+)
- ModelSim (Optional, for simulation verification)
- Supported FPGA development board

### Compilation Steps

1. **Clone the project**
   ```bash
   git clone https://github.com/your-username/SpectAnalyzer_Project.git
   cd SpectAnalyzer_Project
   ```

2. **Open Quartus project**
   ```bash
   quartus SpectAnalyzer.qpf
   ```

3. **Compile the project**
   - Click "Start Compilation" in Quartus
   - Or use command line: `quartus_sh --flow compile SpectAnalyzer_top`

4. **Download to FPGA**
   - Connect FPGA development board
   - Use Programmer to download the generated .sof file

### Simulation Verification

The project includes complete testbenches located in the `src/tb/` directory:

```bash
# Compile simulation library
vsim -do scripts/modelsim_compile.tcl

# Run top-level simulation
cd src/tb/top
vsim -do run.do
```

## ğŸ“Š Interface Description

### Input Interface

| Signal Name | Direction | Width | Description |
|-------------|-----------|-------|-------------|
| `clk` | Input | 1 | System clock |
| `rst_n` | Input | 1 | Asynchronous reset (active low) |
| `adc_sample` | Input | 16 | ADC sampling data (Q1.15 format) |
| `adc_valid` | Input | 1 | ADC data valid signal |
| `adc_ready` | Output | 1 | System ready to receive data signal |

### Output Interface

| Signal Name | Direction | Width | Description |
|-------------|-----------|-------|-------------|
| `dout` | Output | 16 | Spectrum output data |X(k)|Â² |
| `dout_valid` | Output | 1 | Output data valid signal |

## ğŸ”¬ Working Principle

### Data Flow

1. **Data Acquisition**: System receives 16-bit ADC sampling data in Q1.15 fixed-point format
2. **Buffer Storage**: Input buffer module collects 8 sampling points and stores them in bit-reversed order in RAM
3. **FFT Calculation**: Uses radix-2 decimation-in-time algorithm to implement 8-point FFT with 3 stages of butterfly operations
4. **Power Spectrum Calculation**: Calculates power spectral density for each frequency component |X(k)|Â² = ReÂ²(k) + ImÂ²(k)
5. **Result Output**: Sequentially outputs power spectrum values for 8 frequency components

### FFT Algorithm Implementation

- **Algorithm**: Radix-2 Decimation-in-Time (DIT) FFT
- **Stages**: 3 stages of butterfly operations (logâ‚‚8 = 3)
- **Twiddle Factors**: Pre-computed sine/cosine coefficient table
- **Number Format**: Q1.15 fixed-point arithmetic with saturation handling

## ğŸ“ Project Structure
SpectAnalyzer_Project/
â”œâ”€â”€ src/                    # Source code directory
â”‚   â”œâ”€â”€ SpectAnalyzer_top.vhd      # Top-level module
â”‚   â”œâ”€â”€ input_buffer.vhd           # Input buffer
â”‚   â”œâ”€â”€ mag_sqr_fft.vhd           # FFT core
â”‚   â”œâ”€â”€ output_buffer.vhd          # Output buffer
â”‚   â”œâ”€â”€ ram_sp.vhd                 # Single-port RAM
â”‚   â”œâ”€â”€ spect_pkg.vhd              # Common package
â”‚   â”œâ”€â”€ spect_pkg0.vhd             # Utility function package
â”‚   â””â”€â”€ tb/                        # Testbench
â”œâ”€â”€ db/                     # Quartus database files
â”œâ”€â”€ incremental_db/         # Incremental compilation database
â”œâ”€â”€ SpectAnalyzer.qpf      # Quartus project file
â”œâ”€â”€ SpectAnalyzer_top.qsf  # Quartus settings file
â””â”€â”€ *.rpt                  # Compilation report files

## ğŸ¯ Application Scenarios

- **Signal Processing Education**: Understanding FPGA implementation of FFT algorithms
- **Spectrum Analysis**: Real-time audio/RF signal spectrum analysis
- **Algorithm Verification**: Hardware verification platform for FFT algorithms
- **Prototype Development**: Foundation module for more complex spectrum analysis systems

## ğŸ”§ Custom Configuration

### Modify FFT Points

Modify in `spect_pkg.vhd`:

```vhdl
constant N_POINTS : natural := 16;  -- Change to 16-point FFT
```

### Modify Data Width

```vhdl
constant DATA_WIDTH : natural := 18;  -- Change to 18-bit data
```

**Note**: Modifying these parameters requires corresponding adjustments to the FFT algorithm implementation and twiddle factor tables.

## ğŸ“ˆ Performance Metrics

- **Processing Latency**: Approximately 20-30 clock cycles (depending on clock frequency)
- **Throughput**: 8 spectrum outputs per 8 input samples
- **Resource Usage**: 
  - Logic Elements: ~500 LEs
  - Memory: 1 M9K block
  - DSP: 2-4 multipliers

## ğŸ¤ Contributing

Welcome to submit Issues and Pull Requests!

1. Fork this project
2. Create a feature branch (`git checkout -b feature/AmazingFeature`)
3. Commit your changes (`git commit -m 'Add some AmazingFeature'`)
4. Push to the branch (`git push origin feature/AmazingFeature`)
5. Open a Pull Request

## ğŸ“„ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ“ Contact

- Author Email: zgotohdx@outlook.com

## ğŸ™ Acknowledgments

- Thanks to all developers who contribute to the FPGA open source community
- Referenced classic FFT algorithm implementation literature
- Used Intel/Altera FPGA development toolchain

---

â­ If this project helps you, please give it a Star!