{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619136194484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619136194490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 23 01:03:14 2021 " "Processing started: Fri Apr 23 01:03:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619136194490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619136194490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off encoder -c encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off encoder -c encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619136194490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619136195100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619136195100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_1-Equaction " "Found design unit 1: mux_16_1-Equaction" {  } { { "mux_16_1.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte0/mux_16_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619136203689 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_1 " "Found entity 1: mux_16_1" {  } { { "mux_16_1.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte0/mux_16_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619136203689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619136203689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_1proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_1proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_1proc-Shell " "Found design unit 1: mux_16_1proc-Shell" {  } { { "mux_16_1proc.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte0/mux_16_1proc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619136203694 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_1proc " "Found entity 1: mux_16_1proc" {  } { { "mux_16_1proc.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte0/mux_16_1proc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619136203694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619136203694 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_WRITE_TO_OUT_PORT" "muxout mux_16_1proc.vhd(21) " "VHDL error at mux_16_1proc.vhd(21): can't write to interface object \"muxout\" of mode IN" {  } { { "mux_16_1proc.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte0/mux_16_1proc.vhd" 21 0 0 } }  } 0 10568 "VHDL error at %2!s!: can't write to interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1619136203695 ""}
{ "Error" "EVRFX_VHDL_UNSUPPORTED_FEATURE_IN_NON_VHDL08" "simplified sensitivity list VHDL_1993 mux_16_1proc.vhd(58) " "VHDL error at mux_16_1proc.vhd(58): simplified sensitivity list is not supported in VHDL_1993, and is only supported for VHDL 2008" {  } { { "mux_16_1proc.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/Parte0/mux_16_1proc.vhd" 58 0 0 } }  } 0 10887 "VHDL error at %3!s!: %1!s! is not supported in %2!s!, and is only supported for VHDL 2008" 0 0 "Analysis & Synthesis" 0 -1 1619136203695 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619136203782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 23 01:03:23 2021 " "Processing ended: Fri Apr 23 01:03:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619136203782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619136203782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619136203782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619136203782 ""}
