<profile>

<section name = "Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_38_3'" level="0">
<item name = "Date">Sun Apr  2 17:25:26 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project_20</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.558 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 10, 10, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_38_3">8, 8, 2, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 40, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 42, -</column>
<column name="Memory">8, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 7, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_83_6_1_1_U11">mux_83_6_1_1, 0, 0, 0, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bram2_0_U">dut_Pipeline_VITIS_LOOP_38_3_bram2_0_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
<column name="bram2_1_U">dut_Pipeline_VITIS_LOOP_38_3_bram2_1_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
<column name="bram2_2_U">dut_Pipeline_VITIS_LOOP_38_3_bram2_2_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
<column name="bram2_3_U">dut_Pipeline_VITIS_LOOP_38_3_bram2_3_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
<column name="bram2_4_U">dut_Pipeline_VITIS_LOOP_38_3_bram2_4_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
<column name="bram2_5_U">dut_Pipeline_VITIS_LOOP_38_3_bram2_5_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
<column name="bram2_6_U">dut_Pipeline_VITIS_LOOP_38_3_bram2_6_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
<column name="bram2_7_U">dut_Pipeline_VITIS_LOOP_38_3_bram2_7_RAM_1P_BRAM_1R1W, 1, 0, 0, 0, 8, 6, 1, 48</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1514_fu_239_p2">+, 0, 0, 14, 6, 6</column>
<column name="j_V_2_fu_221_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1027_fu_215_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_V_1">9, 2, 4, 8</column>
<column name="j_V_fu_80">9, 2, 4, 8</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="j_V_fu_80">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut_Pipeline_VITIS_LOOP_38_3, return value</column>
<column name="output_r_TREADY">in, 1, axis, output_r, pointer</column>
<column name="output_r_TDATA">out, 8, axis, output_r, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r, pointer</column>
<column name="trunc_ln">in, 6, ap_none, trunc_ln, scalar</column>
<column name="trunc_ln1">in, 3, ap_none, trunc_ln1, scalar</column>
</table>
</item>
</section>
</profile>
