# 2013 MICRO

- [Matthew K. Farrens](http://dblp2.uni-trier.de/pers/hd/f/Farrens:Matthew_K=), [Christos Kozyrakis](http://dblp2.uni-trier.de/pers/hd/k/Kozyrakis:Christos):
  The 46th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-46, Davis, CA, USA, December 7-11, 2013. ACM 2013, ISBN 978-1-4503-2638-4

## Approximate computing

- [Swagath Venkataramani](http://dblp2.uni-trier.de/pers/hd/v/Venkataramani:Swagath), [Vinay K. Chippa](http://dblp2.uni-trier.de/pers/hd/c/Chippa:Vinay_K=), [Srimat T. Chakradhar](http://dblp2.uni-trier.de/pers/hd/c/Chakradhar:Srimat_T=), [Kaushik Roy](http://dblp2.uni-trier.de/pers/hd/r/Roy_0001:Kaushik), [Anand Raghunathan](http://dblp2.uni-trier.de/pers/hd/r/Raghunathan:Anand):
  Quality programmable vector processors for approximate computing. 1-12

- [Mehrzad Samadi](http://dblp2.uni-trier.de/pers/hd/s/Samadi:Mehrzad), [Janghaeng Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Janghaeng), [Davoud Anoushe Jamshidi](http://dblp2.uni-trier.de/pers/hd/j/Jamshidi:Davoud_Anoushe), [Amir Hormati](http://dblp2.uni-trier.de/pers/hd/h/Hormati:Amir), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  SAGE: self-tuning approximation for graphics engines. 13-24

- [Adrian Sampson](http://dblp2.uni-trier.de/pers/hd/s/Sampson:Adrian), [Jacob Nelson](http://dblp2.uni-trier.de/pers/hd/n/Nelson:Jacob), [Karin Strauss](http://dblp2.uni-trier.de/pers/hd/s/Strauss:Karin), [Luis Ceze](http://dblp2.uni-trier.de/pers/hd/c/Ceze:Luis):
  **Approximate storage in solid-state memories**. 25-36

## Energy optimizations

- [Yuya Kora](http://dblp2.uni-trier.de/pers/hd/k/Kora:Yuya), [Kyohei Yamaguchi](http://dblp2.uni-trier.de/pers/hd/y/Yamaguchi:Kyohei), [Hideki Ando](http://dblp2.uni-trier.de/pers/hd/a/Ando:Hideki):
  MLP-aware dynamic instruction window resizing for adaptively exploiting both ILP and MLP. 37-48

- [Andreas Sembrant](http://dblp2.uni-trier.de/pers/hd/s/Sembrant:Andreas), [Erik Hagersten](http://dblp2.uni-trier.de/pers/hd/h/Hagersten:Erik), [David Black-Schaffer](http://dblp2.uni-trier.de/pers/hd/b/Black=Schaffer:David):
  **TLC: a tag-less cache for reducing dynamic first level cache energy**. 49-61

- [Somayeh Sardashti](http://dblp2.uni-trier.de/pers/hd/s/Sardashti:Somayeh), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  **Decoupled compressed cache: exploiting spatial locality for energy-optimized compressed caching**. 62-73

## Power-efficient GPUs

- [Syed Zohaib Gilani](http://dblp2.uni-trier.de/pers/hd/g/Gilani:Syed_Zohaib), [Nam Sung Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Nam_Sung), [Michael J. Schulte](http://dblp2.uni-trier.de/pers/hd/s/Schulte:Michael_J=):
  Exploiting GPU peak-power and performance tradeoffs through reduced effective pipeline latency. 74-85

- [Minsoo Rhu](http://dblp2.uni-trier.de/pers/hd/r/Rhu:Minsoo), [Michael Sullivan](http://dblp2.uni-trier.de/pers/hd/s/Sullivan:Michael), [Jingwen Leng](http://dblp2.uni-trier.de/pers/hd/l/Leng:Jingwen), [Mattan Erez](http://dblp2.uni-trier.de/pers/hd/e/Erez:Mattan):
  **A locality-aware memory hierarchy for energy-efficient GPU architectures**. 86-98

- [Timothy G. Rogers](http://dblp2.uni-trier.de/pers/hd/r/Rogers:Timothy_G=), [Mike O'Connor](http://dblp2.uni-trier.de/pers/hd/o/O=Connor:Mike), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  Divergence-aware warp scheduling. 99-110

- [Mohammad Abdel-Majeed](http://dblp2.uni-trier.de/pers/hd/a/Abdel=Majeed:Mohammad), [Daniel Wong](http://dblp2.uni-trier.de/pers/hd/w/Wong_0001:Daniel), [Murali Annavaram](http://dblp2.uni-trier.de/pers/hd/a/Annavaram:Murali):
  Warped gates: gating aware scheduling and power gating for GPGPUs. 111-122

## Resilience

- [Raghuraman Balasubramanian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramanian:Raghuraman), [Karthikeyan Sankaralingam](http://dblp2.uni-trier.de/pers/hd/s/Sankaralingam:Karthikeyan):
  Virtually-aged sampling DMR: unifying circuit failure prediction and circuit failure detection. 123-135

- [Hyungjun Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Hyungjun), [Arseniy Vitkovskiy](http://dblp2.uni-trier.de/pers/hd/v/Vitkovskiy:Arseniy), [Paul V. Gratz](http://dblp2.uni-trier.de/pers/hd/g/Gratz:Paul_V=), [Vassos Soteriou](http://dblp2.uni-trier.de/pers/hd/s/Soteriou:Vassos):
  **Use it or lose it: wear-out and lifetime in future chip multiprocessors**. 136-147

- [Ritesh Parikh](http://dblp2.uni-trier.de/pers/hd/p/Parikh:Ritesh), [Valeria Bertacco](http://dblp2.uni-trier.de/pers/hd/b/Bertacco:Valeria):
  uDIREC: unified diagnosis and reconfiguration for frugal bypass of NoC faults. 148-159

- [Yiannakis Sazeides](http://dblp2.uni-trier.de/pers/hd/s/Sazeides:Yiannakis), [Emre Özer](http://dblp2.uni-trier.de/pers/hd/=/=Ouml=zer:Emre), [Danny Kershaw](http://dblp2.uni-trier.de/pers/hd/k/Kershaw:Danny), [Panagiota Nikolaou](http://dblp2.uni-trier.de/pers/hd/n/Nikolaou:Panagiota), [Marios Kleanthous](http://dblp2.uni-trier.de/pers/hd/k/Kleanthous:Marios), [Jaume Abella](http://dblp2.uni-trier.de/pers/hd/a/Abella:Jaume):
  Implicit-storing and redundant-encoding-of-attribute information in error-correction-codes. 160-171

## Main memory

- [Gennady Pekhimenko](http://dblp2.uni-trier.de/pers/hd/p/Pekhimenko:Gennady), [Vivek Seshadri](http://dblp2.uni-trier.de/pers/hd/s/Seshadri:Vivek), [Yoongu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Yoongu), [Hongyi Xin](http://dblp2.uni-trier.de/pers/hd/x/Xin:Hongyi), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Phillip B. Gibbons](http://dblp2.uni-trier.de/pers/hd/g/Gibbons:Phillip_B=), [Michael A. Kozuch](http://dblp2.uni-trier.de/pers/hd/k/Kozuch:Michael_A=), [Todd C. Mowry](http://dblp2.uni-trier.de/pers/hd/m/Mowry:Todd_C=):
  **Linearly compressed pages: a low-complexity, low-latency main memory compression framework**. 172-184

- [Vivek Seshadri](http://dblp2.uni-trier.de/pers/hd/s/Seshadri:Vivek), [Yoongu Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Yoongu), [Chris Fallin](http://dblp2.uni-trier.de/pers/hd/f/Fallin:Chris), [Donghyuk Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Donghyuk), [Rachata Ausavarungnirun](http://dblp2.uni-trier.de/pers/hd/a/Ausavarungnirun:Rachata), [Gennady Pekhimenko](http://dblp2.uni-trier.de/pers/hd/p/Pekhimenko:Gennady), [Yixin Luo](http://dblp2.uni-trier.de/pers/hd/l/Luo:Yixin), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Phillip B. Gibbons](http://dblp2.uni-trier.de/pers/hd/g/Gibbons:Phillip_B=), [Michael A. Kozuch](http://dblp2.uni-trier.de/pers/hd/k/Kozuch:Michael_A=), [Todd C. Mowry](http://dblp2.uni-trier.de/pers/hd/m/Mowry:Todd_C=):
  **RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization**. 185-197

- [Manjunath Shevgoor](http://dblp2.uni-trier.de/pers/hd/s/Shevgoor:Manjunath), [Jung-Sik Kim](http://dblp2.uni-trier.de/pers/hd/k/Kim:Jung=Sik), [Niladrish Chatterjee](http://dblp2.uni-trier.de/pers/hd/c/Chatterjee:Niladrish), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Al Davis](http://dblp2.uni-trier.de/pers/hd/d/Davis:Al), [Aniruddha N. Udipi](http://dblp2.uni-trier.de/pers/hd/u/Udipi:Aniruddha_N=):
  Quantifying the relationship between the power delivery network and architectural policies in a 3D-stacked memory device. 198-209

## Power management & interconnects

- [Augusto Vega](http://dblp2.uni-trier.de/pers/hd/v/Vega:Augusto), [Alper Buyuktosunoglu](http://dblp2.uni-trier.de/pers/hd/b/Buyuktosunoglu:Alper), [Heather Hanson](http://dblp2.uni-trier.de/pers/hd/h/Hanson:Heather), [Pradip Bose](http://dblp2.uni-trier.de/pers/hd/b/Bose:Pradip), [Srinivasan Ramani](http://dblp2.uni-trier.de/pers/hd/r/Ramani:Srinivasan):
  Crank it up or dial it down: coordinated multiprocessor frequency and folding control. 210-221

- [Arslan Zulfiqar](http://dblp2.uni-trier.de/pers/hd/z/Zulfiqar:Arslan), [Pranay Koka](http://dblp2.uni-trier.de/pers/hd/k/Koka:Pranay), [Herb Schwetman](http://dblp2.uni-trier.de/pers/hd/s/Schwetman:Herb), [Mikko H. Lipasti](http://dblp2.uni-trier.de/pers/hd/l/Lipasti:Mikko_H=), [Xuezhe Zheng](http://dblp2.uni-trier.de/pers/hd/z/Zheng:Xuezhe), [Ashok V. Krishnamoorthy](http://dblp2.uni-trier.de/pers/hd/k/Krishnamoorthy:Ashok_V=):
  Wavelength stealing: an opportunistic approach to channel sharing in multi-chip photonic interconnects. 222-233

- [Mahdi Nazm Bojnordi](http://dblp2.uni-trier.de/pers/hd/b/Bojnordi:Mahdi_Nazm), [Engin Ipek](http://dblp2.uni-trier.de/pers/hd/i/Ipek:Engin):
  DESC: energy-efficient data exchange using synchronized counters. 234-246

## Prefetching

- [Akanksha Jain](http://dblp2.uni-trier.de/pers/hd/j/Jain:Akanksha), [Calvin Lin](http://dblp2.uni-trier.de/pers/hd/l/Lin:Calvin):
  **Linearizing irregular memory accesses for improved correlated prefetching**. 247-259

- [Aasheesh Kolli](http://dblp2.uni-trier.de/pers/hd/k/Kolli:Aasheesh), [Ali G. Saidi](http://dblp2.uni-trier.de/pers/hd/s/Saidi:Ali_G=), [Thomas F. Wenisch](http://dblp2.uni-trier.de/pers/hd/w/Wenisch:Thomas_F=):
  **RDIP: return-address-stack directed instruction prefetching**. 260-271

- [Cansu Kaynak](http://dblp2.uni-trier.de/pers/hd/k/Kaynak:Cansu), [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak):
  **SHIFT: shared history instruction fetch for lean-core server processors**. 272-283

## Cache management

- [Daniel A. Jiménez](http://dblp2.uni-trier.de/pers/hd/j/Jim=eacute=nez:Daniel_A=):
  **Insertion and promotion for tree-based PseudoLRU last-level caches**. 284-296

- [Abhisek Pan](http://dblp2.uni-trier.de/pers/hd/p/Pan:Abhisek), [Vijay S. Pai](http://dblp2.uni-trier.de/pers/hd/p/Pai:Vijay_S=):
  **Imbalanced cache partitioning for balanced data-parallel programs**. 297-309

- [Jorge Albericio](http://dblp2.uni-trier.de/pers/hd/a/Albericio:Jorge), [Pablo Ibáñez](http://dblp2.uni-trier.de/pers/hd/i/Ib=aacute==ntilde=ez:Pablo), [Víctor Viñals](http://dblp2.uni-trier.de/pers/hd/v/Vi=ntilde=als:V=iacute=ctor), [José M. Llabería](http://dblp2.uni-trier.de/pers/hd/l/Llaber=iacute=a:Jos=eacute=_M=):
  **The reuse cache: downsizing the shared last-level cache**. 310-321

## Programming, compilation, and provisioning

- [Chao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Chao), [Yang Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Yang), [Ruijin Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Ruijin), [Ming Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Ming), [Longjun Liu](http://dblp2.uni-trier.de/pers/hd/l/Liu:Longjun), [Jingling Yuan](http://dblp2.uni-trier.de/pers/hd/y/Yuan:Jingling), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao):
  Enabling datacenter servers to scale out economically and sustainably. 322-333

- [Timothy Creech](http://dblp2.uni-trier.de/pers/hd/c/Creech:Timothy), [Aparna Kotha](http://dblp2.uni-trier.de/pers/hd/k/Kotha:Aparna), [Rajeev Barua](http://dblp2.uni-trier.de/pers/hd/b/Barua:Rajeev):
  Efficient multiprogramming for multicores with SCAF. 334-345

- [Hongbo Rong](http://dblp2.uni-trier.de/pers/hd/r/Rong:Hongbo), [Hyunchul Park](http://dblp2.uni-trier.de/pers/hd/p/Park:Hyunchul), [Cheng Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Cheng), [Youfeng Wu](http://dblp2.uni-trier.de/pers/hd/w/Wu:Youfeng):
  Allocating rotating registers by scheduling. 346-358

## Coherence & memory management

- [Jason Zebchuk](http://dblp2.uni-trier.de/pers/hd/z/Zebchuk:Jason), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas):
  **Multi-grain coherence directories**. 359-370

- [Xuehai Qian](http://dblp2.uni-trier.de/pers/hd/q/Qian:Xuehai), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep), [Benjamin Sahelices](http://dblp2.uni-trier.de/pers/hd/s/Sahelices:Benjamin), [Depei Qian](http://dblp2.uni-trier.de/pers/hd/q/Qian:Depei):
  **BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment**. 371-382

- [Abhishek Bhattacharjee](http://dblp2.uni-trier.de/pers/hd/b/Bhattacharjee:Abhishek):
  **Large-reach memory management unit caches**. 383-394

## GPU memory management

- [Jayesh Gaur](http://dblp2.uni-trier.de/pers/hd/g/Gaur:Jayesh), [Raghuram Srinivasan](http://dblp2.uni-trier.de/pers/hd/s/Srinivasan:Raghuram), [Sreenivas Subramoney](http://dblp2.uni-trier.de/pers/hd/s/Subramoney:Sreenivas), [Mainak Chaudhuri](http://dblp2.uni-trier.de/pers/hd/c/Chaudhuri:Mainak):
  Efficient management of last-level caches in graphics processors for 3D scene rendering workloads. 395-407

- [Wilson W. L. Fung](http://dblp2.uni-trier.de/pers/hd/f/Fung:Wilson_W=_L=), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  Energy efficient GPU transactional memory via space-time optimizations. 408-420

## Storage optimizations

- [Jishen Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Jishen), [Sheng Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Sheng), [Doe Hyun Yoon](http://dblp2.uni-trier.de/pers/hd/y/Yoon:Doe_Hyun), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan), [Norman P. Jouppi](http://dblp2.uni-trier.de/pers/hd/j/Jouppi:Norman_P=):
  **Kiln: closing the performance gap between systems with and without persistence support**. 421-432

- [Jie Fan](http://dblp2.uni-trier.de/pers/hd/f/Fan:Jie), [Song Jiang](http://dblp2.uni-trier.de/pers/hd/j/Jiang:Song), [Jiwu Shu](http://dblp2.uni-trier.de/pers/hd/s/Shu:Jiwu), [Youhui Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Youhui), [Weimin Zhen](http://dblp2.uni-trier.de/pers/hd/z/Zhen:Weimin):
  **Aegis: partitioning data block for efficient recovery of stuck-at-faults in phase change memory**. 433-444

## Heterogeneous computing

- [Shruti Padmanabha](http://dblp2.uni-trier.de/pers/hd/p/Padmanabha:Shruti), [Andrew Lukefahr](http://dblp2.uni-trier.de/pers/hd/l/Lukefahr:Andrew), [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Trace based phase prediction for tightly-coupled heterogeneous cores. 445-456

- [Jason Power](http://dblp2.uni-trier.de/pers/hd/p/Power:Jason), [Arkaprava Basu](http://dblp2.uni-trier.de/pers/hd/b/Basu:Arkaprava), [Junli Gu](http://dblp2.uni-trier.de/pers/hd/g/Gu:Junli), [Sooraj Puthoor](http://dblp2.uni-trier.de/pers/hd/p/Puthoor:Sooraj), [Bradford M. Beckmann](http://dblp2.uni-trier.de/pers/hd/b/Beckmann:Bradford_M=), [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=), [Steven K. Reinhardt](http://dblp2.uni-trier.de/pers/hd/r/Reinhardt:Steven_K=), [David A. Wood](http://dblp2.uni-trier.de/pers/hd/w/Wood:David_A=):
  **Heterogeneous system coherence for integrated CPU-GPU systems**. 457-467

- [Yusuf Onur Koçberber](http://dblp2.uni-trier.de/pers/hd/k/Ko=ccedil=berber:Yusuf_Onur), [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris), [Javier Picorel](http://dblp2.uni-trier.de/pers/hd/p/Picorel:Javier), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak), [Kevin T. Lim](http://dblp2.uni-trier.de/pers/hd/l/Lim:Kevin_T=), [Parthasarathy Ranganathan](http://dblp2.uni-trier.de/pers/hd/r/Ranganathan:Parthasarathy):
  **Meet the walkers: accelerating index traversals for in-memory databases**. 468-479