$date
	Sun Oct 23 00:58:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#639764
b10 !
1"
#639766
b10 &
b10 %
1$
#639767
0"
#639770
b1 &
b1 %
1#
#639774
b0 &
0#
b0 %
0$
#1643807
b101 !
1"
#1643810
b101 &
b101 %
1$
#1643811
0"
#1643814
b10000 &
b10000 %
#1643818
b1000 &
b1000 %
#1643822
b100 &
b100 %
#1643826
b10 &
b10 %
#1643830
b1 &
1#
b1 %
#1643834
b0 &
b0 %
0#
0$
#2642454
b11110 &
b11110 %
1$
b11110 !
1"
#2642455
0"
#2642458
b1111 &
b1111 %
#2642462
b101110 &
b101110 %
#2642466
b10111 &
b10111 %
#2642470
b1000110 &
b1000110 %
#2642474
b100011 &
b100011 %
#2642478
b1101010 &
b1101010 %
#2642482
b110101 &
b110101 %
#2642486
b10100000 &
b10100000 %
#2642490
b1010000 &
b1010000 %
#2642494
b101000 &
b101000 %
#2642498
b10100 &
b10100 %
#2642502
b1010 &
b1010 %
#2642506
b101 &
b101 %
#2642510
b10000 &
b10000 %
#2642514
b1000 &
b1000 %
#2642518
b100 &
b100 %
#2642522
b10 &
b10 %
#2642526
b1 &
1#
b1 %
#2642530
b0 &
b0 %
0#
0$
#4500012
