#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1df9050 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1df91e0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1df2090 .functor NOT 1, L_0x1e2be70, C4<0>, C4<0>, C4<0>;
L_0x1e2bc00 .functor XOR 1, L_0x1e2baa0, L_0x1e2bb60, C4<0>, C4<0>;
L_0x1e2bd60 .functor XOR 1, L_0x1e2bc00, L_0x1e2bcc0, C4<0>, C4<0>;
v0x1e28a60_0 .net *"_ivl_10", 0 0, L_0x1e2bcc0;  1 drivers
v0x1e28b60_0 .net *"_ivl_12", 0 0, L_0x1e2bd60;  1 drivers
v0x1e28c40_0 .net *"_ivl_2", 0 0, L_0x1e2ba00;  1 drivers
v0x1e28d00_0 .net *"_ivl_4", 0 0, L_0x1e2baa0;  1 drivers
v0x1e28de0_0 .net *"_ivl_6", 0 0, L_0x1e2bb60;  1 drivers
v0x1e28f10_0 .net *"_ivl_8", 0 0, L_0x1e2bc00;  1 drivers
v0x1e28ff0_0 .net "a", 0 0, v0x1e269b0_0;  1 drivers
v0x1e29090_0 .net "b", 0 0, v0x1e26a50_0;  1 drivers
v0x1e29130_0 .net "c", 0 0, v0x1e26af0_0;  1 drivers
v0x1e291d0_0 .var "clk", 0 0;
v0x1e29270_0 .net "d", 0 0, v0x1e26c60_0;  1 drivers
v0x1e29310_0 .net "out_dut", 0 0, L_0x1e2b8a0;  1 drivers
v0x1e293b0_0 .net "out_ref", 0 0, L_0x1e2a380;  1 drivers
v0x1e29450_0 .var/2u "stats1", 159 0;
v0x1e294f0_0 .var/2u "strobe", 0 0;
v0x1e29590_0 .net "tb_match", 0 0, L_0x1e2be70;  1 drivers
v0x1e29650_0 .net "tb_mismatch", 0 0, L_0x1df2090;  1 drivers
v0x1e29820_0 .net "wavedrom_enable", 0 0, v0x1e26d50_0;  1 drivers
v0x1e298c0_0 .net "wavedrom_title", 511 0, v0x1e26df0_0;  1 drivers
L_0x1e2ba00 .concat [ 1 0 0 0], L_0x1e2a380;
L_0x1e2baa0 .concat [ 1 0 0 0], L_0x1e2a380;
L_0x1e2bb60 .concat [ 1 0 0 0], L_0x1e2b8a0;
L_0x1e2bcc0 .concat [ 1 0 0 0], L_0x1e2a380;
L_0x1e2be70 .cmp/eeq 1, L_0x1e2ba00, L_0x1e2bd60;
S_0x1df9370 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1df91e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1df9af0 .functor NOT 1, v0x1e26af0_0, C4<0>, C4<0>, C4<0>;
L_0x1e02d10 .functor NOT 1, v0x1e26a50_0, C4<0>, C4<0>, C4<0>;
L_0x1e29ad0 .functor AND 1, L_0x1df9af0, L_0x1e02d10, C4<1>, C4<1>;
L_0x1e29b70 .functor NOT 1, v0x1e26c60_0, C4<0>, C4<0>, C4<0>;
L_0x1e29ca0 .functor NOT 1, v0x1e269b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e29da0 .functor AND 1, L_0x1e29b70, L_0x1e29ca0, C4<1>, C4<1>;
L_0x1e29e80 .functor OR 1, L_0x1e29ad0, L_0x1e29da0, C4<0>, C4<0>;
L_0x1e29f40 .functor AND 1, v0x1e269b0_0, v0x1e26af0_0, C4<1>, C4<1>;
L_0x1e2a000 .functor AND 1, L_0x1e29f40, v0x1e26c60_0, C4<1>, C4<1>;
L_0x1e2a0c0 .functor OR 1, L_0x1e29e80, L_0x1e2a000, C4<0>, C4<0>;
L_0x1e2a230 .functor AND 1, v0x1e26a50_0, v0x1e26af0_0, C4<1>, C4<1>;
L_0x1e2a2a0 .functor AND 1, L_0x1e2a230, v0x1e26c60_0, C4<1>, C4<1>;
L_0x1e2a380 .functor OR 1, L_0x1e2a0c0, L_0x1e2a2a0, C4<0>, C4<0>;
v0x1df2300_0 .net *"_ivl_0", 0 0, L_0x1df9af0;  1 drivers
v0x1df23a0_0 .net *"_ivl_10", 0 0, L_0x1e29da0;  1 drivers
v0x1e251a0_0 .net *"_ivl_12", 0 0, L_0x1e29e80;  1 drivers
v0x1e25260_0 .net *"_ivl_14", 0 0, L_0x1e29f40;  1 drivers
v0x1e25340_0 .net *"_ivl_16", 0 0, L_0x1e2a000;  1 drivers
v0x1e25470_0 .net *"_ivl_18", 0 0, L_0x1e2a0c0;  1 drivers
v0x1e25550_0 .net *"_ivl_2", 0 0, L_0x1e02d10;  1 drivers
v0x1e25630_0 .net *"_ivl_20", 0 0, L_0x1e2a230;  1 drivers
v0x1e25710_0 .net *"_ivl_22", 0 0, L_0x1e2a2a0;  1 drivers
v0x1e257f0_0 .net *"_ivl_4", 0 0, L_0x1e29ad0;  1 drivers
v0x1e258d0_0 .net *"_ivl_6", 0 0, L_0x1e29b70;  1 drivers
v0x1e259b0_0 .net *"_ivl_8", 0 0, L_0x1e29ca0;  1 drivers
v0x1e25a90_0 .net "a", 0 0, v0x1e269b0_0;  alias, 1 drivers
v0x1e25b50_0 .net "b", 0 0, v0x1e26a50_0;  alias, 1 drivers
v0x1e25c10_0 .net "c", 0 0, v0x1e26af0_0;  alias, 1 drivers
v0x1e25cd0_0 .net "d", 0 0, v0x1e26c60_0;  alias, 1 drivers
v0x1e25d90_0 .net "out", 0 0, L_0x1e2a380;  alias, 1 drivers
S_0x1e25ef0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1df91e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1e269b0_0 .var "a", 0 0;
v0x1e26a50_0 .var "b", 0 0;
v0x1e26af0_0 .var "c", 0 0;
v0x1e26bc0_0 .net "clk", 0 0, v0x1e291d0_0;  1 drivers
v0x1e26c60_0 .var "d", 0 0;
v0x1e26d50_0 .var "wavedrom_enable", 0 0;
v0x1e26df0_0 .var "wavedrom_title", 511 0;
S_0x1e26190 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1e25ef0;
 .timescale -12 -12;
v0x1e263f0_0 .var/2s "count", 31 0;
E_0x1df3fa0/0 .event negedge, v0x1e26bc0_0;
E_0x1df3fa0/1 .event posedge, v0x1e26bc0_0;
E_0x1df3fa0 .event/or E_0x1df3fa0/0, E_0x1df3fa0/1;
E_0x1df41f0 .event negedge, v0x1e26bc0_0;
E_0x1dde9f0 .event posedge, v0x1e26bc0_0;
S_0x1e264f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e25ef0;
 .timescale -12 -12;
v0x1e266f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e267d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e25ef0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e26f50 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1df91e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1e2a4e0 .functor NOT 1, v0x1e269b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a550 .functor NOT 1, v0x1e26a50_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a5e0 .functor AND 1, L_0x1e2a4e0, L_0x1e2a550, C4<1>, C4<1>;
L_0x1e2a6f0 .functor AND 1, L_0x1e2a5e0, v0x1e26af0_0, C4<1>, C4<1>;
L_0x1e2a7e0 .functor AND 1, L_0x1e2a6f0, v0x1e26c60_0, C4<1>, C4<1>;
L_0x1e2a8a0 .functor NOT 1, v0x1e26a50_0, C4<0>, C4<0>, C4<0>;
L_0x1e2a950 .functor AND 1, v0x1e269b0_0, L_0x1e2a8a0, C4<1>, C4<1>;
L_0x1e2aa10 .functor NOT 1, v0x1e26af0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2abe0 .functor AND 1, L_0x1e2a950, L_0x1e2aa10, C4<1>, C4<1>;
L_0x1e2acf0 .functor AND 1, L_0x1e2abe0, v0x1e26c60_0, C4<1>, C4<1>;
L_0x1e2af20 .functor OR 1, L_0x1e2a7e0, L_0x1e2acf0, C4<0>, C4<0>;
L_0x1e2afe0 .functor AND 1, v0x1e269b0_0, v0x1e26a50_0, C4<1>, C4<1>;
L_0x1e2b2e0 .functor AND 1, L_0x1e2afe0, v0x1e26af0_0, C4<1>, C4<1>;
L_0x1e2b3a0 .functor OR 1, L_0x1e2af20, L_0x1e2b2e0, C4<0>, C4<0>;
L_0x1e2b270 .functor NOT 1, v0x1e269b0_0, C4<0>, C4<0>, C4<0>;
L_0x1e2b530 .functor AND 1, L_0x1e2b270, v0x1e26a50_0, C4<1>, C4<1>;
L_0x1e2b680 .functor AND 1, L_0x1e2b530, v0x1e26af0_0, C4<1>, C4<1>;
L_0x1e2b740 .functor AND 1, L_0x1e2b680, v0x1e26c60_0, C4<1>, C4<1>;
L_0x1e2b8a0 .functor OR 1, L_0x1e2b3a0, L_0x1e2b740, C4<0>, C4<0>;
v0x1e27240_0 .net *"_ivl_0", 0 0, L_0x1e2a4e0;  1 drivers
v0x1e27320_0 .net *"_ivl_10", 0 0, L_0x1e2a8a0;  1 drivers
v0x1e27400_0 .net *"_ivl_12", 0 0, L_0x1e2a950;  1 drivers
v0x1e274f0_0 .net *"_ivl_14", 0 0, L_0x1e2aa10;  1 drivers
v0x1e275d0_0 .net *"_ivl_16", 0 0, L_0x1e2abe0;  1 drivers
v0x1e27700_0 .net *"_ivl_18", 0 0, L_0x1e2acf0;  1 drivers
v0x1e277e0_0 .net *"_ivl_2", 0 0, L_0x1e2a550;  1 drivers
v0x1e278c0_0 .net *"_ivl_20", 0 0, L_0x1e2af20;  1 drivers
v0x1e279a0_0 .net *"_ivl_22", 0 0, L_0x1e2afe0;  1 drivers
v0x1e27a80_0 .net *"_ivl_24", 0 0, L_0x1e2b2e0;  1 drivers
v0x1e27b60_0 .net *"_ivl_26", 0 0, L_0x1e2b3a0;  1 drivers
v0x1e27c40_0 .net *"_ivl_28", 0 0, L_0x1e2b270;  1 drivers
v0x1e27d20_0 .net *"_ivl_30", 0 0, L_0x1e2b530;  1 drivers
v0x1e27e00_0 .net *"_ivl_32", 0 0, L_0x1e2b680;  1 drivers
v0x1e27ee0_0 .net *"_ivl_34", 0 0, L_0x1e2b740;  1 drivers
v0x1e27fc0_0 .net *"_ivl_4", 0 0, L_0x1e2a5e0;  1 drivers
v0x1e280a0_0 .net *"_ivl_6", 0 0, L_0x1e2a6f0;  1 drivers
v0x1e28290_0 .net *"_ivl_8", 0 0, L_0x1e2a7e0;  1 drivers
v0x1e28370_0 .net "a", 0 0, v0x1e269b0_0;  alias, 1 drivers
v0x1e28410_0 .net "b", 0 0, v0x1e26a50_0;  alias, 1 drivers
v0x1e28500_0 .net "c", 0 0, v0x1e26af0_0;  alias, 1 drivers
v0x1e285f0_0 .net "d", 0 0, v0x1e26c60_0;  alias, 1 drivers
v0x1e286e0_0 .net "out", 0 0, L_0x1e2b8a0;  alias, 1 drivers
S_0x1e28840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1df91e0;
 .timescale -12 -12;
E_0x1df3d40 .event anyedge, v0x1e294f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e294f0_0;
    %nor/r;
    %assign/vec4 v0x1e294f0_0, 0;
    %wait E_0x1df3d40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e25ef0;
T_3 ;
    %fork t_1, S_0x1e26190;
    %jmp t_0;
    .scope S_0x1e26190;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e263f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e26c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e26af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e26a50_0, 0;
    %assign/vec4 v0x1e269b0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dde9f0;
    %load/vec4 v0x1e263f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1e263f0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e26c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e26af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e26a50_0, 0;
    %assign/vec4 v0x1e269b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1df41f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e267d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1df3fa0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1e269b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e26a50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e26af0_0, 0;
    %assign/vec4 v0x1e26c60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1e25ef0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1df91e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e291d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e294f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1df91e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e291d0_0;
    %inv;
    %store/vec4 v0x1e291d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1df91e0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e26bc0_0, v0x1e29650_0, v0x1e28ff0_0, v0x1e29090_0, v0x1e29130_0, v0x1e29270_0, v0x1e293b0_0, v0x1e29310_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1df91e0;
T_7 ;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1df91e0;
T_8 ;
    %wait E_0x1df3fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e29450_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29450_0, 4, 32;
    %load/vec4 v0x1e29590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29450_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e29450_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29450_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e293b0_0;
    %load/vec4 v0x1e293b0_0;
    %load/vec4 v0x1e29310_0;
    %xor;
    %load/vec4 v0x1e293b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29450_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e29450_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e29450_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/kmap2/iter0/response35/top_module.sv";
