static int F_1 ( int V_1 , void T_1 * V_2 )\r\n{\r\nstruct V_3 V_4 ;\r\nT_2 V_5 ;\r\nint V_6 ;\r\nconst int V_7 = 15 ;\r\nconst int V_8 = 12 ;\r\nconst int V_9 = 7 ;\r\nconst int V_10 = 76 ;\r\nconst int V_11 = 76 ;\r\nconst int V_12 = 20 ;\r\nconst int V_13 = 20 ;\r\nconst int V_14 = 30 ;\r\nconst int V_15 = 40 ;\r\nconst int V_16 = 30 ;\r\nV_5 = F_2 ( V_2 + V_17 ) ;\r\nV_5 &= ~ V_18 & ~ V_19 ;\r\nF_3 ( V_5 , V_2 + V_17 ) ;\r\nmemset ( & V_4 , 0 , sizeof( V_4 ) ) ;\r\nV_4 . V_20 = 0 ;\r\nV_4 . V_21 = 0 ;\r\nV_4 . V_22 = 0 ;\r\nV_4 . V_23 = F_4 ( F_5 ( int , V_8 , V_7 ) ) ;\r\nV_4 . V_24 = V_4 . V_23 + F_4 ( V_9 ) ;\r\nV_4 . V_25 = V_4 . V_22 + F_4 ( V_11 ) ;\r\nV_4 . V_25 = F_5 ( int , V_4 . V_25 , V_4 . V_21 + F_4 ( V_10 ) ) ;\r\nV_4 . V_25 = F_5 ( int , V_4 . V_25 , V_4 . V_24 + F_4 ( V_12 ) ) ;\r\nV_4 . V_26 = V_4 . V_25 + F_4 ( 1 ) ;\r\nV_4 . V_27 = V_4 . V_26 ;\r\nV_4 . V_28 = V_4 . V_27 + F_4 ( V_13 ) ;\r\nV_4 . V_29 = V_4 . V_23 ;\r\nV_4 . V_30 = V_4 . V_24 ;\r\nif ( F_6 () ) {\r\nV_4 . V_31 = V_4 . V_30 ;\r\nV_4 . V_32 = V_4 . V_30 + F_4 ( V_14 ) ;\r\n}\r\nV_4 . V_33 = V_4 . V_30 + F_4 ( V_15 ) ;\r\nV_4 . V_34 = V_4 . V_33 + F_4 ( V_16 ) ;\r\nV_4 . V_35 = V_4 . V_34 + F_4 ( V_13 ) ;\r\nF_7 ( V_1 , V_36 ,\r\nV_37 |\r\nV_38 ) ;\r\nV_6 = F_8 ( V_1 , & V_4 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_5 = F_2 ( V_2 + V_17 ) ;\r\nV_5 &= ~ V_18 & ~ V_19 ;\r\nF_3 ( V_5 , V_2 + V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_9 ( void T_1 * V_2 , int V_39 ,\r\nint V_40 , int V_41 , int V_42 , int V_43 )\r\n{\r\nT_2 V_5 ;\r\nV_5 = F_2 ( V_2 + V_17 ) ;\r\nV_5 &= ~ ( ( 0x7 << V_44 ) | ( 0x7 << 9 ) ) ;\r\nV_5 |= ( V_39 << V_44 ) |\r\nV_45 ;\r\nif ( V_40 )\r\nV_5 |= V_18 ;\r\nelse\r\nV_5 &= ~ V_18 ;\r\nif ( V_41 )\r\nV_5 |= V_19 ;\r\nelse\r\nV_5 &= ~ V_19 ;\r\nif ( V_42 )\r\nV_5 |= V_46 ;\r\nelse\r\nV_5 &= ~ V_46 ;\r\nif ( V_43 )\r\nV_5 |= V_47 ;\r\nelse\r\nV_5 &= ~ V_47 ;\r\nF_3 ( V_5 , V_2 + V_17 ) ;\r\n}\r\nstatic int F_10 ( struct V_48 * V_49 ,\r\nvoid T_1 * V_2 , bool * V_50 )\r\n{\r\nT_3 V_51 = F_2 ( V_2 + V_52 ) ;\r\nint V_53 = 0 ;\r\nif ( V_49 -> V_54 ) {\r\nstruct V_55 V_56 ;\r\nV_56 . V_57 = F_2 ( V_2 + V_58 ) ;\r\nV_56 . V_59 = F_2 ( V_2 + V_60 ) ;\r\nV_56 . V_61 = V_51 ;\r\nV_53 = V_49 -> V_54 ( & V_56 , V_50 ) ;\r\nif ( V_53 )\r\nreturn V_53 ;\r\n}\r\nswitch ( ( V_51 >> 4 ) & 0xf ) {\r\ncase 0 :\r\nV_53 = 40 ;\r\nbreak;\r\ncase 1 :\r\nV_53 = 54 ;\r\nbreak;\r\ncase 2 :\r\nV_53 = 66 ;\r\nbreak;\r\ncase 3 :\r\nV_53 = 83 ;\r\nbreak;\r\ncase 4 :\r\nV_53 = 104 ;\r\nbreak;\r\ndefault:\r\nV_53 = 54 ;\r\nbreak;\r\n}\r\nreturn V_53 ;\r\n}\r\nstatic int F_11 ( struct V_48 * V_49 ,\r\nvoid T_1 * V_2 ,\r\nint * V_62 )\r\n{\r\nstruct V_3 V_4 ;\r\nconst int V_7 = 15 ;\r\nconst int V_8 = 12 ;\r\nconst int V_13 = 20 ;\r\nconst int V_14 = 30 ;\r\nconst int V_15 = 40 ;\r\nconst int V_16 = 30 ;\r\nint V_63 , V_64 , V_65 , V_66 , V_67 , V_9 , V_68 ;\r\nint V_69 , div , V_70 , V_71 , V_72 , V_39 ;\r\nint V_73 = 0 , V_42 = 0 , V_43 = 0 , V_40 = 0 , V_41 = 0 ;\r\nint V_6 , V_74 ;\r\nint V_1 = V_49 -> V_1 , V_53 = * V_62 ;\r\nT_2 V_5 ;\r\nbool V_50 = false ;\r\nif ( V_49 -> V_75 & V_76 ) {\r\nV_40 = 1 ;\r\n} else if ( V_49 -> V_75 & V_77 ) {\r\nV_40 = 1 ;\r\nV_41 = 1 ;\r\n} else\r\nreturn F_1 ( V_1 , V_2 ) ;\r\nif ( ! V_53 ) {\r\nV_6 = F_1 ( V_1 , V_2 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_53 = F_10 ( V_49 , V_2 , & V_50 ) ;\r\nV_73 = 1 ;\r\n}\r\nswitch ( V_53 ) {\r\ncase 104 :\r\nV_63 = 9600 ;\r\nV_64 = 3 ;\r\nV_65 = 4 ;\r\nV_66 = 2 ;\r\nV_67 = 3 ;\r\nV_9 = 6 ;\r\nV_68 = 6 ;\r\nbreak;\r\ncase 83 :\r\nV_63 = 12000 ;\r\nV_64 = 5 ;\r\nV_65 = 4 ;\r\nV_66 = 2 ;\r\nV_67 = 6 ;\r\nV_9 = 6 ;\r\nV_68 = 9 ;\r\nbreak;\r\ncase 66 :\r\nV_63 = 15000 ;\r\nV_64 = 6 ;\r\nV_65 = 5 ;\r\nV_66 = 2 ;\r\nV_67 = 6 ;\r\nV_9 = 6 ;\r\nV_68 = 11 ;\r\nbreak;\r\ndefault:\r\nV_63 = 18500 ;\r\nV_64 = 7 ;\r\nV_65 = 7 ;\r\nV_66 = 7 ;\r\nV_67 = 9 ;\r\nV_9 = 7 ;\r\nV_68 = 15 ;\r\nV_41 = 0 ;\r\nbreak;\r\n}\r\nV_69 = F_12 ( 1 ) ;\r\ndiv = F_13 ( V_1 , V_63 ) ;\r\nV_72 = F_12 ( div ) ;\r\nif ( V_72 < 15 )\r\nV_42 = 1 ;\r\nif ( V_72 < 12 )\r\nV_43 = 1 ;\r\nif ( V_43 )\r\nV_39 = 8 ;\r\nelse if ( V_42 )\r\nV_39 = 6 ;\r\nelse if ( V_72 >= 25 )\r\nV_39 = 3 ;\r\nelse\r\nV_39 = 4 ;\r\nif ( V_50 ) {\r\nif ( V_72 < 12 ) {\r\nV_64 = 3 ;\r\nV_65 = 4 ;\r\n} else if ( V_72 < 15 ) {\r\nV_64 = 5 ;\r\nV_65 = 4 ;\r\n} else if ( V_72 < 25 ) {\r\nV_64 = 6 ;\r\nV_65 = 5 ;\r\n} else {\r\nV_64 = 7 ;\r\nV_65 = 7 ;\r\n}\r\n}\r\nif ( V_73 )\r\nF_9 ( V_2 , V_39 ,\r\nV_40 , V_41 , V_42 , V_43 ) ;\r\nif ( div == 1 ) {\r\nV_5 = F_14 ( V_1 , V_78 ) ;\r\nV_5 |= ( 1 << 7 ) ;\r\nF_7 ( V_1 , V_78 , V_5 ) ;\r\nV_5 = F_14 ( V_1 , V_79 ) ;\r\nV_5 |= ( 1 << 7 ) ;\r\nF_7 ( V_1 , V_79 , V_5 ) ;\r\nV_5 = F_14 ( V_1 , V_80 ) ;\r\nV_5 |= ( 1 << 7 ) ;\r\nV_5 |= ( 1 << 23 ) ;\r\nF_7 ( V_1 , V_80 , V_5 ) ;\r\n} else {\r\nV_5 = F_14 ( V_1 , V_78 ) ;\r\nV_5 &= ~ ( 1 << 7 ) ;\r\nF_7 ( V_1 , V_78 , V_5 ) ;\r\nV_5 = F_14 ( V_1 , V_79 ) ;\r\nV_5 &= ~ ( 1 << 7 ) ;\r\nF_7 ( V_1 , V_79 , V_5 ) ;\r\nV_5 = F_14 ( V_1 , V_80 ) ;\r\nV_5 &= ~ ( 1 << 7 ) ;\r\nV_5 &= ~ ( 1 << 23 ) ;\r\nF_7 ( V_1 , V_80 , V_5 ) ;\r\n}\r\nmemset ( & V_4 , 0 , sizeof( V_4 ) ) ;\r\nV_4 . V_20 = V_63 ;\r\nV_4 . V_21 = 0 ;\r\nV_4 . V_22 = 0 ;\r\nV_70 = F_4 ( F_5 ( int , V_64 , V_65 ) ) ;\r\nV_71 = F_15 ( V_70 ) ;\r\nV_4 . V_81 = V_72 ;\r\nV_4 . V_23 = F_12 ( V_71 + F_15 ( V_66 ) ) ;\r\nV_4 . V_24 = F_12 ( V_71 + F_15 ( V_67 ) ) ;\r\nif ( V_4 . V_24 <= V_4 . V_23 )\r\nV_4 . V_24 = V_4 . V_23 + F_4 ( 1 ) ;\r\nV_4 . V_25 = F_12 ( V_71 + ( V_39 + 1 ) * div ) ;\r\nV_4 . V_26 = V_4 . V_25 + F_4 ( 1 ) ;\r\nV_4 . V_27 = V_4 . V_26 ;\r\nV_74 = ( ( F_15 ( V_13 ) + div - 1 ) / div ) * div ;\r\nV_4 . V_28 = F_12 ( V_71 + ( V_39 + 1 ) * div +\r\nV_74 ) ;\r\nif ( V_41 ) {\r\nV_4 . V_29 = V_4 . V_23 ;\r\nV_4 . V_30 = 0 ;\r\nV_4 . V_33 = V_4 . V_27 ;\r\nV_4 . V_34 = V_4 . V_27 ;\r\nV_4 . V_35 = V_4 . V_28 ;\r\nif ( F_6 () ) {\r\nV_4 . V_31 = F_12 ( V_71 +\r\nF_16 ( V_63 +\r\nV_68 * 1000 ) ) ;\r\nV_4 . V_32 = V_4 . V_25 ;\r\n}\r\n} else {\r\nV_4 . V_29 = F_4 ( F_5 ( int ,\r\nV_8 , V_7 ) ) ;\r\nV_4 . V_30 = V_4 . V_29 + F_4 ( V_9 ) ;\r\nV_4 . V_33 = V_4 . V_30 + F_4 ( V_15 ) ;\r\nV_4 . V_34 = V_4 . V_33 + F_4 ( V_16 ) ;\r\nV_4 . V_35 = V_4 . V_34 + F_4 ( V_13 ) ;\r\nif ( F_6 () ) {\r\nV_4 . V_31 = V_4 . V_30 ;\r\nV_4 . V_32 = V_4 . V_30 + F_4 ( V_14 ) ;\r\n}\r\n}\r\nF_7 ( V_1 , V_36 ,\r\nV_82 |\r\nV_83 |\r\n( V_40 ? V_84 : 0 ) |\r\n( V_41 ? V_85 : 0 ) |\r\n( V_41 ? V_86 : 0 ) |\r\nF_17 ( V_71 ) |\r\nF_18 ( 2 ) |\r\n( F_6 () ? 0 :\r\n( V_87 |\r\nF_19 ( 0 ) ) ) |\r\nV_37 |\r\nV_88 |\r\nV_38 ) ;\r\nV_6 = F_8 ( V_1 , & V_4 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nF_9 ( V_2 , V_39 , V_40 , V_41 , V_42 , V_43 ) ;\r\n* V_62 = V_53 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_20 ( void T_1 * V_2 , int * V_62 )\r\n{\r\nstruct V_89 * V_90 = & V_91 . V_90 ;\r\nif ( F_11 ( V_92 , V_2 ,\r\nV_62 ) < 0 ) {\r\nF_21 ( V_90 , L_1 ) ;\r\nreturn - V_93 ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_22 ( struct V_48 * V_94 )\r\n{\r\nV_92 = V_94 ;\r\nV_92 -> V_95 = F_20 ;\r\nV_91 . V_90 . V_96 = V_92 ;\r\nif ( F_23 () &&\r\n( V_92 -> V_75 & V_77 ) ) {\r\nF_24 ( V_97 L_2 ) ;\r\nV_92 -> V_75 &= ~ V_77 ;\r\nV_92 -> V_75 |= V_76 ;\r\n}\r\nif ( F_25 ( & V_91 ) < 0 ) {\r\nF_24 ( V_97 L_3 ) ;\r\nreturn;\r\n}\r\n}
