m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vFullAdd4
!s110 1592558028
!i10b 1
!s100 3c:Z:cK@A>`mf_DzRJbBh1
Im?01Zfe819nA6RQmRfNM]0
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder
w1592558011
8C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder/Full_Adder.v
FC:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder/Full_Adder.v
L0 39
Z2 OP;L;10.4a;61
r1
!s85 0
31
!s108 1592558028.000000
!s107 C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder/Full_Adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder/Full_Adder.v|
!s101 -O0
!i113 1
Z3 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@full@add4
vFullAdd4_tb
!s110 1592557804
!i10b 1
!s100 jO@gk^i_]ObI`eI6KZ<Hb0
I>1PA?7;H>0^QX4W<R;m=^3
R0
R1
w1592557795
8C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder/Full_Adder_tb.vp
FC:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder/Full_Adder_tb.vp
L0 64
R2
r1
!s85 0
31
!s108 1592557804.000000
!s107 C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder/Full_Adder_tb.vp|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/gshim/Documents/Colorado/HDL_For_FPGA_DEsign/Full_Adder/Full_Adder_tb.vp|
!s101 -O0
!i113 1
R3
n@full@add4_tb
