// Seed: 3133798337
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    output wire id_7,
    input uwire id_8,
    input tri1 id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wor id_12,
    output wor id_13,
    input supply0 id_14
    , id_30,
    input tri id_15,
    output tri0 id_16,
    input tri0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input supply1 id_20
    , id_31,
    input wor id_21,
    input wor id_22,
    input tri0 id_23,
    output tri1 id_24,
    input tri id_25,
    output wor id_26,
    output tri1 id_27,
    input tri0 id_28
);
  assign id_31 = id_1 == id_15;
  module_0 modCall_1 (
      id_31,
      id_31
  );
endmodule
