#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 25 21:19:21 2019
# Process ID: 13736
# Current directory: E:/FPGA/SRM_FPGA/srm_open_loop_control_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4260 E:\FPGA\SRM_FPGA\srm_open_loop_control_new\srm_open_loop_control_new.xpr
# Log file: E:/FPGA/SRM_FPGA/srm_open_loop_control_new/vivado.log
# Journal file: E:/FPGA/SRM_FPGA/srm_open_loop_control_new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/SRM_FPGA/srm_open_loop_control_new/srm_open_loop_control_new.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/SRM_FPGA/srm_open_loop_control_old' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 730.199 ; gain = 122.922
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 21:23:53 2019...
