--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml sine_wave_notes.twx sine_wave_notes.ncd -o
sine_wave_notes.twr sine_wave_notes.pcf -ucf nexys.ucf

Design file:              sine_wave_notes.ncd
Physical constraint file: sine_wave_notes.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 294732 paths analyzed, 231 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.803ns.
--------------------------------------------------------------------------------

Paths for end point note_length_counter_0/is_mute (SLICE_X19Y53.SR), 105625 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      26.803ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P18   Tmult                 3.931   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.G2      net (fanout=1)        1.630   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_18
    SLICE_X50Y34.COUT    Topcyg                1.096   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<18>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<19>
    SLICE_X42Y30.F1      net (fanout=12)       2.021   note_length_counter_0/note_length_cc<19>
    SLICE_X42Y30.X       Tilo                  0.608   note_length_counter_0/Madd_articulation_cc_addsub0001C16
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001C161
    SLICE_X46Y31.BX      net (fanout=1)        1.365   note_length_counter_0/Madd_articulation_cc_addsub0001C16
    SLICE_X46Y31.COUT    Tbxcy                 0.906   note_length_counter_0/articulation_cc_addsub0001<18>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<18>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<19>
    SLICE_X46Y32.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<19>
    SLICE_X46Y32.COUT    Tbyp                  0.120   note_length_counter_0/articulation_cc_addsub0001<20>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<20>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<21>
    SLICE_X46Y33.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<21>
    SLICE_X46Y33.COUT    Tbyp                  0.120   note_length_counter_0/articulation_cc_addsub0001<22>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<22>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<23>
    SLICE_X46Y34.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<23>
    SLICE_X46Y34.COUT    Tbyp                  0.120   note_length_counter_0/articulation_cc_addsub0001<24>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<24>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<25>
    SLICE_X46Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<25>
    SLICE_X46Y35.XB      Tcinxb                0.440   note_length_counter_0/articulation_cc_addsub0001<26>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<26>
    SLICE_X44Y35.G3      net (fanout=2)        0.428   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<26>
    SLICE_X44Y35.Y       Tilo                  0.608   N97
                                                       note_length_counter_0/articulation_cc<27>1
    SLICE_X45Y35.BY      net (fanout=1)        1.687   note_length_counter_0/articulation_cc<27>
    SLICE_X45Y35.COUT    Tbycy                 0.895   note_length_counter_0/is_mute_cmp_le0000
                                                       note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<27>
    SLICE_X18Y52.F3      net (fanout=1)        2.518   note_length_counter_0/is_mute_cmp_le0000
    SLICE_X18Y52.X       Tilo                  0.608   note_length_counter_0/is_mute_or0000
                                                       note_length_counter_0/is_mute_or00001
    SLICE_X19Y53.SR      net (fanout=1)        1.362   note_length_counter_0/is_mute_or0000
    SLICE_X19Y53.CLK     Tsrck                 1.026   note_length_counter_0/is_mute
                                                       note_length_counter_0/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     26.803ns (12.102ns logic, 14.701ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      26.800ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P18   Tmult                 3.931   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.G2      net (fanout=1)        1.630   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_18
    SLICE_X50Y34.COUT    Topcyg                1.096   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<18>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<19>
    SLICE_X42Y30.F1      net (fanout=12)       2.021   note_length_counter_0/note_length_cc<19>
    SLICE_X42Y30.X       Tilo                  0.608   note_length_counter_0/Madd_articulation_cc_addsub0001C16
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001C161
    SLICE_X46Y31.BX      net (fanout=1)        1.365   note_length_counter_0/Madd_articulation_cc_addsub0001C16
    SLICE_X46Y31.COUT    Tbxcy                 0.906   note_length_counter_0/articulation_cc_addsub0001<18>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<18>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<19>
    SLICE_X46Y32.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<19>
    SLICE_X46Y32.COUT    Tbyp                  0.120   note_length_counter_0/articulation_cc_addsub0001<20>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<20>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<21>
    SLICE_X46Y33.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<21>
    SLICE_X46Y33.X       Tcinx                 0.904   note_length_counter_0/articulation_cc_addsub0001<22>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_xor<22>
    SLICE_X42Y33.F2      net (fanout=2)        0.983   note_length_counter_0/articulation_cc_addsub0001<22>
    SLICE_X42Y33.X       Tilo                  0.608   note_length_counter_0/articulation_cc<22>
                                                       note_length_counter_0/articulation_cc<22>
    SLICE_X45Y33.BX      net (fanout=1)        0.638   note_length_counter_0/articulation_cc<22>
    SLICE_X45Y33.COUT    Tbxcy                 0.906   note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<23>
                                                       note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<22>
                                                       note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<23>
    SLICE_X45Y34.CIN     net (fanout=1)        0.000   note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<23>
    SLICE_X45Y34.COUT    Tbyp                  0.128   note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<25>
                                                       note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<24>
                                                       note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<25>
    SLICE_X45Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<25>
    SLICE_X45Y35.COUT    Tbyp                  0.128   note_length_counter_0/is_mute_cmp_le0000
                                                       note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<26>
                                                       note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<27>
    SLICE_X18Y52.F3      net (fanout=1)        2.518   note_length_counter_0/is_mute_cmp_le0000
    SLICE_X18Y52.X       Tilo                  0.608   note_length_counter_0/is_mute_or0000
                                                       note_length_counter_0/is_mute_or00001
    SLICE_X19Y53.SR      net (fanout=1)        1.362   note_length_counter_0/is_mute_or0000
    SLICE_X19Y53.CLK     Tsrck                 1.026   note_length_counter_0/is_mute
                                                       note_length_counter_0/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     26.800ns (12.593ns logic, 14.207ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/is_mute (FF)
  Requirement:          40.000ns
  Data Path Delay:      26.658ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/is_mute
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P17   Tmult                 3.860   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.F2      net (fanout=1)        1.568   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_17
    SLICE_X50Y34.COUT    Topcyf                1.084   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<19>
    SLICE_X42Y30.F1      net (fanout=12)       2.021   note_length_counter_0/note_length_cc<19>
    SLICE_X42Y30.X       Tilo                  0.608   note_length_counter_0/Madd_articulation_cc_addsub0001C16
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001C161
    SLICE_X46Y31.BX      net (fanout=1)        1.365   note_length_counter_0/Madd_articulation_cc_addsub0001C16
    SLICE_X46Y31.COUT    Tbxcy                 0.906   note_length_counter_0/articulation_cc_addsub0001<18>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<18>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<19>
    SLICE_X46Y32.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<19>
    SLICE_X46Y32.COUT    Tbyp                  0.120   note_length_counter_0/articulation_cc_addsub0001<20>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<20>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<21>
    SLICE_X46Y33.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<21>
    SLICE_X46Y33.COUT    Tbyp                  0.120   note_length_counter_0/articulation_cc_addsub0001<22>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<22>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<23>
    SLICE_X46Y34.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<23>
    SLICE_X46Y34.COUT    Tbyp                  0.120   note_length_counter_0/articulation_cc_addsub0001<24>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<24>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<25>
    SLICE_X46Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<25>
    SLICE_X46Y35.XB      Tcinxb                0.440   note_length_counter_0/articulation_cc_addsub0001<26>
                                                       note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<26>
    SLICE_X44Y35.G3      net (fanout=2)        0.428   note_length_counter_0/Madd_articulation_cc_addsub0001_Madd_cy<26>
    SLICE_X44Y35.Y       Tilo                  0.608   N97
                                                       note_length_counter_0/articulation_cc<27>1
    SLICE_X45Y35.BY      net (fanout=1)        1.687   note_length_counter_0/articulation_cc<27>
    SLICE_X45Y35.COUT    Tbycy                 0.895   note_length_counter_0/is_mute_cmp_le0000
                                                       note_length_counter_0/Mcompar_is_mute_cmp_le0000_cy<27>
    SLICE_X18Y52.F3      net (fanout=1)        2.518   note_length_counter_0/is_mute_cmp_le0000
    SLICE_X18Y52.X       Tilo                  0.608   note_length_counter_0/is_mute_or0000
                                                       note_length_counter_0/is_mute_or00001
    SLICE_X19Y53.SR      net (fanout=1)        1.362   note_length_counter_0/is_mute_or0000
    SLICE_X19Y53.CLK     Tsrck                 1.026   note_length_counter_0/is_mute
                                                       note_length_counter_0/is_mute
    -------------------------------------------------  ---------------------------
    Total                                     26.658ns (12.019ns logic, 14.639ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point note_length_counter_0/note_length_partial_12 (SLICE_X43Y28.SR), 6181 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/note_length_partial_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.723ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/note_length_partial_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P18   Tmult                 3.931   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.G2      net (fanout=1)        1.630   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_18
    SLICE_X50Y34.COUT    Topcyg                1.096   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<18>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.COUT    Tbyp                  0.120   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<21>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<21>
    SLICE_X41Y34.G3      net (fanout=12)       2.040   note_length_counter_0/note_length_cc<21>
    SLICE_X41Y34.COUT    Topcyg                1.039   note_length_counter_0/is_new_note_sub0000<20>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_lut<21>_INV_0
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.COUT    Tbyp                  0.128   note_length_counter_0/is_new_note_sub0000<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<23>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<23>
    SLICE_X41Y36.COUT    Tbyp                  0.128   note_length_counter_0/is_new_note_sub0000<24>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<24>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<25>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<25>
    SLICE_X41Y37.Y       Tciny                 0.923   note_length_counter_0/is_new_note_sub0000<26>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<26>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_xor<27>
    SLICE_X40Y35.G2      net (fanout=1)        0.567   note_length_counter_0/is_new_note_sub0000<27>
    SLICE_X40Y35.COUT    Topcyg                1.096   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_lut<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.F4      net (fanout=2)        0.453   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.X       Tilo                  0.608   note_length_counter_0/note_length_partial_or0000
                                                       note_length_counter_0/note_length_partial_or00001
    SLICE_X43Y28.SR      net (fanout=14)       2.624   note_length_counter_0/note_length_partial_or0000
    SLICE_X43Y28.CLK     Tsrck                 1.026   note_length_counter_0/note_length_partial<12>
                                                       note_length_counter_0/note_length_partial_12
    -------------------------------------------------  ---------------------------
    Total                                     22.723ns (11.719ns logic, 11.004ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/note_length_partial_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.707ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/note_length_partial_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P18   Tmult                 3.931   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.G2      net (fanout=1)        1.630   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_18
    SLICE_X50Y34.COUT    Topcyg                1.096   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<18>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.COUT    Tbyp                  0.120   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<21>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<21>
    SLICE_X41Y34.G3      net (fanout=12)       2.040   note_length_counter_0/note_length_cc<21>
    SLICE_X41Y34.COUT    Topcyg                1.039   note_length_counter_0/is_new_note_sub0000<20>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_lut<21>_INV_0
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.Y       Tciny                 0.923   note_length_counter_0/is_new_note_sub0000<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_xor<23>
    SLICE_X40Y33.G2      net (fanout=1)        0.567   note_length_counter_0/is_new_note_sub0000<23>
    SLICE_X40Y33.COUT    Topcyg                1.096   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<23>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_lut<23>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<23>
    SLICE_X40Y34.CIN     net (fanout=1)        0.000   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<23>
    SLICE_X40Y34.COUT    Tbyp                  0.120   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<25>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<24>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<25>
    SLICE_X40Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<25>
    SLICE_X40Y35.COUT    Tbyp                  0.120   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<26>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.F4      net (fanout=2)        0.453   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.X       Tilo                  0.608   note_length_counter_0/note_length_partial_or0000
                                                       note_length_counter_0/note_length_partial_or00001
    SLICE_X43Y28.SR      net (fanout=14)       2.624   note_length_counter_0/note_length_partial_or0000
    SLICE_X43Y28.CLK     Tsrck                 1.026   note_length_counter_0/note_length_partial<12>
                                                       note_length_counter_0/note_length_partial_12
    -------------------------------------------------  ---------------------------
    Total                                     22.707ns (11.703ns logic, 11.004ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/note_length_partial_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.578ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/note_length_partial_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P17   Tmult                 3.860   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.F2      net (fanout=1)        1.568   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_17
    SLICE_X50Y34.COUT    Topcyf                1.084   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.COUT    Tbyp                  0.120   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<21>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<21>
    SLICE_X41Y34.G3      net (fanout=12)       2.040   note_length_counter_0/note_length_cc<21>
    SLICE_X41Y34.COUT    Topcyg                1.039   note_length_counter_0/is_new_note_sub0000<20>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_lut<21>_INV_0
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.COUT    Tbyp                  0.128   note_length_counter_0/is_new_note_sub0000<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<23>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<23>
    SLICE_X41Y36.COUT    Tbyp                  0.128   note_length_counter_0/is_new_note_sub0000<24>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<24>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<25>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<25>
    SLICE_X41Y37.Y       Tciny                 0.923   note_length_counter_0/is_new_note_sub0000<26>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<26>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_xor<27>
    SLICE_X40Y35.G2      net (fanout=1)        0.567   note_length_counter_0/is_new_note_sub0000<27>
    SLICE_X40Y35.COUT    Topcyg                1.096   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_lut<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.F4      net (fanout=2)        0.453   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.X       Tilo                  0.608   note_length_counter_0/note_length_partial_or0000
                                                       note_length_counter_0/note_length_partial_or00001
    SLICE_X43Y28.SR      net (fanout=14)       2.624   note_length_counter_0/note_length_partial_or0000
    SLICE_X43Y28.CLK     Tsrck                 1.026   note_length_counter_0/note_length_partial<12>
                                                       note_length_counter_0/note_length_partial_12
    -------------------------------------------------  ---------------------------
    Total                                     22.578ns (11.636ns logic, 10.942ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Paths for end point note_length_counter_0/note_length_partial_13 (SLICE_X43Y28.SR), 6181 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/note_length_partial_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.723ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/note_length_partial_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P18   Tmult                 3.931   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.G2      net (fanout=1)        1.630   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_18
    SLICE_X50Y34.COUT    Topcyg                1.096   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<18>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.COUT    Tbyp                  0.120   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<21>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<21>
    SLICE_X41Y34.G3      net (fanout=12)       2.040   note_length_counter_0/note_length_cc<21>
    SLICE_X41Y34.COUT    Topcyg                1.039   note_length_counter_0/is_new_note_sub0000<20>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_lut<21>_INV_0
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.COUT    Tbyp                  0.128   note_length_counter_0/is_new_note_sub0000<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<23>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<23>
    SLICE_X41Y36.COUT    Tbyp                  0.128   note_length_counter_0/is_new_note_sub0000<24>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<24>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<25>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<25>
    SLICE_X41Y37.Y       Tciny                 0.923   note_length_counter_0/is_new_note_sub0000<26>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<26>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_xor<27>
    SLICE_X40Y35.G2      net (fanout=1)        0.567   note_length_counter_0/is_new_note_sub0000<27>
    SLICE_X40Y35.COUT    Topcyg                1.096   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_lut<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.F4      net (fanout=2)        0.453   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.X       Tilo                  0.608   note_length_counter_0/note_length_partial_or0000
                                                       note_length_counter_0/note_length_partial_or00001
    SLICE_X43Y28.SR      net (fanout=14)       2.624   note_length_counter_0/note_length_partial_or0000
    SLICE_X43Y28.CLK     Tsrck                 1.026   note_length_counter_0/note_length_partial<12>
                                                       note_length_counter_0/note_length_partial_13
    -------------------------------------------------  ---------------------------
    Total                                     22.723ns (11.719ns logic, 11.004ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/note_length_partial_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.707ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/note_length_partial_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P18   Tmult                 3.931   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.G2      net (fanout=1)        1.630   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_18
    SLICE_X50Y34.COUT    Topcyg                1.096   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<18>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.COUT    Tbyp                  0.120   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<21>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<21>
    SLICE_X41Y34.G3      net (fanout=12)       2.040   note_length_counter_0/note_length_cc<21>
    SLICE_X41Y34.COUT    Topcyg                1.039   note_length_counter_0/is_new_note_sub0000<20>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_lut<21>_INV_0
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.Y       Tciny                 0.923   note_length_counter_0/is_new_note_sub0000<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_xor<23>
    SLICE_X40Y33.G2      net (fanout=1)        0.567   note_length_counter_0/is_new_note_sub0000<23>
    SLICE_X40Y33.COUT    Topcyg                1.096   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<23>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_lut<23>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<23>
    SLICE_X40Y34.CIN     net (fanout=1)        0.000   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<23>
    SLICE_X40Y34.COUT    Tbyp                  0.120   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<25>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<24>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<25>
    SLICE_X40Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<25>
    SLICE_X40Y35.COUT    Tbyp                  0.120   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<26>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.F4      net (fanout=2)        0.453   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.X       Tilo                  0.608   note_length_counter_0/note_length_partial_or0000
                                                       note_length_counter_0/note_length_partial_or00001
    SLICE_X43Y28.SR      net (fanout=14)       2.624   note_length_counter_0/note_length_partial_or0000
    SLICE_X43Y28.CLK     Tsrck                 1.026   note_length_counter_0/note_length_partial<12>
                                                       note_length_counter_0/note_length_partial_13
    -------------------------------------------------  ---------------------------
    Total                                     22.707ns (11.703ns logic, 11.004ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               note_length_in_twelfths_5 (FF)
  Destination:          note_length_counter_0/note_length_partial_13 (FF)
  Requirement:          40.000ns
  Data Path Delay:      22.578ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: note_length_in_twelfths_5 to note_length_counter_0/note_length_partial_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y44.YQ      Tcko                  0.720   note_length_in_twelfths<5>
                                                       note_length_in_twelfths_5
    MULT18X18_X1Y3.B6    net (fanout=4)        3.690   note_length_in_twelfths<5>
    MULT18X18_X1Y3.P17   Tmult                 3.860   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0
    SLICE_X50Y34.F2      net (fanout=1)        1.568   note_length_counter_0/Mmult_note_length_cc_mult0000_submult_0_17
    SLICE_X50Y34.COUT    Topcyf                1.084   note_length_counter_0/note_length_cc<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_lut<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<17>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<18>
    SLICE_X50Y35.COUT    Tbyp                  0.120   note_length_counter_0/note_length_cc<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<19>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_cy<20>
    SLICE_X50Y36.X       Tcinx                 0.904   note_length_counter_0/note_length_cc<21>
                                                       note_length_counter_0/Mmult_note_length_cc_mult0000_Madd_xor<21>
    SLICE_X41Y34.G3      net (fanout=12)       2.040   note_length_counter_0/note_length_cc<21>
    SLICE_X41Y34.COUT    Topcyg                1.039   note_length_counter_0/is_new_note_sub0000<20>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_lut<21>_INV_0
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<21>
    SLICE_X41Y35.COUT    Tbyp                  0.128   note_length_counter_0/is_new_note_sub0000<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<22>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<23>
    SLICE_X41Y36.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<23>
    SLICE_X41Y36.COUT    Tbyp                  0.128   note_length_counter_0/is_new_note_sub0000<24>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<24>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<25>
    SLICE_X41Y37.CIN     net (fanout=1)        0.000   note_length_counter_0/Msub_is_new_note_sub0000_cy<25>
    SLICE_X41Y37.Y       Tciny                 0.923   note_length_counter_0/is_new_note_sub0000<26>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_cy<26>
                                                       note_length_counter_0/Msub_is_new_note_sub0000_xor<27>
    SLICE_X40Y35.G2      net (fanout=1)        0.567   note_length_counter_0/is_new_note_sub0000<27>
    SLICE_X40Y35.COUT    Topcyg                1.096   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_lut<27>
                                                       note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.F4      net (fanout=2)        0.453   note_length_counter_0/Mcompar_is_new_note_cmp_lt0000_cy<27>
    SLICE_X38Y34.X       Tilo                  0.608   note_length_counter_0/note_length_partial_or0000
                                                       note_length_counter_0/note_length_partial_or00001
    SLICE_X43Y28.SR      net (fanout=14)       2.624   note_length_counter_0/note_length_partial_or0000
    SLICE_X43Y28.CLK     Tsrck                 1.026   note_length_counter_0/note_length_partial<12>
                                                       note_length_counter_0/note_length_partial_13
    -------------------------------------------------  ---------------------------
    Total                                     22.578ns (11.636ns logic, 10.942ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point note_player_0/square_wave (SLICE_X17Y59.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               note_player_0/square_wave (FF)
  Destination:          note_player_0/square_wave (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: note_player_0/square_wave to note_player_0/square_wave
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y59.YQ      Tcko                  0.576   note_player_0/square_wave
                                                       note_player_0/square_wave
    SLICE_X17Y59.BY      net (fanout=2)        0.552   note_player_0/square_wave
    SLICE_X17Y59.CLK     Tckdi       (-Th)     0.237   note_player_0/square_wave
                                                       note_player_0/square_wave
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.339ns logic, 0.552ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point second_pulse (SLICE_X54Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.891ns (requirement - (clock path skew + uncertainty - data path))
  Source:               second_pulse (FF)
  Destination:          second_pulse (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.891ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: second_pulse to second_pulse
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y12.YQ      Tcko                  0.576   second_pulse
                                                       second_pulse
    SLICE_X54Y12.BY      net (fanout=2)        0.552   second_pulse
    SLICE_X54Y12.CLK     Tckdi       (-Th)     0.237   second_pulse
                                                       second_pulse
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.339ns logic, 0.552ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point music_index_1 (SLICE_X27Y46.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               music_index_0 (FF)
  Destination:          music_index_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.012ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 40.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: music_index_0 to music_index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y46.YQ      Tcko                  0.576   music_index<0>
                                                       music_index_0
    SLICE_X27Y46.F4      net (fanout=7)        0.375   music_index<0>
    SLICE_X27Y46.CLK     Tckf        (-Th)    -0.061   music_index<1>
                                                       music_index_mux0001<1>
                                                       music_index_1
    -------------------------------------------------  ---------------------------
    Total                                      1.012ns (0.637ns logic, 0.375ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: ts_clk = PERIOD TIMEGRP "tnm_clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: music_index<3>/CLK
  Logical resource: music_index_3/CK
  Location pin: SLICE_X26Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: music_index<3>/CLK
  Logical resource: music_index_3/CK
  Location pin: SLICE_X26Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: note_cc<11>/CLK
  Logical resource: note_cc_11/CK
  Location pin: SLICE_X12Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   26.803|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 294732 paths, 0 nets, and 1048 connections

Design statistics:
   Minimum period:  26.803ns{1}   (Maximum frequency:  37.309MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 04 01:20:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



