

================================================================
== Vivado HLS Report for 'offload'
================================================================
* Date:           Thu Mar  2 19:23:22 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  10401|  10401|  10402|  10402| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+-------+-------+-------+-------+---------+
        |                                              |                                    |    Latency    |    Interval   | Pipeline|
        |                   Instance                   |               Module               |  min  |  max  |  min  |  max  |   Type  |
        +----------------------------------------------+------------------------------------+-------+-------+-------+-------+---------+
        |grp_offload_Loop_distributor_p0_1_proc_fu_44  |offload_Loop_distributor_p0_1_proc  |  10401|  10401|  10401|  10401|   none  |
        |grp_offload_Loop_offload_s0_y_yi_proc_fu_51   |offload_Loop_offload_s0_y_yi_proc   |  10301|  10301|  10301|  10301|   none  |
        +----------------------------------------------+------------------------------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        0|      -|       5|     20|
|Instance         |        -|      -|     144|    161|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     150|    181|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+----+----+
    |                Instance               |               Module               | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------------+------------------------------------+---------+-------+----+----+
    |offload_Loop_distributor_p0_1_proc_U0  |offload_Loop_distributor_p0_1_proc  |        0|      0|  73|  81|
    |offload_Loop_offload_s0_y_yi_proc_U0   |offload_Loop_offload_s0_y_yi_proc   |        0|      0|  71|  80|
    +---------------------------------------+------------------------------------+---------+-------+----+----+
    |Total                                  |                                    |        0|      0| 144| 161|
    +---------------------------------------+------------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------------+---------+---+----+------+-----+---------+
    |              Name             | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-------------------------------+---------+---+----+------+-----+---------+
    |p_p0_to_offload_s0_stream_V_U  |        0|  5|  20|     1|    8|        8|
    +-------------------------------+---------+---+----+------+-----+---------+
    |Total                          |        0|  5|  20|     1|    8|        8|
    +-------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |offload_Loop_offload_s0_y_yi_proc_U0_ap_start  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|p_p0_address0       | out |   14|  ap_memory |     p_p0     |     array    |
|p_p0_ce0            | out |    1|  ap_memory |     p_p0     |     array    |
|p_p0_d0             | out |    8|  ap_memory |     p_p0     |     array    |
|p_p0_q0             |  in |    8|  ap_memory |     p_p0     |     array    |
|p_p0_we0            | out |    1|  ap_memory |     p_p0     |     array    |
|p_p0_address1       | out |   14|  ap_memory |     p_p0     |     array    |
|p_p0_ce1            | out |    1|  ap_memory |     p_p0     |     array    |
|p_p0_d1             | out |    8|  ap_memory |     p_p0     |     array    |
|p_p0_q1             |  in |    8|  ap_memory |     p_p0     |     array    |
|p_p0_we1            | out |    1|  ap_memory |     p_p0     |     array    |
|p_offload_address0  | out |   14|  ap_memory |   p_offload  |     array    |
|p_offload_ce0       | out |    1|  ap_memory |   p_offload  |     array    |
|p_offload_d0        | out |    8|  ap_memory |   p_offload  |     array    |
|p_offload_q0        |  in |    8|  ap_memory |   p_offload  |     array    |
|p_offload_we0       | out |    1|  ap_memory |   p_offload  |     array    |
|p_offload_address1  | out |   14|  ap_memory |   p_offload  |     array    |
|p_offload_ce1       | out |    1|  ap_memory |   p_offload  |     array    |
|p_offload_d1        | out |    8|  ap_memory |   p_offload  |     array    |
|p_offload_q1        |  in |    8|  ap_memory |   p_offload  |     array    |
|p_offload_we1       | out |    1|  ap_memory |   p_offload  |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |    offload   | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    offload   | return value |
|ap_done             | out |    1| ap_ctrl_hs |    offload   | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    offload   | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    offload   | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    offload   | return value |
+--------------------+-----+-----+------------+--------------+--------------+

