#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Mar 12 11:55:41 2025
# Process ID         : 17676
# Current directory  : C:/Users/andre/Desktop/Projeto
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent740 C:\Users\andre\Desktop\Projeto\Projeto.xpr
# Log file           : C:/Users/andre/Desktop/Projeto/vivado.log
# Journal file       : C:/Users/andre/Desktop/Projeto\vivado.jou
# Running On         : DESKTOP-91E7JBN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16977 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19527 MB
# Available Virtual  : 9859 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/Desktop/Projeto/Projeto.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/andre/Desktop/Projeto/Projeto.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.992 ; gain = 74.789
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'placa_mae_teste'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Desktop/Projeto/Projeto.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'placa_mae_teste' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/Projeto/Projeto.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj placa_mae_teste_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/Operando1_PORTANOR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Operando1_PORTANOR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/banco_registos.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'banco_registos'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/gestor_perifericos.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gestor_perifericos'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/memoria_dados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memoria_dados'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/mux_pc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_pc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/mux_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_r'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/pc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/placa_mae.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'placa_mae'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/processador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/registo_flags.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registo_flags'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andre/Desktop/Projeto/Projeto.srcs/sources_1/new/rom_decod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_decod'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/Projeto/Projeto.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot placa_mae_teste_behav xil_defaultlib.placa_mae_teste -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot placa_mae_teste_behav xil_defaultlib.placa_mae_teste -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.gestor_perifericos [gestor_perifericos_default]
Compiling architecture behavioral of entity xil_defaultlib.registo_flags [registo_flags_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_pc [mux_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.banco_registos [banco_registos_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_r [mux_r_default]
Compiling architecture behavioral of entity xil_defaultlib.rom_decod [rom_decod_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.Operando1_PORTANOR [operando1_portanor_default]
Compiling architecture behavioral of entity xil_defaultlib.processador [processador_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_dados [memoria_dados_default]
Compiling architecture behavioral of entity xil_defaultlib.memoria_instrucoes [memoria_instrucoes_default]
Compiling architecture behavioral of entity xil_defaultlib.placa_mae [placa_mae_default]
Compiling architecture behavioral of entity xil_defaultlib.placa_mae_teste
Built simulation snapshot placa_mae_teste_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/Projeto/Projeto.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "placa_mae_teste_behav -key {Behavioral:sim_1:Functional:placa_mae_teste} -tclbatch {placa_mae_teste.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source placa_mae_teste.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'placa_mae_teste_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1232.832 ; gain = 26.379
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'placa_mae_teste'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andre/Desktop/Projeto/Projeto.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'placa_mae_teste' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andre/Desktop/Projeto/Projeto.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj placa_mae_teste_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andre/Desktop/Projeto/Projeto.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot placa_mae_teste_behav xil_defaultlib.placa_mae_teste -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot placa_mae_teste_behav xil_defaultlib.placa_mae_teste -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andre/Desktop/Projeto/Projeto.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "placa_mae_teste_behav -key {Behavioral:sim_1:Functional:placa_mae_teste} -tclbatch {placa_mae_teste.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source placa_mae_teste.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'placa_mae_teste_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1240.141 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 12 17:27:27 2025...
