library IEEE;
use IEEE.std_logic_1164.all;

entity seven_segment_display is
	port(
		clk : in std_logic;
		display_out : out std_logic_vector(6 downto 0));
end seven_segment_display;

architecture seven_segment_display_arch of seven_segment_display is
	signal temp : std_logic_vector(6 downto 0);
	signal counter : integer := 0;
begin
	process(clk)
	begin
		if clk 'event and clk = '1' then
			counter <= counter + 1;
			if counter = 9 then
				counter <= 0;
			end if;
		end if;
	end process;
	display_out(0) <= temp(0);
	display_out(1) <= temp(1);
	display_out(2) <= temp(2);
	display_out(3) <= temp(3);
	display_out(4) <= temp(4);
	display_out(5) <= temp(5);
	display_out(6) <= temp(6);
	with counter select
		temp <= "1000000" when 0,
					"1111001" when 1,
					"0100100" when 2,
					"0110000" when 3,
					"0011001" when 4,
					"0010010" when 5,
					"0000010" when 6,
					"1111000" when 7,
					"0000000" when 8,
					"0010000" when 9,
					"1000000" when others;
end seven_segment_display_arch;