
WIFI-simpleGet-EXT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000dda4  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040dda4  0040dda4  0001dda4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  0040ddac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000c2d8  204009d0  0040e77c  000209d0  2**2
                  ALLOC
  4 .stack        00002000  2040cca8  0041aa54  000209d0  2**0
                  ALLOC
  5 .heap         00000200  2040eca8  0041ca54  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0003bdc7  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00007b17  00000000  00000000  0005c81e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001780  00000000  00000000  00064335  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002a860  00000000  00000000  00065ab5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000203c0  00000000  00000000  00090315  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0009cb15  00000000  00000000  000b06d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00014618  00000000  00000000  0014d1ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001b90  00000000  00000000  00161802  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000531c  00000000  00000000  00163394  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a8 ec 40 20 2d 5f 40 00 2b 5f 40 00 2b 5f 40 00     ..@ -_@.+_@.+_@.
  400010:	2b 5f 40 00 2b 5f 40 00 2b 5f 40 00 00 00 00 00     +_@.+_@.+_@.....
	...
  40002c:	ad 05 40 00 2b 5f 40 00 00 00 00 00 4d 06 40 00     ..@.+_@.....M.@.
  40003c:	b5 06 40 00 2b 5f 40 00 2b 5f 40 00 2b 5f 40 00     ..@.+_@.+_@.+_@.
  40004c:	2b 5f 40 00 2b 5f 40 00 2b 5f 40 00 2b 5f 40 00     +_@.+_@.+_@.+_@.
  40005c:	2b 5f 40 00 2b 5f 40 00 00 00 00 00 95 59 40 00     +_@.+_@......Y@.
  40006c:	a9 59 40 00 bd 59 40 00 2b 5f 40 00 2b 5f 40 00     .Y@..Y@.+_@.+_@.
  40007c:	2b 5f 40 00 d1 59 40 00 e5 59 40 00 2b 5f 40 00     +_@..Y@..Y@.+_@.
  40008c:	2b 5f 40 00 2b 5f 40 00 2b 5f 40 00 2b 5f 40 00     +_@.+_@.+_@.+_@.
  40009c:	79 64 40 00 2b 5f 40 00 2b 5f 40 00 2b 5f 40 00     yd@.+_@.+_@.+_@.
  4000ac:	2b 5f 40 00 2b 5f 40 00 f9 03 40 00 2b 5f 40 00     +_@.+_@...@.+_@.
  4000bc:	2b 5f 40 00 2b 5f 40 00 2b 5f 40 00 2b 5f 40 00     +_@.+_@.+_@.+_@.
  4000cc:	2b 5f 40 00 00 00 00 00 2b 5f 40 00 00 00 00 00     +_@.....+_@.....
  4000dc:	2b 5f 40 00 0d 04 40 00 2b 5f 40 00 2b 5f 40 00     +_@...@.+_@.+_@.
  4000ec:	2b 5f 40 00 2b 5f 40 00 2b 5f 40 00 2b 5f 40 00     +_@.+_@.+_@.+_@.
  4000fc:	2b 5f 40 00 2b 5f 40 00 2b 5f 40 00 2b 5f 40 00     +_@.+_@.+_@.+_@.
  40010c:	2b 5f 40 00 2b 5f 40 00 00 00 00 00 00 00 00 00     +_@.+_@.........
  40011c:	00 00 00 00 2b 5f 40 00 2b 5f 40 00 2b 5f 40 00     ....+_@.+_@.+_@.
  40012c:	2b 5f 40 00 2b 5f 40 00 00 00 00 00 2b 5f 40 00     +_@.+_@.....+_@.
  40013c:	2b 5f 40 00                                         +_@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	0040ddac 	.word	0x0040ddac

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040ddac 	.word	0x0040ddac
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	0040ddac 	.word	0x0040ddac
  4001a8:	00000000 	.word	0x00000000

004001ac <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001ac:	b570      	push	{r4, r5, r6, lr}
  4001ae:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001b0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001b4:	4013      	ands	r3, r2
  4001b6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001b8:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4001ba:	4e1c      	ldr	r6, [pc, #112]	; (40022c <afec_process_callback+0x80>)
  4001bc:	4d1c      	ldr	r5, [pc, #112]	; (400230 <afec_process_callback+0x84>)
  4001be:	42a8      	cmp	r0, r5
  4001c0:	bf14      	ite	ne
  4001c2:	2000      	movne	r0, #0
  4001c4:	2001      	moveq	r0, #1
  4001c6:	0105      	lsls	r5, r0, #4
  4001c8:	e00b      	b.n	4001e2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001ca:	2c0e      	cmp	r4, #14
  4001cc:	d81e      	bhi.n	40020c <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001ce:	9a01      	ldr	r2, [sp, #4]
  4001d0:	f104 010c 	add.w	r1, r4, #12
  4001d4:	2301      	movs	r3, #1
  4001d6:	408b      	lsls	r3, r1
  4001d8:	4213      	tst	r3, r2
  4001da:	d110      	bne.n	4001fe <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001dc:	3401      	adds	r4, #1
  4001de:	2c10      	cmp	r4, #16
  4001e0:	d022      	beq.n	400228 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4001e2:	2c0b      	cmp	r4, #11
  4001e4:	d8f1      	bhi.n	4001ca <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4001e6:	9a01      	ldr	r2, [sp, #4]
  4001e8:	2301      	movs	r3, #1
  4001ea:	40a3      	lsls	r3, r4
  4001ec:	4213      	tst	r3, r2
  4001ee:	d0f5      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001f0:	192b      	adds	r3, r5, r4
  4001f2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4001f6:	2b00      	cmp	r3, #0
  4001f8:	d0f0      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4001fa:	4798      	blx	r3
  4001fc:	e7ee      	b.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001fe:	192b      	adds	r3, r5, r4
  400200:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400204:	2b00      	cmp	r3, #0
  400206:	d0e9      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400208:	4798      	blx	r3
  40020a:	e7e7      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40020c:	9a01      	ldr	r2, [sp, #4]
  40020e:	f104 010f 	add.w	r1, r4, #15
  400212:	2301      	movs	r3, #1
  400214:	408b      	lsls	r3, r1
  400216:	4213      	tst	r3, r2
  400218:	d0e0      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40021a:	192b      	adds	r3, r5, r4
  40021c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400220:	2b00      	cmp	r3, #0
  400222:	d0db      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400224:	4798      	blx	r3
  400226:	e7d9      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400228:	b002      	add	sp, #8
  40022a:	bd70      	pop	{r4, r5, r6, pc}
  40022c:	2040c9a4 	.word	0x2040c9a4
  400230:	40064000 	.word	0x40064000

00400234 <afec_ch_set_config>:
{
  400234:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400236:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400238:	2301      	movs	r3, #1
  40023a:	408b      	lsls	r3, r1
  40023c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400240:	7815      	ldrb	r5, [r2, #0]
  400242:	2d00      	cmp	r5, #0
  400244:	bf08      	it	eq
  400246:	2300      	moveq	r3, #0
  400248:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  40024a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  40024c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  40024e:	004b      	lsls	r3, r1, #1
  400250:	2103      	movs	r1, #3
  400252:	4099      	lsls	r1, r3
  400254:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400258:	7851      	ldrb	r1, [r2, #1]
  40025a:	4099      	lsls	r1, r3
  40025c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  40025e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400260:	bc30      	pop	{r4, r5}
  400262:	4770      	bx	lr

00400264 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400264:	2200      	movs	r2, #0
  400266:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  400268:	4b08      	ldr	r3, [pc, #32]	; (40028c <afec_get_config_defaults+0x28>)
  40026a:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  40026c:	4b08      	ldr	r3, [pc, #32]	; (400290 <afec_get_config_defaults+0x2c>)
  40026e:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400270:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400274:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  400276:	2302      	movs	r3, #2
  400278:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  40027a:	2301      	movs	r3, #1
  40027c:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  40027e:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400280:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400282:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400284:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  400286:	7583      	strb	r3, [r0, #22]
  400288:	4770      	bx	lr
  40028a:	bf00      	nop
  40028c:	11e1a300 	.word	0x11e1a300
  400290:	005b8d80 	.word	0x005b8d80

00400294 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  400294:	2300      	movs	r3, #0
  400296:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  400298:	2301      	movs	r3, #1
  40029a:	7043      	strb	r3, [r0, #1]
  40029c:	4770      	bx	lr
	...

004002a0 <afec_init>:
	return afec->AFEC_ISR;
  4002a0:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4002a2:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  4002a6:	d001      	beq.n	4002ac <afec_init+0xc>
		return STATUS_ERR_BUSY;
  4002a8:	2019      	movs	r0, #25
  4002aa:	4770      	bx	lr
{
  4002ac:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  4002ae:	2301      	movs	r3, #1
  4002b0:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002b2:	7ccb      	ldrb	r3, [r1, #19]
  4002b4:	2b00      	cmp	r3, #0
  4002b6:	bf18      	it	ne
  4002b8:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  4002bc:	684b      	ldr	r3, [r1, #4]
  4002be:	688c      	ldr	r4, [r1, #8]
  4002c0:	fbb3 f3f4 	udiv	r3, r3, r4
  4002c4:	3b01      	subs	r3, #1
  4002c6:	021b      	lsls	r3, r3, #8
  4002c8:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002ca:	68cc      	ldr	r4, [r1, #12]
  4002cc:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  4002d0:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  4002d2:	7c0c      	ldrb	r4, [r1, #16]
  4002d4:	0624      	lsls	r4, r4, #24
  4002d6:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002da:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  4002dc:	7c4c      	ldrb	r4, [r1, #17]
  4002de:	0724      	lsls	r4, r4, #28
  4002e0:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002e4:	4323      	orrs	r3, r4
  4002e6:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  4002e8:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  4002ea:	7d0b      	ldrb	r3, [r1, #20]
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	bf14      	ite	ne
  4002f0:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  4002f4:	2300      	moveq	r3, #0
  4002f6:	680a      	ldr	r2, [r1, #0]
  4002f8:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  4002fa:	7d4a      	ldrb	r2, [r1, #21]
  4002fc:	2a00      	cmp	r2, #0
  4002fe:	bf14      	ite	ne
  400300:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  400304:	2200      	moveq	r2, #0
			(config->resolution) |
  400306:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400308:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  40030a:	7d8b      	ldrb	r3, [r1, #22]
  40030c:	021b      	lsls	r3, r3, #8
  40030e:	f403 7340 	and.w	r3, r3, #768	; 0x300
  400312:	f043 030c 	orr.w	r3, r3, #12
  400316:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  40031a:	4b0f      	ldr	r3, [pc, #60]	; (400358 <afec_init+0xb8>)
  40031c:	4298      	cmp	r0, r3
  40031e:	d006      	beq.n	40032e <afec_init+0x8e>
	if(afec == AFEC1) {
  400320:	4b0e      	ldr	r3, [pc, #56]	; (40035c <afec_init+0xbc>)
  400322:	4298      	cmp	r0, r3
  400324:	d00d      	beq.n	400342 <afec_init+0xa2>
	return STATUS_OK;
  400326:	2000      	movs	r0, #0
}
  400328:	f85d 4b04 	ldr.w	r4, [sp], #4
  40032c:	4770      	bx	lr
  40032e:	4b0c      	ldr	r3, [pc, #48]	; (400360 <afec_init+0xc0>)
  400330:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  400334:	2200      	movs	r2, #0
  400336:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40033a:	428b      	cmp	r3, r1
  40033c:	d1fb      	bne.n	400336 <afec_init+0x96>
	return STATUS_OK;
  40033e:	2000      	movs	r0, #0
  400340:	e7f2      	b.n	400328 <afec_init+0x88>
  400342:	4b08      	ldr	r3, [pc, #32]	; (400364 <afec_init+0xc4>)
  400344:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400348:	2200      	movs	r2, #0
  40034a:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  40034e:	428b      	cmp	r3, r1
  400350:	d1fb      	bne.n	40034a <afec_init+0xaa>
	return STATUS_OK;
  400352:	2000      	movs	r0, #0
  400354:	e7e8      	b.n	400328 <afec_init+0x88>
  400356:	bf00      	nop
  400358:	4003c000 	.word	0x4003c000
  40035c:	40064000 	.word	0x40064000
  400360:	2040c9a0 	.word	0x2040c9a0
  400364:	2040c9e4 	.word	0x2040c9e4

00400368 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400368:	4b0c      	ldr	r3, [pc, #48]	; (40039c <afec_enable_interrupt+0x34>)
  40036a:	4299      	cmp	r1, r3
  40036c:	d007      	beq.n	40037e <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  40036e:	290b      	cmp	r1, #11
  400370:	d80b      	bhi.n	40038a <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  400372:	d006      	beq.n	400382 <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  400374:	2301      	movs	r3, #1
  400376:	fa03 f101 	lsl.w	r1, r3, r1
  40037a:	6241      	str	r1, [r0, #36]	; 0x24
  40037c:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  40037e:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  400380:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  400382:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400386:	6243      	str	r3, [r0, #36]	; 0x24
  400388:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  40038a:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  40038c:	bf94      	ite	ls
  40038e:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400390:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  400392:	2301      	movs	r3, #1
  400394:	fa03 f101 	lsl.w	r1, r3, r1
  400398:	6241      	str	r1, [r0, #36]	; 0x24
  40039a:	4770      	bx	lr
  40039c:	47000fff 	.word	0x47000fff

004003a0 <afec_set_callback>:
{
  4003a0:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4003a2:	4c11      	ldr	r4, [pc, #68]	; (4003e8 <afec_set_callback+0x48>)
  4003a4:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  4003a6:	bf0c      	ite	eq
  4003a8:	2410      	moveq	r4, #16
  4003aa:	2400      	movne	r4, #0
  4003ac:	440c      	add	r4, r1
  4003ae:	4d0f      	ldr	r5, [pc, #60]	; (4003ec <afec_set_callback+0x4c>)
  4003b0:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  4003b4:	d10a      	bne.n	4003cc <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003b6:	4a0e      	ldr	r2, [pc, #56]	; (4003f0 <afec_set_callback+0x50>)
  4003b8:	f44f 7480 	mov.w	r4, #256	; 0x100
  4003bc:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003c0:	015b      	lsls	r3, r3, #5
  4003c2:	b2db      	uxtb	r3, r3
  4003c4:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003c8:	6054      	str	r4, [r2, #4]
  4003ca:	e009      	b.n	4003e0 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003cc:	4a08      	ldr	r2, [pc, #32]	; (4003f0 <afec_set_callback+0x50>)
  4003ce:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  4003d2:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003d6:	015b      	lsls	r3, r3, #5
  4003d8:	b2db      	uxtb	r3, r3
  4003da:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003de:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  4003e0:	4b04      	ldr	r3, [pc, #16]	; (4003f4 <afec_set_callback+0x54>)
  4003e2:	4798      	blx	r3
  4003e4:	bd38      	pop	{r3, r4, r5, pc}
  4003e6:	bf00      	nop
  4003e8:	40064000 	.word	0x40064000
  4003ec:	2040c9a4 	.word	0x2040c9a4
  4003f0:	e000e100 	.word	0xe000e100
  4003f4:	00400369 	.word	0x00400369

004003f8 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  4003f8:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  4003fa:	4802      	ldr	r0, [pc, #8]	; (400404 <AFEC0_Handler+0xc>)
  4003fc:	4b02      	ldr	r3, [pc, #8]	; (400408 <AFEC0_Handler+0x10>)
  4003fe:	4798      	blx	r3
  400400:	bd08      	pop	{r3, pc}
  400402:	bf00      	nop
  400404:	4003c000 	.word	0x4003c000
  400408:	004001ad 	.word	0x004001ad

0040040c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40040c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40040e:	4802      	ldr	r0, [pc, #8]	; (400418 <AFEC1_Handler+0xc>)
  400410:	4b02      	ldr	r3, [pc, #8]	; (40041c <AFEC1_Handler+0x10>)
  400412:	4798      	blx	r3
  400414:	bd08      	pop	{r3, pc}
  400416:	bf00      	nop
  400418:	40064000 	.word	0x40064000
  40041c:	004001ad 	.word	0x004001ad

00400420 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400420:	b500      	push	{lr}
  400422:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400424:	4b13      	ldr	r3, [pc, #76]	; (400474 <afec_enable+0x54>)
  400426:	4298      	cmp	r0, r3
  400428:	bf0c      	ite	eq
  40042a:	2028      	moveq	r0, #40	; 0x28
  40042c:	201d      	movne	r0, #29
  40042e:	4b12      	ldr	r3, [pc, #72]	; (400478 <afec_enable+0x58>)
  400430:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400432:	4b12      	ldr	r3, [pc, #72]	; (40047c <afec_enable+0x5c>)
  400434:	789b      	ldrb	r3, [r3, #2]
  400436:	2bff      	cmp	r3, #255	; 0xff
  400438:	d01a      	beq.n	400470 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40043a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40043e:	fab3 f383 	clz	r3, r3
  400442:	095b      	lsrs	r3, r3, #5
  400444:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400446:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400448:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40044c:	2200      	movs	r2, #0
  40044e:	4b0c      	ldr	r3, [pc, #48]	; (400480 <afec_enable+0x60>)
  400450:	701a      	strb	r2, [r3, #0]
	return flags;
  400452:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  400454:	4a09      	ldr	r2, [pc, #36]	; (40047c <afec_enable+0x5c>)
  400456:	7893      	ldrb	r3, [r2, #2]
  400458:	3301      	adds	r3, #1
  40045a:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40045c:	b129      	cbz	r1, 40046a <afec_enable+0x4a>
		cpu_irq_enable();
  40045e:	2201      	movs	r2, #1
  400460:	4b07      	ldr	r3, [pc, #28]	; (400480 <afec_enable+0x60>)
  400462:	701a      	strb	r2, [r3, #0]
  400464:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400468:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  40046a:	b003      	add	sp, #12
  40046c:	f85d fb04 	ldr.w	pc, [sp], #4
  400470:	e7fe      	b.n	400470 <afec_enable+0x50>
  400472:	bf00      	nop
  400474:	40064000 	.word	0x40064000
  400478:	00405b9d 	.word	0x00405b9d
  40047c:	2040c99c 	.word	0x2040c99c
  400480:	20400018 	.word	0x20400018

00400484 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400484:	f100 0308 	add.w	r3, r0, #8
  400488:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40048a:	f04f 32ff 	mov.w	r2, #4294967295
  40048e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400490:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  400492:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  400494:	2300      	movs	r3, #0
  400496:	6003      	str	r3, [r0, #0]
  400498:	4770      	bx	lr

0040049a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40049a:	2300      	movs	r3, #0
  40049c:	6103      	str	r3, [r0, #16]
  40049e:	4770      	bx	lr

004004a0 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4004a0:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4004a2:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  4004a4:	689a      	ldr	r2, [r3, #8]
  4004a6:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4004a8:	689a      	ldr	r2, [r3, #8]
  4004aa:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4004ac:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4004ae:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4004b0:	6803      	ldr	r3, [r0, #0]
  4004b2:	3301      	adds	r3, #1
  4004b4:	6003      	str	r3, [r0, #0]
  4004b6:	4770      	bx	lr

004004b8 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4004b8:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4004ba:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4004bc:	f1b5 3fff 	cmp.w	r5, #4294967295
  4004c0:	d002      	beq.n	4004c8 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4004c2:	f100 0208 	add.w	r2, r0, #8
  4004c6:	e002      	b.n	4004ce <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4004c8:	6902      	ldr	r2, [r0, #16]
  4004ca:	e004      	b.n	4004d6 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4004cc:	461a      	mov	r2, r3
  4004ce:	6853      	ldr	r3, [r2, #4]
  4004d0:	681c      	ldr	r4, [r3, #0]
  4004d2:	42a5      	cmp	r5, r4
  4004d4:	d2fa      	bcs.n	4004cc <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4004d6:	6853      	ldr	r3, [r2, #4]
  4004d8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  4004da:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4004dc:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  4004de:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4004e0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4004e2:	6803      	ldr	r3, [r0, #0]
  4004e4:	3301      	adds	r3, #1
  4004e6:	6003      	str	r3, [r0, #0]
}
  4004e8:	bc30      	pop	{r4, r5}
  4004ea:	4770      	bx	lr

004004ec <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4004ec:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4004ee:	6842      	ldr	r2, [r0, #4]
  4004f0:	6881      	ldr	r1, [r0, #8]
  4004f2:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4004f4:	6882      	ldr	r2, [r0, #8]
  4004f6:	6841      	ldr	r1, [r0, #4]
  4004f8:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4004fa:	685a      	ldr	r2, [r3, #4]
  4004fc:	4290      	cmp	r0, r2
  4004fe:	d005      	beq.n	40050c <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  400500:	2200      	movs	r2, #0
  400502:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  400504:	6818      	ldr	r0, [r3, #0]
  400506:	3801      	subs	r0, #1
  400508:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  40050a:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40050c:	6882      	ldr	r2, [r0, #8]
  40050e:	605a      	str	r2, [r3, #4]
  400510:	e7f6      	b.n	400500 <uxListRemove+0x14>
	...

00400514 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  400514:	4b0d      	ldr	r3, [pc, #52]	; (40054c <prvTaskExitError+0x38>)
  400516:	681b      	ldr	r3, [r3, #0]
  400518:	f1b3 3fff 	cmp.w	r3, #4294967295
  40051c:	d00a      	beq.n	400534 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  40051e:	f04f 0380 	mov.w	r3, #128	; 0x80
  400522:	b672      	cpsid	i
  400524:	f383 8811 	msr	BASEPRI, r3
  400528:	f3bf 8f6f 	isb	sy
  40052c:	f3bf 8f4f 	dsb	sy
  400530:	b662      	cpsie	i
  400532:	e7fe      	b.n	400532 <prvTaskExitError+0x1e>
  400534:	f04f 0380 	mov.w	r3, #128	; 0x80
  400538:	b672      	cpsid	i
  40053a:	f383 8811 	msr	BASEPRI, r3
  40053e:	f3bf 8f6f 	isb	sy
  400542:	f3bf 8f4f 	dsb	sy
  400546:	b662      	cpsie	i
  400548:	e7fe      	b.n	400548 <prvTaskExitError+0x34>
  40054a:	bf00      	nop
  40054c:	2040000c 	.word	0x2040000c

00400550 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  400550:	4806      	ldr	r0, [pc, #24]	; (40056c <prvPortStartFirstTask+0x1c>)
  400552:	6800      	ldr	r0, [r0, #0]
  400554:	6800      	ldr	r0, [r0, #0]
  400556:	f380 8808 	msr	MSP, r0
  40055a:	b662      	cpsie	i
  40055c:	b661      	cpsie	f
  40055e:	f3bf 8f4f 	dsb	sy
  400562:	f3bf 8f6f 	isb	sy
  400566:	df00      	svc	0
  400568:	bf00      	nop
  40056a:	0000      	.short	0x0000
  40056c:	e000ed08 	.word	0xe000ed08

00400570 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  400570:	f8df 000c 	ldr.w	r0, [pc, #12]	; 400580 <vPortEnableVFP+0x10>
  400574:	6801      	ldr	r1, [r0, #0]
  400576:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40057a:	6001      	str	r1, [r0, #0]
  40057c:	4770      	bx	lr
  40057e:	0000      	.short	0x0000
  400580:	e000ed88 	.word	0xe000ed88

00400584 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  400584:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400588:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  40058c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  400590:	4b05      	ldr	r3, [pc, #20]	; (4005a8 <pxPortInitialiseStack+0x24>)
  400592:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  400596:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40059a:	f06f 0302 	mvn.w	r3, #2
  40059e:	f840 3c24 	str.w	r3, [r0, #-36]
}
  4005a2:	3844      	subs	r0, #68	; 0x44
  4005a4:	4770      	bx	lr
  4005a6:	bf00      	nop
  4005a8:	00400515 	.word	0x00400515

004005ac <SVC_Handler>:
	__asm volatile (
  4005ac:	4b06      	ldr	r3, [pc, #24]	; (4005c8 <pxCurrentTCBConst2>)
  4005ae:	6819      	ldr	r1, [r3, #0]
  4005b0:	6808      	ldr	r0, [r1, #0]
  4005b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4005b6:	f380 8809 	msr	PSP, r0
  4005ba:	f3bf 8f6f 	isb	sy
  4005be:	f04f 0000 	mov.w	r0, #0
  4005c2:	f380 8811 	msr	BASEPRI, r0
  4005c6:	4770      	bx	lr

004005c8 <pxCurrentTCBConst2>:
  4005c8:	2040c1fc 	.word	0x2040c1fc
  4005cc:	4770      	bx	lr
  4005ce:	bf00      	nop

004005d0 <vPortEnterCritical>:
  4005d0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4005d4:	b672      	cpsid	i
  4005d6:	f383 8811 	msr	BASEPRI, r3
  4005da:	f3bf 8f6f 	isb	sy
  4005de:	f3bf 8f4f 	dsb	sy
  4005e2:	b662      	cpsie	i
	uxCriticalNesting++;
  4005e4:	4a0b      	ldr	r2, [pc, #44]	; (400614 <vPortEnterCritical+0x44>)
  4005e6:	6813      	ldr	r3, [r2, #0]
  4005e8:	3301      	adds	r3, #1
  4005ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  4005ec:	2b01      	cmp	r3, #1
  4005ee:	d10f      	bne.n	400610 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4005f0:	4b09      	ldr	r3, [pc, #36]	; (400618 <vPortEnterCritical+0x48>)
  4005f2:	681b      	ldr	r3, [r3, #0]
  4005f4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4005f8:	d00a      	beq.n	400610 <vPortEnterCritical+0x40>
  4005fa:	f04f 0380 	mov.w	r3, #128	; 0x80
  4005fe:	b672      	cpsid	i
  400600:	f383 8811 	msr	BASEPRI, r3
  400604:	f3bf 8f6f 	isb	sy
  400608:	f3bf 8f4f 	dsb	sy
  40060c:	b662      	cpsie	i
  40060e:	e7fe      	b.n	40060e <vPortEnterCritical+0x3e>
  400610:	4770      	bx	lr
  400612:	bf00      	nop
  400614:	2040000c 	.word	0x2040000c
  400618:	e000ed04 	.word	0xe000ed04

0040061c <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  40061c:	4b0a      	ldr	r3, [pc, #40]	; (400648 <vPortExitCritical+0x2c>)
  40061e:	681b      	ldr	r3, [r3, #0]
  400620:	b953      	cbnz	r3, 400638 <vPortExitCritical+0x1c>
  400622:	f04f 0380 	mov.w	r3, #128	; 0x80
  400626:	b672      	cpsid	i
  400628:	f383 8811 	msr	BASEPRI, r3
  40062c:	f3bf 8f6f 	isb	sy
  400630:	f3bf 8f4f 	dsb	sy
  400634:	b662      	cpsie	i
  400636:	e7fe      	b.n	400636 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  400638:	3b01      	subs	r3, #1
  40063a:	4a03      	ldr	r2, [pc, #12]	; (400648 <vPortExitCritical+0x2c>)
  40063c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  40063e:	b90b      	cbnz	r3, 400644 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  400640:	f383 8811 	msr	BASEPRI, r3
  400644:	4770      	bx	lr
  400646:	bf00      	nop
  400648:	2040000c 	.word	0x2040000c

0040064c <PendSV_Handler>:
	__asm volatile
  40064c:	f3ef 8009 	mrs	r0, PSP
  400650:	f3bf 8f6f 	isb	sy
  400654:	4b15      	ldr	r3, [pc, #84]	; (4006ac <pxCurrentTCBConst>)
  400656:	681a      	ldr	r2, [r3, #0]
  400658:	f01e 0f10 	tst.w	lr, #16
  40065c:	bf08      	it	eq
  40065e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  400662:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400666:	6010      	str	r0, [r2, #0]
  400668:	f84d 3d04 	str.w	r3, [sp, #-4]!
  40066c:	f04f 0080 	mov.w	r0, #128	; 0x80
  400670:	b672      	cpsid	i
  400672:	f380 8811 	msr	BASEPRI, r0
  400676:	f3bf 8f4f 	dsb	sy
  40067a:	f3bf 8f6f 	isb	sy
  40067e:	b662      	cpsie	i
  400680:	f001 f8aa 	bl	4017d8 <vTaskSwitchContext>
  400684:	f04f 0000 	mov.w	r0, #0
  400688:	f380 8811 	msr	BASEPRI, r0
  40068c:	bc08      	pop	{r3}
  40068e:	6819      	ldr	r1, [r3, #0]
  400690:	6808      	ldr	r0, [r1, #0]
  400692:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400696:	f01e 0f10 	tst.w	lr, #16
  40069a:	bf08      	it	eq
  40069c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4006a0:	f380 8809 	msr	PSP, r0
  4006a4:	f3bf 8f6f 	isb	sy
  4006a8:	4770      	bx	lr
  4006aa:	bf00      	nop

004006ac <pxCurrentTCBConst>:
  4006ac:	2040c1fc 	.word	0x2040c1fc
  4006b0:	4770      	bx	lr
  4006b2:	bf00      	nop

004006b4 <SysTick_Handler>:
{
  4006b4:	b508      	push	{r3, lr}
	__asm volatile
  4006b6:	f3ef 8311 	mrs	r3, BASEPRI
  4006ba:	f04f 0280 	mov.w	r2, #128	; 0x80
  4006be:	b672      	cpsid	i
  4006c0:	f382 8811 	msr	BASEPRI, r2
  4006c4:	f3bf 8f6f 	isb	sy
  4006c8:	f3bf 8f4f 	dsb	sy
  4006cc:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  4006ce:	4b05      	ldr	r3, [pc, #20]	; (4006e4 <SysTick_Handler+0x30>)
  4006d0:	4798      	blx	r3
  4006d2:	b118      	cbz	r0, 4006dc <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4006d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4006d8:	4b03      	ldr	r3, [pc, #12]	; (4006e8 <SysTick_Handler+0x34>)
  4006da:	601a      	str	r2, [r3, #0]
	__asm volatile
  4006dc:	2300      	movs	r3, #0
  4006de:	f383 8811 	msr	BASEPRI, r3
  4006e2:	bd08      	pop	{r3, pc}
  4006e4:	00401445 	.word	0x00401445
  4006e8:	e000ed04 	.word	0xe000ed04

004006ec <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4006ec:	4a03      	ldr	r2, [pc, #12]	; (4006fc <vPortSetupTimerInterrupt+0x10>)
  4006ee:	4b04      	ldr	r3, [pc, #16]	; (400700 <vPortSetupTimerInterrupt+0x14>)
  4006f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4006f2:	2207      	movs	r2, #7
  4006f4:	3b04      	subs	r3, #4
  4006f6:	601a      	str	r2, [r3, #0]
  4006f8:	4770      	bx	lr
  4006fa:	bf00      	nop
  4006fc:	000927bf 	.word	0x000927bf
  400700:	e000e014 	.word	0xe000e014

00400704 <xPortStartScheduler>:
{
  400704:	b500      	push	{lr}
  400706:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  400708:	4b25      	ldr	r3, [pc, #148]	; (4007a0 <xPortStartScheduler+0x9c>)
  40070a:	781a      	ldrb	r2, [r3, #0]
  40070c:	b2d2      	uxtb	r2, r2
  40070e:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  400710:	22ff      	movs	r2, #255	; 0xff
  400712:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  400714:	781b      	ldrb	r3, [r3, #0]
  400716:	b2db      	uxtb	r3, r3
  400718:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  40071c:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400720:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400724:	4a1f      	ldr	r2, [pc, #124]	; (4007a4 <xPortStartScheduler+0xa0>)
  400726:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  400728:	2207      	movs	r2, #7
  40072a:	4b1f      	ldr	r3, [pc, #124]	; (4007a8 <xPortStartScheduler+0xa4>)
  40072c:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40072e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400732:	f013 0f80 	tst.w	r3, #128	; 0x80
  400736:	d010      	beq.n	40075a <xPortStartScheduler+0x56>
  400738:	2206      	movs	r2, #6
  40073a:	e000      	b.n	40073e <xPortStartScheduler+0x3a>
  40073c:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  40073e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400742:	005b      	lsls	r3, r3, #1
  400744:	b2db      	uxtb	r3, r3
  400746:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40074a:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40074e:	1e51      	subs	r1, r2, #1
  400750:	f013 0f80 	tst.w	r3, #128	; 0x80
  400754:	d1f2      	bne.n	40073c <xPortStartScheduler+0x38>
  400756:	4b14      	ldr	r3, [pc, #80]	; (4007a8 <xPortStartScheduler+0xa4>)
  400758:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40075a:	4a13      	ldr	r2, [pc, #76]	; (4007a8 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  40075c:	6813      	ldr	r3, [r2, #0]
  40075e:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  400760:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  400764:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  400766:	9b01      	ldr	r3, [sp, #4]
  400768:	b2db      	uxtb	r3, r3
  40076a:	4a0d      	ldr	r2, [pc, #52]	; (4007a0 <xPortStartScheduler+0x9c>)
  40076c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40076e:	4b0f      	ldr	r3, [pc, #60]	; (4007ac <xPortStartScheduler+0xa8>)
  400770:	681a      	ldr	r2, [r3, #0]
  400772:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  400776:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  400778:	681a      	ldr	r2, [r3, #0]
  40077a:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  40077e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  400780:	4b0b      	ldr	r3, [pc, #44]	; (4007b0 <xPortStartScheduler+0xac>)
  400782:	4798      	blx	r3
	uxCriticalNesting = 0;
  400784:	2200      	movs	r2, #0
  400786:	4b0b      	ldr	r3, [pc, #44]	; (4007b4 <xPortStartScheduler+0xb0>)
  400788:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  40078a:	4b0b      	ldr	r3, [pc, #44]	; (4007b8 <xPortStartScheduler+0xb4>)
  40078c:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40078e:	4a0b      	ldr	r2, [pc, #44]	; (4007bc <xPortStartScheduler+0xb8>)
  400790:	6813      	ldr	r3, [r2, #0]
  400792:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  400796:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  400798:	4b09      	ldr	r3, [pc, #36]	; (4007c0 <xPortStartScheduler+0xbc>)
  40079a:	4798      	blx	r3
	prvTaskExitError();
  40079c:	4b09      	ldr	r3, [pc, #36]	; (4007c4 <xPortStartScheduler+0xc0>)
  40079e:	4798      	blx	r3
  4007a0:	e000e400 	.word	0xe000e400
  4007a4:	204009ec 	.word	0x204009ec
  4007a8:	204009f0 	.word	0x204009f0
  4007ac:	e000ed20 	.word	0xe000ed20
  4007b0:	004006ed 	.word	0x004006ed
  4007b4:	2040000c 	.word	0x2040000c
  4007b8:	00400571 	.word	0x00400571
  4007bc:	e000ef34 	.word	0xe000ef34
  4007c0:	00400551 	.word	0x00400551
  4007c4:	00400515 	.word	0x00400515

004007c8 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4007c8:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4007cc:	2b0f      	cmp	r3, #15
  4007ce:	d911      	bls.n	4007f4 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4007d0:	4a12      	ldr	r2, [pc, #72]	; (40081c <vPortValidateInterruptPriority+0x54>)
  4007d2:	5c9b      	ldrb	r3, [r3, r2]
  4007d4:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4007d6:	4a12      	ldr	r2, [pc, #72]	; (400820 <vPortValidateInterruptPriority+0x58>)
  4007d8:	7812      	ldrb	r2, [r2, #0]
  4007da:	429a      	cmp	r2, r3
  4007dc:	d90a      	bls.n	4007f4 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  4007de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4007e2:	b672      	cpsid	i
  4007e4:	f383 8811 	msr	BASEPRI, r3
  4007e8:	f3bf 8f6f 	isb	sy
  4007ec:	f3bf 8f4f 	dsb	sy
  4007f0:	b662      	cpsie	i
  4007f2:	e7fe      	b.n	4007f2 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4007f4:	4b0b      	ldr	r3, [pc, #44]	; (400824 <vPortValidateInterruptPriority+0x5c>)
  4007f6:	681b      	ldr	r3, [r3, #0]
  4007f8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4007fc:	4a0a      	ldr	r2, [pc, #40]	; (400828 <vPortValidateInterruptPriority+0x60>)
  4007fe:	6812      	ldr	r2, [r2, #0]
  400800:	4293      	cmp	r3, r2
  400802:	d90a      	bls.n	40081a <vPortValidateInterruptPriority+0x52>
  400804:	f04f 0380 	mov.w	r3, #128	; 0x80
  400808:	b672      	cpsid	i
  40080a:	f383 8811 	msr	BASEPRI, r3
  40080e:	f3bf 8f6f 	isb	sy
  400812:	f3bf 8f4f 	dsb	sy
  400816:	b662      	cpsie	i
  400818:	e7fe      	b.n	400818 <vPortValidateInterruptPriority+0x50>
  40081a:	4770      	bx	lr
  40081c:	e000e3f0 	.word	0xe000e3f0
  400820:	204009ec 	.word	0x204009ec
  400824:	e000ed0c 	.word	0xe000ed0c
  400828:	204009f0 	.word	0x204009f0

0040082c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  40082c:	b538      	push	{r3, r4, r5, lr}
  40082e:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  400830:	f010 0f07 	tst.w	r0, #7
  400834:	d002      	beq.n	40083c <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  400836:	f020 0407 	bic.w	r4, r0, #7
  40083a:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  40083c:	4b11      	ldr	r3, [pc, #68]	; (400884 <pvPortMalloc+0x58>)
  40083e:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  400840:	4b11      	ldr	r3, [pc, #68]	; (400888 <pvPortMalloc+0x5c>)
  400842:	681b      	ldr	r3, [r3, #0]
  400844:	b193      	cbz	r3, 40086c <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  400846:	4b11      	ldr	r3, [pc, #68]	; (40088c <pvPortMalloc+0x60>)
  400848:	681b      	ldr	r3, [r3, #0]
  40084a:	441c      	add	r4, r3
  40084c:	42a3      	cmp	r3, r4
  40084e:	d213      	bcs.n	400878 <pvPortMalloc+0x4c>
  400850:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  400854:	4294      	cmp	r4, r2
  400856:	d80f      	bhi.n	400878 <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  400858:	4a0b      	ldr	r2, [pc, #44]	; (400888 <pvPortMalloc+0x5c>)
  40085a:	6815      	ldr	r5, [r2, #0]
  40085c:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  40085e:	4b0b      	ldr	r3, [pc, #44]	; (40088c <pvPortMalloc+0x60>)
  400860:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  400862:	4b0b      	ldr	r3, [pc, #44]	; (400890 <pvPortMalloc+0x64>)
  400864:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  400866:	b14d      	cbz	r5, 40087c <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  400868:	4628      	mov	r0, r5
  40086a:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  40086c:	4b09      	ldr	r3, [pc, #36]	; (400894 <pvPortMalloc+0x68>)
  40086e:	f023 0307 	bic.w	r3, r3, #7
  400872:	4a05      	ldr	r2, [pc, #20]	; (400888 <pvPortMalloc+0x5c>)
  400874:	6013      	str	r3, [r2, #0]
  400876:	e7e6      	b.n	400846 <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  400878:	4b05      	ldr	r3, [pc, #20]	; (400890 <pvPortMalloc+0x64>)
  40087a:	4798      	blx	r3
			vApplicationMallocFailedHook();
  40087c:	4b06      	ldr	r3, [pc, #24]	; (400898 <pvPortMalloc+0x6c>)
  40087e:	4798      	blx	r3
  400880:	2500      	movs	r5, #0
	return pvReturn;
  400882:	e7f1      	b.n	400868 <pvPortMalloc+0x3c>
  400884:	00401429 	.word	0x00401429
  400888:	204009f4 	.word	0x204009f4
  40088c:	2040c1f8 	.word	0x2040c1f8
  400890:	00401591 	.word	0x00401591
  400894:	20400a00 	.word	0x20400a00
  400898:	00406547 	.word	0x00406547

0040089c <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  40089c:	b150      	cbz	r0, 4008b4 <vPortFree+0x18>
  40089e:	f04f 0380 	mov.w	r3, #128	; 0x80
  4008a2:	b672      	cpsid	i
  4008a4:	f383 8811 	msr	BASEPRI, r3
  4008a8:	f3bf 8f6f 	isb	sy
  4008ac:	f3bf 8f4f 	dsb	sy
  4008b0:	b662      	cpsie	i
  4008b2:	e7fe      	b.n	4008b2 <vPortFree+0x16>
  4008b4:	4770      	bx	lr
	...

004008b8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4008b8:	b538      	push	{r3, r4, r5, lr}
  4008ba:	4604      	mov	r4, r0
  4008bc:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4008be:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4008c0:	b95a      	cbnz	r2, 4008da <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4008c2:	6803      	ldr	r3, [r0, #0]
  4008c4:	2b00      	cmp	r3, #0
  4008c6:	d12e      	bne.n	400926 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4008c8:	6840      	ldr	r0, [r0, #4]
  4008ca:	4b1b      	ldr	r3, [pc, #108]	; (400938 <prvCopyDataToQueue+0x80>)
  4008cc:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4008ce:	2300      	movs	r3, #0
  4008d0:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4008d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4008d4:	3301      	adds	r3, #1
  4008d6:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4008d8:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  4008da:	b96d      	cbnz	r5, 4008f8 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  4008dc:	6880      	ldr	r0, [r0, #8]
  4008de:	4b17      	ldr	r3, [pc, #92]	; (40093c <prvCopyDataToQueue+0x84>)
  4008e0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4008e2:	68a3      	ldr	r3, [r4, #8]
  4008e4:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4008e6:	4413      	add	r3, r2
  4008e8:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4008ea:	6862      	ldr	r2, [r4, #4]
  4008ec:	4293      	cmp	r3, r2
  4008ee:	d31c      	bcc.n	40092a <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4008f0:	6823      	ldr	r3, [r4, #0]
  4008f2:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4008f4:	2000      	movs	r0, #0
  4008f6:	e7ec      	b.n	4008d2 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4008f8:	68c0      	ldr	r0, [r0, #12]
  4008fa:	4b10      	ldr	r3, [pc, #64]	; (40093c <prvCopyDataToQueue+0x84>)
  4008fc:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4008fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
  400900:	425b      	negs	r3, r3
  400902:	68e2      	ldr	r2, [r4, #12]
  400904:	441a      	add	r2, r3
  400906:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  400908:	6821      	ldr	r1, [r4, #0]
  40090a:	428a      	cmp	r2, r1
  40090c:	d202      	bcs.n	400914 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  40090e:	6862      	ldr	r2, [r4, #4]
  400910:	4413      	add	r3, r2
  400912:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  400914:	2d02      	cmp	r5, #2
  400916:	d10a      	bne.n	40092e <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  400918:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40091a:	b153      	cbz	r3, 400932 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  40091c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40091e:	3b01      	subs	r3, #1
  400920:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  400922:	2000      	movs	r0, #0
  400924:	e7d5      	b.n	4008d2 <prvCopyDataToQueue+0x1a>
  400926:	2000      	movs	r0, #0
  400928:	e7d3      	b.n	4008d2 <prvCopyDataToQueue+0x1a>
  40092a:	2000      	movs	r0, #0
  40092c:	e7d1      	b.n	4008d2 <prvCopyDataToQueue+0x1a>
  40092e:	2000      	movs	r0, #0
  400930:	e7cf      	b.n	4008d2 <prvCopyDataToQueue+0x1a>
  400932:	2000      	movs	r0, #0
  400934:	e7cd      	b.n	4008d2 <prvCopyDataToQueue+0x1a>
  400936:	bf00      	nop
  400938:	00401bd9 	.word	0x00401bd9
  40093c:	00407549 	.word	0x00407549

00400940 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  400940:	b530      	push	{r4, r5, lr}
  400942:	b083      	sub	sp, #12
  400944:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  400946:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  400948:	b174      	cbz	r4, 400968 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  40094a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40094c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40094e:	429a      	cmp	r2, r3
  400950:	d315      	bcc.n	40097e <prvNotifyQueueSetContainer+0x3e>
  400952:	f04f 0380 	mov.w	r3, #128	; 0x80
  400956:	b672      	cpsid	i
  400958:	f383 8811 	msr	BASEPRI, r3
  40095c:	f3bf 8f6f 	isb	sy
  400960:	f3bf 8f4f 	dsb	sy
  400964:	b662      	cpsie	i
  400966:	e7fe      	b.n	400966 <prvNotifyQueueSetContainer+0x26>
  400968:	f04f 0380 	mov.w	r3, #128	; 0x80
  40096c:	b672      	cpsid	i
  40096e:	f383 8811 	msr	BASEPRI, r3
  400972:	f3bf 8f6f 	isb	sy
  400976:	f3bf 8f4f 	dsb	sy
  40097a:	b662      	cpsie	i
  40097c:	e7fe      	b.n	40097c <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  40097e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400980:	4293      	cmp	r3, r2
  400982:	d803      	bhi.n	40098c <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  400984:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  400986:	4628      	mov	r0, r5
  400988:	b003      	add	sp, #12
  40098a:	bd30      	pop	{r4, r5, pc}
  40098c:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  40098e:	a901      	add	r1, sp, #4
  400990:	4620      	mov	r0, r4
  400992:	4b0b      	ldr	r3, [pc, #44]	; (4009c0 <prvNotifyQueueSetContainer+0x80>)
  400994:	4798      	blx	r3
  400996:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  400998:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40099a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40099e:	d10a      	bne.n	4009b6 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  4009a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4009a2:	2b00      	cmp	r3, #0
  4009a4:	d0ef      	beq.n	400986 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  4009a6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4009aa:	4b06      	ldr	r3, [pc, #24]	; (4009c4 <prvNotifyQueueSetContainer+0x84>)
  4009ac:	4798      	blx	r3
  4009ae:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  4009b0:	bf18      	it	ne
  4009b2:	2501      	movne	r5, #1
  4009b4:	e7e7      	b.n	400986 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  4009b6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4009b8:	3301      	adds	r3, #1
  4009ba:	64a3      	str	r3, [r4, #72]	; 0x48
  4009bc:	e7e3      	b.n	400986 <prvNotifyQueueSetContainer+0x46>
  4009be:	bf00      	nop
  4009c0:	004008b9 	.word	0x004008b9
  4009c4:	004019ad 	.word	0x004019ad

004009c8 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  4009c8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4009ca:	b172      	cbz	r2, 4009ea <prvCopyDataFromQueue+0x22>
{
  4009cc:	b510      	push	{r4, lr}
  4009ce:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  4009d0:	68c4      	ldr	r4, [r0, #12]
  4009d2:	4414      	add	r4, r2
  4009d4:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  4009d6:	6840      	ldr	r0, [r0, #4]
  4009d8:	4284      	cmp	r4, r0
  4009da:	d301      	bcc.n	4009e0 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  4009dc:	6818      	ldr	r0, [r3, #0]
  4009de:	60d8      	str	r0, [r3, #12]
  4009e0:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  4009e2:	68d9      	ldr	r1, [r3, #12]
  4009e4:	4b01      	ldr	r3, [pc, #4]	; (4009ec <prvCopyDataFromQueue+0x24>)
  4009e6:	4798      	blx	r3
  4009e8:	bd10      	pop	{r4, pc}
  4009ea:	4770      	bx	lr
  4009ec:	00407549 	.word	0x00407549

004009f0 <prvUnlockQueue>:
{
  4009f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4009f2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4009f4:	4b22      	ldr	r3, [pc, #136]	; (400a80 <prvUnlockQueue+0x90>)
  4009f6:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4009f8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4009fa:	2b00      	cmp	r3, #0
  4009fc:	dd1b      	ble.n	400a36 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4009fe:	4d21      	ldr	r5, [pc, #132]	; (400a84 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  400a00:	4f21      	ldr	r7, [pc, #132]	; (400a88 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400a02:	4e22      	ldr	r6, [pc, #136]	; (400a8c <prvUnlockQueue+0x9c>)
  400a04:	e00b      	b.n	400a1e <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400a06:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400a08:	b1ab      	cbz	r3, 400a36 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400a0a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400a0e:	47b0      	blx	r6
  400a10:	b978      	cbnz	r0, 400a32 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  400a12:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a14:	3b01      	subs	r3, #1
  400a16:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  400a18:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400a1a:	2b00      	cmp	r3, #0
  400a1c:	dd0b      	ble.n	400a36 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  400a1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400a20:	2b00      	cmp	r3, #0
  400a22:	d0f0      	beq.n	400a06 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  400a24:	2100      	movs	r1, #0
  400a26:	4620      	mov	r0, r4
  400a28:	47a8      	blx	r5
  400a2a:	2801      	cmp	r0, #1
  400a2c:	d1f1      	bne.n	400a12 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  400a2e:	47b8      	blx	r7
  400a30:	e7ef      	b.n	400a12 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  400a32:	47b8      	blx	r7
  400a34:	e7ed      	b.n	400a12 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  400a36:	f04f 33ff 	mov.w	r3, #4294967295
  400a3a:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  400a3c:	4b14      	ldr	r3, [pc, #80]	; (400a90 <prvUnlockQueue+0xa0>)
  400a3e:	4798      	blx	r3
	taskENTER_CRITICAL();
  400a40:	4b0f      	ldr	r3, [pc, #60]	; (400a80 <prvUnlockQueue+0x90>)
  400a42:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400a44:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400a46:	2b00      	cmp	r3, #0
  400a48:	dd14      	ble.n	400a74 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400a4a:	6923      	ldr	r3, [r4, #16]
  400a4c:	b193      	cbz	r3, 400a74 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400a4e:	f104 0610 	add.w	r6, r4, #16
  400a52:	4d0e      	ldr	r5, [pc, #56]	; (400a8c <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  400a54:	4f0c      	ldr	r7, [pc, #48]	; (400a88 <prvUnlockQueue+0x98>)
  400a56:	e007      	b.n	400a68 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  400a58:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400a5a:	3b01      	subs	r3, #1
  400a5c:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  400a5e:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400a60:	2b00      	cmp	r3, #0
  400a62:	dd07      	ble.n	400a74 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400a64:	6923      	ldr	r3, [r4, #16]
  400a66:	b12b      	cbz	r3, 400a74 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  400a68:	4630      	mov	r0, r6
  400a6a:	47a8      	blx	r5
  400a6c:	2800      	cmp	r0, #0
  400a6e:	d0f3      	beq.n	400a58 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  400a70:	47b8      	blx	r7
  400a72:	e7f1      	b.n	400a58 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  400a74:	f04f 33ff 	mov.w	r3, #4294967295
  400a78:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  400a7a:	4b05      	ldr	r3, [pc, #20]	; (400a90 <prvUnlockQueue+0xa0>)
  400a7c:	4798      	blx	r3
  400a7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a80:	004005d1 	.word	0x004005d1
  400a84:	00400941 	.word	0x00400941
  400a88:	00401b09 	.word	0x00401b09
  400a8c:	004019ad 	.word	0x004019ad
  400a90:	0040061d 	.word	0x0040061d

00400a94 <xQueueGenericReset>:
{
  400a94:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  400a96:	b308      	cbz	r0, 400adc <xQueueGenericReset+0x48>
  400a98:	4604      	mov	r4, r0
  400a9a:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  400a9c:	4b1d      	ldr	r3, [pc, #116]	; (400b14 <xQueueGenericReset+0x80>)
  400a9e:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  400aa0:	6822      	ldr	r2, [r4, #0]
  400aa2:	6c21      	ldr	r1, [r4, #64]	; 0x40
  400aa4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400aa6:	fb03 f301 	mul.w	r3, r3, r1
  400aaa:	18d0      	adds	r0, r2, r3
  400aac:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  400aae:	2000      	movs	r0, #0
  400ab0:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  400ab2:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  400ab4:	1a5b      	subs	r3, r3, r1
  400ab6:	4413      	add	r3, r2
  400ab8:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  400aba:	f04f 33ff 	mov.w	r3, #4294967295
  400abe:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  400ac0:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  400ac2:	b9fd      	cbnz	r5, 400b04 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400ac4:	6923      	ldr	r3, [r4, #16]
  400ac6:	b12b      	cbz	r3, 400ad4 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400ac8:	f104 0010 	add.w	r0, r4, #16
  400acc:	4b12      	ldr	r3, [pc, #72]	; (400b18 <xQueueGenericReset+0x84>)
  400ace:	4798      	blx	r3
  400ad0:	2801      	cmp	r0, #1
  400ad2:	d00e      	beq.n	400af2 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  400ad4:	4b11      	ldr	r3, [pc, #68]	; (400b1c <xQueueGenericReset+0x88>)
  400ad6:	4798      	blx	r3
}
  400ad8:	2001      	movs	r0, #1
  400ada:	bd38      	pop	{r3, r4, r5, pc}
  400adc:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ae0:	b672      	cpsid	i
  400ae2:	f383 8811 	msr	BASEPRI, r3
  400ae6:	f3bf 8f6f 	isb	sy
  400aea:	f3bf 8f4f 	dsb	sy
  400aee:	b662      	cpsie	i
  400af0:	e7fe      	b.n	400af0 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  400af2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400af6:	4b0a      	ldr	r3, [pc, #40]	; (400b20 <xQueueGenericReset+0x8c>)
  400af8:	601a      	str	r2, [r3, #0]
  400afa:	f3bf 8f4f 	dsb	sy
  400afe:	f3bf 8f6f 	isb	sy
  400b02:	e7e7      	b.n	400ad4 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  400b04:	f104 0010 	add.w	r0, r4, #16
  400b08:	4d06      	ldr	r5, [pc, #24]	; (400b24 <xQueueGenericReset+0x90>)
  400b0a:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  400b0c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400b10:	47a8      	blx	r5
  400b12:	e7df      	b.n	400ad4 <xQueueGenericReset+0x40>
  400b14:	004005d1 	.word	0x004005d1
  400b18:	004019ad 	.word	0x004019ad
  400b1c:	0040061d 	.word	0x0040061d
  400b20:	e000ed04 	.word	0xe000ed04
  400b24:	00400485 	.word	0x00400485

00400b28 <xQueueGenericCreate>:
{
  400b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  400b2a:	b950      	cbnz	r0, 400b42 <xQueueGenericCreate+0x1a>
  400b2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b30:	b672      	cpsid	i
  400b32:	f383 8811 	msr	BASEPRI, r3
  400b36:	f3bf 8f6f 	isb	sy
  400b3a:	f3bf 8f4f 	dsb	sy
  400b3e:	b662      	cpsie	i
  400b40:	e7fe      	b.n	400b40 <xQueueGenericCreate+0x18>
  400b42:	4606      	mov	r6, r0
  400b44:	4617      	mov	r7, r2
  400b46:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  400b48:	b189      	cbz	r1, 400b6e <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  400b4a:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  400b4e:	3059      	adds	r0, #89	; 0x59
  400b50:	4b12      	ldr	r3, [pc, #72]	; (400b9c <xQueueGenericCreate+0x74>)
  400b52:	4798      	blx	r3
	if( pxNewQueue != NULL )
  400b54:	4604      	mov	r4, r0
  400b56:	b9e8      	cbnz	r0, 400b94 <xQueueGenericCreate+0x6c>
  400b58:	f04f 0380 	mov.w	r3, #128	; 0x80
  400b5c:	b672      	cpsid	i
  400b5e:	f383 8811 	msr	BASEPRI, r3
  400b62:	f3bf 8f6f 	isb	sy
  400b66:	f3bf 8f4f 	dsb	sy
  400b6a:	b662      	cpsie	i
  400b6c:	e7fe      	b.n	400b6c <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  400b6e:	2058      	movs	r0, #88	; 0x58
  400b70:	4b0a      	ldr	r3, [pc, #40]	; (400b9c <xQueueGenericCreate+0x74>)
  400b72:	4798      	blx	r3
	if( pxNewQueue != NULL )
  400b74:	4604      	mov	r4, r0
  400b76:	2800      	cmp	r0, #0
  400b78:	d0ee      	beq.n	400b58 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  400b7a:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  400b7c:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  400b7e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  400b80:	2101      	movs	r1, #1
  400b82:	4620      	mov	r0, r4
  400b84:	4b06      	ldr	r3, [pc, #24]	; (400ba0 <xQueueGenericCreate+0x78>)
  400b86:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  400b88:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  400b8c:	2300      	movs	r3, #0
  400b8e:	6563      	str	r3, [r4, #84]	; 0x54
}
  400b90:	4620      	mov	r0, r4
  400b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  400b94:	f100 0358 	add.w	r3, r0, #88	; 0x58
  400b98:	6003      	str	r3, [r0, #0]
  400b9a:	e7ef      	b.n	400b7c <xQueueGenericCreate+0x54>
  400b9c:	0040082d 	.word	0x0040082d
  400ba0:	00400a95 	.word	0x00400a95

00400ba4 <xQueueGenericSend>:
{
  400ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ba8:	b085      	sub	sp, #20
  400baa:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  400bac:	b1b8      	cbz	r0, 400bde <xQueueGenericSend+0x3a>
  400bae:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400bb0:	b301      	cbz	r1, 400bf4 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  400bb2:	2b02      	cmp	r3, #2
  400bb4:	d02c      	beq.n	400c10 <xQueueGenericSend+0x6c>
  400bb6:	461d      	mov	r5, r3
  400bb8:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  400bba:	4b66      	ldr	r3, [pc, #408]	; (400d54 <xQueueGenericSend+0x1b0>)
  400bbc:	4798      	blx	r3
  400bbe:	2800      	cmp	r0, #0
  400bc0:	d134      	bne.n	400c2c <xQueueGenericSend+0x88>
  400bc2:	9b01      	ldr	r3, [sp, #4]
  400bc4:	2b00      	cmp	r3, #0
  400bc6:	d038      	beq.n	400c3a <xQueueGenericSend+0x96>
  400bc8:	f04f 0380 	mov.w	r3, #128	; 0x80
  400bcc:	b672      	cpsid	i
  400bce:	f383 8811 	msr	BASEPRI, r3
  400bd2:	f3bf 8f6f 	isb	sy
  400bd6:	f3bf 8f4f 	dsb	sy
  400bda:	b662      	cpsie	i
  400bdc:	e7fe      	b.n	400bdc <xQueueGenericSend+0x38>
  400bde:	f04f 0380 	mov.w	r3, #128	; 0x80
  400be2:	b672      	cpsid	i
  400be4:	f383 8811 	msr	BASEPRI, r3
  400be8:	f3bf 8f6f 	isb	sy
  400bec:	f3bf 8f4f 	dsb	sy
  400bf0:	b662      	cpsie	i
  400bf2:	e7fe      	b.n	400bf2 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400bf4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400bf6:	2a00      	cmp	r2, #0
  400bf8:	d0db      	beq.n	400bb2 <xQueueGenericSend+0xe>
  400bfa:	f04f 0380 	mov.w	r3, #128	; 0x80
  400bfe:	b672      	cpsid	i
  400c00:	f383 8811 	msr	BASEPRI, r3
  400c04:	f3bf 8f6f 	isb	sy
  400c08:	f3bf 8f4f 	dsb	sy
  400c0c:	b662      	cpsie	i
  400c0e:	e7fe      	b.n	400c0e <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  400c10:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  400c12:	2a01      	cmp	r2, #1
  400c14:	d0cf      	beq.n	400bb6 <xQueueGenericSend+0x12>
  400c16:	f04f 0380 	mov.w	r3, #128	; 0x80
  400c1a:	b672      	cpsid	i
  400c1c:	f383 8811 	msr	BASEPRI, r3
  400c20:	f3bf 8f6f 	isb	sy
  400c24:	f3bf 8f4f 	dsb	sy
  400c28:	b662      	cpsie	i
  400c2a:	e7fe      	b.n	400c2a <xQueueGenericSend+0x86>
  400c2c:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  400c2e:	4e4a      	ldr	r6, [pc, #296]	; (400d58 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  400c30:	f8df a150 	ldr.w	sl, [pc, #336]	; 400d84 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  400c34:	f8df 912c 	ldr.w	r9, [pc, #300]	; 400d64 <xQueueGenericSend+0x1c0>
  400c38:	e042      	b.n	400cc0 <xQueueGenericSend+0x11c>
  400c3a:	2700      	movs	r7, #0
  400c3c:	e7f7      	b.n	400c2e <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400c3e:	462a      	mov	r2, r5
  400c40:	4641      	mov	r1, r8
  400c42:	4620      	mov	r0, r4
  400c44:	4b45      	ldr	r3, [pc, #276]	; (400d5c <xQueueGenericSend+0x1b8>)
  400c46:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  400c48:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400c4a:	b19b      	cbz	r3, 400c74 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  400c4c:	4629      	mov	r1, r5
  400c4e:	4620      	mov	r0, r4
  400c50:	4b43      	ldr	r3, [pc, #268]	; (400d60 <xQueueGenericSend+0x1bc>)
  400c52:	4798      	blx	r3
  400c54:	2801      	cmp	r0, #1
  400c56:	d107      	bne.n	400c68 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  400c58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400c5c:	4b41      	ldr	r3, [pc, #260]	; (400d64 <xQueueGenericSend+0x1c0>)
  400c5e:	601a      	str	r2, [r3, #0]
  400c60:	f3bf 8f4f 	dsb	sy
  400c64:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  400c68:	4b3f      	ldr	r3, [pc, #252]	; (400d68 <xQueueGenericSend+0x1c4>)
  400c6a:	4798      	blx	r3
				return pdPASS;
  400c6c:	2001      	movs	r0, #1
}
  400c6e:	b005      	add	sp, #20
  400c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400c74:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400c76:	b173      	cbz	r3, 400c96 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  400c78:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400c7c:	4b3b      	ldr	r3, [pc, #236]	; (400d6c <xQueueGenericSend+0x1c8>)
  400c7e:	4798      	blx	r3
  400c80:	2801      	cmp	r0, #1
  400c82:	d1f1      	bne.n	400c68 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  400c84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400c88:	4b36      	ldr	r3, [pc, #216]	; (400d64 <xQueueGenericSend+0x1c0>)
  400c8a:	601a      	str	r2, [r3, #0]
  400c8c:	f3bf 8f4f 	dsb	sy
  400c90:	f3bf 8f6f 	isb	sy
  400c94:	e7e8      	b.n	400c68 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  400c96:	2800      	cmp	r0, #0
  400c98:	d0e6      	beq.n	400c68 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  400c9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400c9e:	4b31      	ldr	r3, [pc, #196]	; (400d64 <xQueueGenericSend+0x1c0>)
  400ca0:	601a      	str	r2, [r3, #0]
  400ca2:	f3bf 8f4f 	dsb	sy
  400ca6:	f3bf 8f6f 	isb	sy
  400caa:	e7dd      	b.n	400c68 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  400cac:	4b2e      	ldr	r3, [pc, #184]	; (400d68 <xQueueGenericSend+0x1c4>)
  400cae:	4798      	blx	r3
					return errQUEUE_FULL;
  400cb0:	2000      	movs	r0, #0
  400cb2:	e7dc      	b.n	400c6e <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  400cb4:	4620      	mov	r0, r4
  400cb6:	4b2e      	ldr	r3, [pc, #184]	; (400d70 <xQueueGenericSend+0x1cc>)
  400cb8:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400cba:	4b2e      	ldr	r3, [pc, #184]	; (400d74 <xQueueGenericSend+0x1d0>)
  400cbc:	4798      	blx	r3
  400cbe:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  400cc0:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  400cc2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400cc4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400cc6:	429a      	cmp	r2, r3
  400cc8:	d3b9      	bcc.n	400c3e <xQueueGenericSend+0x9a>
  400cca:	2d02      	cmp	r5, #2
  400ccc:	d0b7      	beq.n	400c3e <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  400cce:	9b01      	ldr	r3, [sp, #4]
  400cd0:	2b00      	cmp	r3, #0
  400cd2:	d0eb      	beq.n	400cac <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  400cd4:	b90f      	cbnz	r7, 400cda <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  400cd6:	a802      	add	r0, sp, #8
  400cd8:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  400cda:	4b23      	ldr	r3, [pc, #140]	; (400d68 <xQueueGenericSend+0x1c4>)
  400cdc:	4798      	blx	r3
		vTaskSuspendAll();
  400cde:	4b26      	ldr	r3, [pc, #152]	; (400d78 <xQueueGenericSend+0x1d4>)
  400ce0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400ce2:	47b0      	blx	r6
  400ce4:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400ce6:	f1b3 3fff 	cmp.w	r3, #4294967295
  400cea:	d101      	bne.n	400cf0 <xQueueGenericSend+0x14c>
  400cec:	2300      	movs	r3, #0
  400cee:	6463      	str	r3, [r4, #68]	; 0x44
  400cf0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
  400cf6:	d101      	bne.n	400cfc <xQueueGenericSend+0x158>
  400cf8:	2300      	movs	r3, #0
  400cfa:	64a3      	str	r3, [r4, #72]	; 0x48
  400cfc:	4b1a      	ldr	r3, [pc, #104]	; (400d68 <xQueueGenericSend+0x1c4>)
  400cfe:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400d00:	a901      	add	r1, sp, #4
  400d02:	a802      	add	r0, sp, #8
  400d04:	4b1d      	ldr	r3, [pc, #116]	; (400d7c <xQueueGenericSend+0x1d8>)
  400d06:	4798      	blx	r3
  400d08:	b9e0      	cbnz	r0, 400d44 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  400d0a:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  400d0c:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  400d10:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  400d12:	4b15      	ldr	r3, [pc, #84]	; (400d68 <xQueueGenericSend+0x1c4>)
  400d14:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  400d16:	45bb      	cmp	fp, r7
  400d18:	d1cc      	bne.n	400cb4 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  400d1a:	9901      	ldr	r1, [sp, #4]
  400d1c:	f104 0010 	add.w	r0, r4, #16
  400d20:	4b17      	ldr	r3, [pc, #92]	; (400d80 <xQueueGenericSend+0x1dc>)
  400d22:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400d24:	4620      	mov	r0, r4
  400d26:	4b12      	ldr	r3, [pc, #72]	; (400d70 <xQueueGenericSend+0x1cc>)
  400d28:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  400d2a:	4b12      	ldr	r3, [pc, #72]	; (400d74 <xQueueGenericSend+0x1d0>)
  400d2c:	4798      	blx	r3
  400d2e:	2800      	cmp	r0, #0
  400d30:	d1c5      	bne.n	400cbe <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  400d32:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  400d36:	f8c9 3000 	str.w	r3, [r9]
  400d3a:	f3bf 8f4f 	dsb	sy
  400d3e:	f3bf 8f6f 	isb	sy
  400d42:	e7bc      	b.n	400cbe <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  400d44:	4620      	mov	r0, r4
  400d46:	4b0a      	ldr	r3, [pc, #40]	; (400d70 <xQueueGenericSend+0x1cc>)
  400d48:	4798      	blx	r3
			( void ) xTaskResumeAll();
  400d4a:	4b0a      	ldr	r3, [pc, #40]	; (400d74 <xQueueGenericSend+0x1d0>)
  400d4c:	4798      	blx	r3
			return errQUEUE_FULL;
  400d4e:	2000      	movs	r0, #0
  400d50:	e78d      	b.n	400c6e <xQueueGenericSend+0xca>
  400d52:	bf00      	nop
  400d54:	00401b15 	.word	0x00401b15
  400d58:	004005d1 	.word	0x004005d1
  400d5c:	004008b9 	.word	0x004008b9
  400d60:	00400941 	.word	0x00400941
  400d64:	e000ed04 	.word	0xe000ed04
  400d68:	0040061d 	.word	0x0040061d
  400d6c:	004019ad 	.word	0x004019ad
  400d70:	004009f1 	.word	0x004009f1
  400d74:	00401591 	.word	0x00401591
  400d78:	00401429 	.word	0x00401429
  400d7c:	00401a75 	.word	0x00401a75
  400d80:	004018a9 	.word	0x004018a9
  400d84:	00401a45 	.word	0x00401a45

00400d88 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  400d88:	2800      	cmp	r0, #0
  400d8a:	d036      	beq.n	400dfa <xQueueGenericSendFromISR+0x72>
{
  400d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d90:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400d92:	2900      	cmp	r1, #0
  400d94:	d03c      	beq.n	400e10 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  400d96:	2b02      	cmp	r3, #2
  400d98:	d048      	beq.n	400e2c <xQueueGenericSendFromISR+0xa4>
  400d9a:	461e      	mov	r6, r3
  400d9c:	4615      	mov	r5, r2
  400d9e:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  400da0:	4b35      	ldr	r3, [pc, #212]	; (400e78 <xQueueGenericSendFromISR+0xf0>)
  400da2:	4798      	blx	r3
	__asm volatile
  400da4:	f3ef 8711 	mrs	r7, BASEPRI
  400da8:	f04f 0380 	mov.w	r3, #128	; 0x80
  400dac:	b672      	cpsid	i
  400dae:	f383 8811 	msr	BASEPRI, r3
  400db2:	f3bf 8f6f 	isb	sy
  400db6:	f3bf 8f4f 	dsb	sy
  400dba:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  400dbc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  400dbe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  400dc0:	429a      	cmp	r2, r3
  400dc2:	d301      	bcc.n	400dc8 <xQueueGenericSendFromISR+0x40>
  400dc4:	2e02      	cmp	r6, #2
  400dc6:	d14f      	bne.n	400e68 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  400dc8:	4632      	mov	r2, r6
  400dca:	4641      	mov	r1, r8
  400dcc:	4620      	mov	r0, r4
  400dce:	4b2b      	ldr	r3, [pc, #172]	; (400e7c <xQueueGenericSendFromISR+0xf4>)
  400dd0:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  400dd2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
  400dd8:	d141      	bne.n	400e5e <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  400dda:	6d63      	ldr	r3, [r4, #84]	; 0x54
  400ddc:	2b00      	cmp	r3, #0
  400dde:	d033      	beq.n	400e48 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  400de0:	4631      	mov	r1, r6
  400de2:	4620      	mov	r0, r4
  400de4:	4b26      	ldr	r3, [pc, #152]	; (400e80 <xQueueGenericSendFromISR+0xf8>)
  400de6:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  400de8:	2d00      	cmp	r5, #0
  400dea:	d03f      	beq.n	400e6c <xQueueGenericSendFromISR+0xe4>
  400dec:	2801      	cmp	r0, #1
  400dee:	d13d      	bne.n	400e6c <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  400df0:	6028      	str	r0, [r5, #0]
	__asm volatile
  400df2:	f387 8811 	msr	BASEPRI, r7
}
  400df6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  400dfa:	f04f 0380 	mov.w	r3, #128	; 0x80
  400dfe:	b672      	cpsid	i
  400e00:	f383 8811 	msr	BASEPRI, r3
  400e04:	f3bf 8f6f 	isb	sy
  400e08:	f3bf 8f4f 	dsb	sy
  400e0c:	b662      	cpsie	i
  400e0e:	e7fe      	b.n	400e0e <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400e10:	6c00      	ldr	r0, [r0, #64]	; 0x40
  400e12:	2800      	cmp	r0, #0
  400e14:	d0bf      	beq.n	400d96 <xQueueGenericSendFromISR+0xe>
  400e16:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e1a:	b672      	cpsid	i
  400e1c:	f383 8811 	msr	BASEPRI, r3
  400e20:	f3bf 8f6f 	isb	sy
  400e24:	f3bf 8f4f 	dsb	sy
  400e28:	b662      	cpsie	i
  400e2a:	e7fe      	b.n	400e2a <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  400e2c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  400e2e:	2801      	cmp	r0, #1
  400e30:	d0b3      	beq.n	400d9a <xQueueGenericSendFromISR+0x12>
  400e32:	f04f 0380 	mov.w	r3, #128	; 0x80
  400e36:	b672      	cpsid	i
  400e38:	f383 8811 	msr	BASEPRI, r3
  400e3c:	f3bf 8f6f 	isb	sy
  400e40:	f3bf 8f4f 	dsb	sy
  400e44:	b662      	cpsie	i
  400e46:	e7fe      	b.n	400e46 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400e48:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400e4a:	b18b      	cbz	r3, 400e70 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400e4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400e50:	4b0c      	ldr	r3, [pc, #48]	; (400e84 <xQueueGenericSendFromISR+0xfc>)
  400e52:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  400e54:	b175      	cbz	r5, 400e74 <xQueueGenericSendFromISR+0xec>
  400e56:	b168      	cbz	r0, 400e74 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  400e58:	2001      	movs	r0, #1
  400e5a:	6028      	str	r0, [r5, #0]
  400e5c:	e7c9      	b.n	400df2 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  400e5e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400e60:	3301      	adds	r3, #1
  400e62:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  400e64:	2001      	movs	r0, #1
  400e66:	e7c4      	b.n	400df2 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  400e68:	2000      	movs	r0, #0
  400e6a:	e7c2      	b.n	400df2 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  400e6c:	2001      	movs	r0, #1
  400e6e:	e7c0      	b.n	400df2 <xQueueGenericSendFromISR+0x6a>
  400e70:	2001      	movs	r0, #1
  400e72:	e7be      	b.n	400df2 <xQueueGenericSendFromISR+0x6a>
  400e74:	2001      	movs	r0, #1
  400e76:	e7bc      	b.n	400df2 <xQueueGenericSendFromISR+0x6a>
  400e78:	004007c9 	.word	0x004007c9
  400e7c:	004008b9 	.word	0x004008b9
  400e80:	00400941 	.word	0x00400941
  400e84:	004019ad 	.word	0x004019ad

00400e88 <xQueueGenericReceive>:
{
  400e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400e8c:	b084      	sub	sp, #16
  400e8e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  400e90:	b198      	cbz	r0, 400eba <xQueueGenericReceive+0x32>
  400e92:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400e94:	b1e1      	cbz	r1, 400ed0 <xQueueGenericReceive+0x48>
  400e96:	4698      	mov	r8, r3
  400e98:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  400e9a:	4b61      	ldr	r3, [pc, #388]	; (401020 <xQueueGenericReceive+0x198>)
  400e9c:	4798      	blx	r3
  400e9e:	bb28      	cbnz	r0, 400eec <xQueueGenericReceive+0x64>
  400ea0:	9b01      	ldr	r3, [sp, #4]
  400ea2:	b353      	cbz	r3, 400efa <xQueueGenericReceive+0x72>
  400ea4:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ea8:	b672      	cpsid	i
  400eaa:	f383 8811 	msr	BASEPRI, r3
  400eae:	f3bf 8f6f 	isb	sy
  400eb2:	f3bf 8f4f 	dsb	sy
  400eb6:	b662      	cpsie	i
  400eb8:	e7fe      	b.n	400eb8 <xQueueGenericReceive+0x30>
  400eba:	f04f 0380 	mov.w	r3, #128	; 0x80
  400ebe:	b672      	cpsid	i
  400ec0:	f383 8811 	msr	BASEPRI, r3
  400ec4:	f3bf 8f6f 	isb	sy
  400ec8:	f3bf 8f4f 	dsb	sy
  400ecc:	b662      	cpsie	i
  400ece:	e7fe      	b.n	400ece <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  400ed0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  400ed2:	2a00      	cmp	r2, #0
  400ed4:	d0df      	beq.n	400e96 <xQueueGenericReceive+0xe>
  400ed6:	f04f 0380 	mov.w	r3, #128	; 0x80
  400eda:	b672      	cpsid	i
  400edc:	f383 8811 	msr	BASEPRI, r3
  400ee0:	f3bf 8f6f 	isb	sy
  400ee4:	f3bf 8f4f 	dsb	sy
  400ee8:	b662      	cpsie	i
  400eea:	e7fe      	b.n	400eea <xQueueGenericReceive+0x62>
  400eec:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  400eee:	4d4d      	ldr	r5, [pc, #308]	; (401024 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  400ef0:	f8df a160 	ldr.w	sl, [pc, #352]	; 401054 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  400ef4:	f8df 913c 	ldr.w	r9, [pc, #316]	; 401034 <xQueueGenericReceive+0x1ac>
  400ef8:	e04b      	b.n	400f92 <xQueueGenericReceive+0x10a>
  400efa:	2600      	movs	r6, #0
  400efc:	e7f7      	b.n	400eee <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  400efe:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  400f00:	4639      	mov	r1, r7
  400f02:	4620      	mov	r0, r4
  400f04:	4b48      	ldr	r3, [pc, #288]	; (401028 <xQueueGenericReceive+0x1a0>)
  400f06:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  400f08:	f1b8 0f00 	cmp.w	r8, #0
  400f0c:	d11d      	bne.n	400f4a <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  400f0e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f10:	3b01      	subs	r3, #1
  400f12:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400f14:	6823      	ldr	r3, [r4, #0]
  400f16:	b913      	cbnz	r3, 400f1e <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  400f18:	4b44      	ldr	r3, [pc, #272]	; (40102c <xQueueGenericReceive+0x1a4>)
  400f1a:	4798      	blx	r3
  400f1c:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  400f1e:	6923      	ldr	r3, [r4, #16]
  400f20:	b16b      	cbz	r3, 400f3e <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  400f22:	f104 0010 	add.w	r0, r4, #16
  400f26:	4b42      	ldr	r3, [pc, #264]	; (401030 <xQueueGenericReceive+0x1a8>)
  400f28:	4798      	blx	r3
  400f2a:	2801      	cmp	r0, #1
  400f2c:	d107      	bne.n	400f3e <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  400f2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f32:	4b40      	ldr	r3, [pc, #256]	; (401034 <xQueueGenericReceive+0x1ac>)
  400f34:	601a      	str	r2, [r3, #0]
  400f36:	f3bf 8f4f 	dsb	sy
  400f3a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  400f3e:	4b3e      	ldr	r3, [pc, #248]	; (401038 <xQueueGenericReceive+0x1b0>)
  400f40:	4798      	blx	r3
				return pdPASS;
  400f42:	2001      	movs	r0, #1
}
  400f44:	b004      	add	sp, #16
  400f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  400f4a:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  400f4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  400f4e:	2b00      	cmp	r3, #0
  400f50:	d0f5      	beq.n	400f3e <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  400f52:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400f56:	4b36      	ldr	r3, [pc, #216]	; (401030 <xQueueGenericReceive+0x1a8>)
  400f58:	4798      	blx	r3
  400f5a:	2800      	cmp	r0, #0
  400f5c:	d0ef      	beq.n	400f3e <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  400f5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400f62:	4b34      	ldr	r3, [pc, #208]	; (401034 <xQueueGenericReceive+0x1ac>)
  400f64:	601a      	str	r2, [r3, #0]
  400f66:	f3bf 8f4f 	dsb	sy
  400f6a:	f3bf 8f6f 	isb	sy
  400f6e:	e7e6      	b.n	400f3e <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  400f70:	4b31      	ldr	r3, [pc, #196]	; (401038 <xQueueGenericReceive+0x1b0>)
  400f72:	4798      	blx	r3
					return errQUEUE_EMPTY;
  400f74:	2000      	movs	r0, #0
  400f76:	e7e5      	b.n	400f44 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  400f78:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  400f7a:	6860      	ldr	r0, [r4, #4]
  400f7c:	4b2f      	ldr	r3, [pc, #188]	; (40103c <xQueueGenericReceive+0x1b4>)
  400f7e:	4798      	blx	r3
						taskEXIT_CRITICAL();
  400f80:	4b2d      	ldr	r3, [pc, #180]	; (401038 <xQueueGenericReceive+0x1b0>)
  400f82:	4798      	blx	r3
  400f84:	e030      	b.n	400fe8 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  400f86:	4620      	mov	r0, r4
  400f88:	4b2d      	ldr	r3, [pc, #180]	; (401040 <xQueueGenericReceive+0x1b8>)
  400f8a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  400f8c:	4b2d      	ldr	r3, [pc, #180]	; (401044 <xQueueGenericReceive+0x1bc>)
  400f8e:	4798      	blx	r3
  400f90:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  400f92:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  400f94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  400f96:	2b00      	cmp	r3, #0
  400f98:	d1b1      	bne.n	400efe <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  400f9a:	9b01      	ldr	r3, [sp, #4]
  400f9c:	2b00      	cmp	r3, #0
  400f9e:	d0e7      	beq.n	400f70 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  400fa0:	b90e      	cbnz	r6, 400fa6 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  400fa2:	a802      	add	r0, sp, #8
  400fa4:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  400fa6:	4b24      	ldr	r3, [pc, #144]	; (401038 <xQueueGenericReceive+0x1b0>)
  400fa8:	4798      	blx	r3
		vTaskSuspendAll();
  400faa:	4b27      	ldr	r3, [pc, #156]	; (401048 <xQueueGenericReceive+0x1c0>)
  400fac:	4798      	blx	r3
		prvLockQueue( pxQueue );
  400fae:	47a8      	blx	r5
  400fb0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  400fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
  400fb6:	d101      	bne.n	400fbc <xQueueGenericReceive+0x134>
  400fb8:	2300      	movs	r3, #0
  400fba:	6463      	str	r3, [r4, #68]	; 0x44
  400fbc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  400fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
  400fc2:	d101      	bne.n	400fc8 <xQueueGenericReceive+0x140>
  400fc4:	2300      	movs	r3, #0
  400fc6:	64a3      	str	r3, [r4, #72]	; 0x48
  400fc8:	4b1b      	ldr	r3, [pc, #108]	; (401038 <xQueueGenericReceive+0x1b0>)
  400fca:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  400fcc:	a901      	add	r1, sp, #4
  400fce:	a802      	add	r0, sp, #8
  400fd0:	4b1e      	ldr	r3, [pc, #120]	; (40104c <xQueueGenericReceive+0x1c4>)
  400fd2:	4798      	blx	r3
  400fd4:	b9e8      	cbnz	r0, 401012 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  400fd6:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  400fd8:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  400fda:	4b17      	ldr	r3, [pc, #92]	; (401038 <xQueueGenericReceive+0x1b0>)
  400fdc:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  400fde:	2e00      	cmp	r6, #0
  400fe0:	d1d1      	bne.n	400f86 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  400fe2:	6823      	ldr	r3, [r4, #0]
  400fe4:	2b00      	cmp	r3, #0
  400fe6:	d0c7      	beq.n	400f78 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  400fe8:	9901      	ldr	r1, [sp, #4]
  400fea:	f104 0024 	add.w	r0, r4, #36	; 0x24
  400fee:	4b18      	ldr	r3, [pc, #96]	; (401050 <xQueueGenericReceive+0x1c8>)
  400ff0:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  400ff2:	4620      	mov	r0, r4
  400ff4:	4b12      	ldr	r3, [pc, #72]	; (401040 <xQueueGenericReceive+0x1b8>)
  400ff6:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  400ff8:	4b12      	ldr	r3, [pc, #72]	; (401044 <xQueueGenericReceive+0x1bc>)
  400ffa:	4798      	blx	r3
  400ffc:	2800      	cmp	r0, #0
  400ffe:	d1c7      	bne.n	400f90 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  401000:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401004:	f8c9 3000 	str.w	r3, [r9]
  401008:	f3bf 8f4f 	dsb	sy
  40100c:	f3bf 8f6f 	isb	sy
  401010:	e7be      	b.n	400f90 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  401012:	4620      	mov	r0, r4
  401014:	4b0a      	ldr	r3, [pc, #40]	; (401040 <xQueueGenericReceive+0x1b8>)
  401016:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401018:	4b0a      	ldr	r3, [pc, #40]	; (401044 <xQueueGenericReceive+0x1bc>)
  40101a:	4798      	blx	r3
			return errQUEUE_EMPTY;
  40101c:	2000      	movs	r0, #0
  40101e:	e791      	b.n	400f44 <xQueueGenericReceive+0xbc>
  401020:	00401b15 	.word	0x00401b15
  401024:	004005d1 	.word	0x004005d1
  401028:	004009c9 	.word	0x004009c9
  40102c:	00401c95 	.word	0x00401c95
  401030:	004019ad 	.word	0x004019ad
  401034:	e000ed04 	.word	0xe000ed04
  401038:	0040061d 	.word	0x0040061d
  40103c:	00401b35 	.word	0x00401b35
  401040:	004009f1 	.word	0x004009f1
  401044:	00401591 	.word	0x00401591
  401048:	00401429 	.word	0x00401429
  40104c:	00401a75 	.word	0x00401a75
  401050:	004018a9 	.word	0x004018a9
  401054:	00401a45 	.word	0x00401a45

00401058 <vQueueAddToRegistry>:
	{
  401058:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40105a:	4b0b      	ldr	r3, [pc, #44]	; (401088 <vQueueAddToRegistry+0x30>)
  40105c:	681b      	ldr	r3, [r3, #0]
  40105e:	b153      	cbz	r3, 401076 <vQueueAddToRegistry+0x1e>
  401060:	2301      	movs	r3, #1
  401062:	4c09      	ldr	r4, [pc, #36]	; (401088 <vQueueAddToRegistry+0x30>)
  401064:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  401068:	b132      	cbz	r2, 401078 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40106a:	3301      	adds	r3, #1
  40106c:	2b08      	cmp	r3, #8
  40106e:	d1f9      	bne.n	401064 <vQueueAddToRegistry+0xc>
	}
  401070:	f85d 4b04 	ldr.w	r4, [sp], #4
  401074:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  401076:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  401078:	4a03      	ldr	r2, [pc, #12]	; (401088 <vQueueAddToRegistry+0x30>)
  40107a:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  40107e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  401082:	6058      	str	r0, [r3, #4]
				break;
  401084:	e7f4      	b.n	401070 <vQueueAddToRegistry+0x18>
  401086:	bf00      	nop
  401088:	2040ca24 	.word	0x2040ca24

0040108c <vQueueWaitForMessageRestricted>:
	{
  40108c:	b570      	push	{r4, r5, r6, lr}
  40108e:	4604      	mov	r4, r0
  401090:	460d      	mov	r5, r1
  401092:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  401094:	4b0f      	ldr	r3, [pc, #60]	; (4010d4 <vQueueWaitForMessageRestricted+0x48>)
  401096:	4798      	blx	r3
  401098:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40109a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40109e:	d00b      	beq.n	4010b8 <vQueueWaitForMessageRestricted+0x2c>
  4010a0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4010a2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4010a6:	d00a      	beq.n	4010be <vQueueWaitForMessageRestricted+0x32>
  4010a8:	4b0b      	ldr	r3, [pc, #44]	; (4010d8 <vQueueWaitForMessageRestricted+0x4c>)
  4010aa:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  4010ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4010ae:	b14b      	cbz	r3, 4010c4 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  4010b0:	4620      	mov	r0, r4
  4010b2:	4b0a      	ldr	r3, [pc, #40]	; (4010dc <vQueueWaitForMessageRestricted+0x50>)
  4010b4:	4798      	blx	r3
  4010b6:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  4010b8:	2300      	movs	r3, #0
  4010ba:	6463      	str	r3, [r4, #68]	; 0x44
  4010bc:	e7f0      	b.n	4010a0 <vQueueWaitForMessageRestricted+0x14>
  4010be:	2300      	movs	r3, #0
  4010c0:	64a3      	str	r3, [r4, #72]	; 0x48
  4010c2:	e7f1      	b.n	4010a8 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  4010c4:	4632      	mov	r2, r6
  4010c6:	4629      	mov	r1, r5
  4010c8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4010cc:	4b04      	ldr	r3, [pc, #16]	; (4010e0 <vQueueWaitForMessageRestricted+0x54>)
  4010ce:	4798      	blx	r3
  4010d0:	e7ee      	b.n	4010b0 <vQueueWaitForMessageRestricted+0x24>
  4010d2:	bf00      	nop
  4010d4:	004005d1 	.word	0x004005d1
  4010d8:	0040061d 	.word	0x0040061d
  4010dc:	004009f1 	.word	0x004009f1
  4010e0:	0040192d 	.word	0x0040192d

004010e4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4010e4:	4b08      	ldr	r3, [pc, #32]	; (401108 <prvResetNextTaskUnblockTime+0x24>)
  4010e6:	681b      	ldr	r3, [r3, #0]
  4010e8:	681b      	ldr	r3, [r3, #0]
  4010ea:	b13b      	cbz	r3, 4010fc <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4010ec:	4b06      	ldr	r3, [pc, #24]	; (401108 <prvResetNextTaskUnblockTime+0x24>)
  4010ee:	681b      	ldr	r3, [r3, #0]
  4010f0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4010f2:	68db      	ldr	r3, [r3, #12]
  4010f4:	685a      	ldr	r2, [r3, #4]
  4010f6:	4b05      	ldr	r3, [pc, #20]	; (40110c <prvResetNextTaskUnblockTime+0x28>)
  4010f8:	601a      	str	r2, [r3, #0]
  4010fa:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  4010fc:	f04f 32ff 	mov.w	r2, #4294967295
  401100:	4b02      	ldr	r3, [pc, #8]	; (40110c <prvResetNextTaskUnblockTime+0x28>)
  401102:	601a      	str	r2, [r3, #0]
  401104:	4770      	bx	lr
  401106:	bf00      	nop
  401108:	2040c200 	.word	0x2040c200
  40110c:	2040c2ac 	.word	0x2040c2ac

00401110 <prvAddCurrentTaskToDelayedList>:
{
  401110:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  401112:	4b0f      	ldr	r3, [pc, #60]	; (401150 <prvAddCurrentTaskToDelayedList+0x40>)
  401114:	681b      	ldr	r3, [r3, #0]
  401116:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  401118:	4b0e      	ldr	r3, [pc, #56]	; (401154 <prvAddCurrentTaskToDelayedList+0x44>)
  40111a:	681b      	ldr	r3, [r3, #0]
  40111c:	4298      	cmp	r0, r3
  40111e:	d30e      	bcc.n	40113e <prvAddCurrentTaskToDelayedList+0x2e>
  401120:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401122:	4b0d      	ldr	r3, [pc, #52]	; (401158 <prvAddCurrentTaskToDelayedList+0x48>)
  401124:	6818      	ldr	r0, [r3, #0]
  401126:	4b0a      	ldr	r3, [pc, #40]	; (401150 <prvAddCurrentTaskToDelayedList+0x40>)
  401128:	6819      	ldr	r1, [r3, #0]
  40112a:	3104      	adds	r1, #4
  40112c:	4b0b      	ldr	r3, [pc, #44]	; (40115c <prvAddCurrentTaskToDelayedList+0x4c>)
  40112e:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  401130:	4b0b      	ldr	r3, [pc, #44]	; (401160 <prvAddCurrentTaskToDelayedList+0x50>)
  401132:	681b      	ldr	r3, [r3, #0]
  401134:	429c      	cmp	r4, r3
  401136:	d201      	bcs.n	40113c <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  401138:	4b09      	ldr	r3, [pc, #36]	; (401160 <prvAddCurrentTaskToDelayedList+0x50>)
  40113a:	601c      	str	r4, [r3, #0]
  40113c:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  40113e:	4b09      	ldr	r3, [pc, #36]	; (401164 <prvAddCurrentTaskToDelayedList+0x54>)
  401140:	6818      	ldr	r0, [r3, #0]
  401142:	4b03      	ldr	r3, [pc, #12]	; (401150 <prvAddCurrentTaskToDelayedList+0x40>)
  401144:	6819      	ldr	r1, [r3, #0]
  401146:	3104      	adds	r1, #4
  401148:	4b04      	ldr	r3, [pc, #16]	; (40115c <prvAddCurrentTaskToDelayedList+0x4c>)
  40114a:	4798      	blx	r3
  40114c:	bd10      	pop	{r4, pc}
  40114e:	bf00      	nop
  401150:	2040c1fc 	.word	0x2040c1fc
  401154:	2040c2f4 	.word	0x2040c2f4
  401158:	2040c200 	.word	0x2040c200
  40115c:	004004b9 	.word	0x004004b9
  401160:	2040c2ac 	.word	0x2040c2ac
  401164:	2040c204 	.word	0x2040c204

00401168 <xTaskGenericCreate>:
{
  401168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40116c:	b083      	sub	sp, #12
  40116e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  401170:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  401174:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  401176:	b160      	cbz	r0, 401192 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  401178:	2d04      	cmp	r5, #4
  40117a:	d915      	bls.n	4011a8 <xTaskGenericCreate+0x40>
  40117c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401180:	b672      	cpsid	i
  401182:	f383 8811 	msr	BASEPRI, r3
  401186:	f3bf 8f6f 	isb	sy
  40118a:	f3bf 8f4f 	dsb	sy
  40118e:	b662      	cpsie	i
  401190:	e7fe      	b.n	401190 <xTaskGenericCreate+0x28>
  401192:	f04f 0380 	mov.w	r3, #128	; 0x80
  401196:	b672      	cpsid	i
  401198:	f383 8811 	msr	BASEPRI, r3
  40119c:	f3bf 8f6f 	isb	sy
  4011a0:	f3bf 8f4f 	dsb	sy
  4011a4:	b662      	cpsie	i
  4011a6:	e7fe      	b.n	4011a6 <xTaskGenericCreate+0x3e>
  4011a8:	9001      	str	r0, [sp, #4]
  4011aa:	4698      	mov	r8, r3
  4011ac:	4691      	mov	r9, r2
  4011ae:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4011b0:	b936      	cbnz	r6, 4011c0 <xTaskGenericCreate+0x58>
  4011b2:	0090      	lsls	r0, r2, #2
  4011b4:	4b62      	ldr	r3, [pc, #392]	; (401340 <xTaskGenericCreate+0x1d8>)
  4011b6:	4798      	blx	r3
		if( pxStack != NULL )
  4011b8:	4606      	mov	r6, r0
  4011ba:	2800      	cmp	r0, #0
  4011bc:	f000 809e 	beq.w	4012fc <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  4011c0:	2058      	movs	r0, #88	; 0x58
  4011c2:	4b5f      	ldr	r3, [pc, #380]	; (401340 <xTaskGenericCreate+0x1d8>)
  4011c4:	4798      	blx	r3
			if( pxNewTCB != NULL )
  4011c6:	4604      	mov	r4, r0
  4011c8:	2800      	cmp	r0, #0
  4011ca:	f000 8094 	beq.w	4012f6 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  4011ce:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  4011d0:	ea4f 0289 	mov.w	r2, r9, lsl #2
  4011d4:	21a5      	movs	r1, #165	; 0xa5
  4011d6:	4630      	mov	r0, r6
  4011d8:	4b5a      	ldr	r3, [pc, #360]	; (401344 <xTaskGenericCreate+0x1dc>)
  4011da:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  4011dc:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  4011e0:	444e      	add	r6, r9
  4011e2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4011e4:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  4011e8:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4011ec:	783b      	ldrb	r3, [r7, #0]
  4011ee:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  4011f2:	783b      	ldrb	r3, [r7, #0]
  4011f4:	2b00      	cmp	r3, #0
  4011f6:	f040 8084 	bne.w	401302 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4011fa:	2700      	movs	r7, #0
  4011fc:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  401200:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  401202:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  401204:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  401206:	f104 0904 	add.w	r9, r4, #4
  40120a:	4648      	mov	r0, r9
  40120c:	f8df b184 	ldr.w	fp, [pc, #388]	; 401394 <xTaskGenericCreate+0x22c>
  401210:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  401212:	f104 0018 	add.w	r0, r4, #24
  401216:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  401218:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40121a:	f1c5 0305 	rsb	r3, r5, #5
  40121e:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  401220:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  401222:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  401224:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  401228:	4642      	mov	r2, r8
  40122a:	9901      	ldr	r1, [sp, #4]
  40122c:	4630      	mov	r0, r6
  40122e:	4b46      	ldr	r3, [pc, #280]	; (401348 <xTaskGenericCreate+0x1e0>)
  401230:	4798      	blx	r3
  401232:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  401234:	f1ba 0f00 	cmp.w	sl, #0
  401238:	d001      	beq.n	40123e <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  40123a:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  40123e:	4b43      	ldr	r3, [pc, #268]	; (40134c <xTaskGenericCreate+0x1e4>)
  401240:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  401242:	4a43      	ldr	r2, [pc, #268]	; (401350 <xTaskGenericCreate+0x1e8>)
  401244:	6813      	ldr	r3, [r2, #0]
  401246:	3301      	adds	r3, #1
  401248:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  40124a:	4b42      	ldr	r3, [pc, #264]	; (401354 <xTaskGenericCreate+0x1ec>)
  40124c:	681b      	ldr	r3, [r3, #0]
  40124e:	2b00      	cmp	r3, #0
  401250:	d166      	bne.n	401320 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  401252:	4b40      	ldr	r3, [pc, #256]	; (401354 <xTaskGenericCreate+0x1ec>)
  401254:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  401256:	6813      	ldr	r3, [r2, #0]
  401258:	2b01      	cmp	r3, #1
  40125a:	d121      	bne.n	4012a0 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  40125c:	4f3e      	ldr	r7, [pc, #248]	; (401358 <xTaskGenericCreate+0x1f0>)
  40125e:	4638      	mov	r0, r7
  401260:	4e3e      	ldr	r6, [pc, #248]	; (40135c <xTaskGenericCreate+0x1f4>)
  401262:	47b0      	blx	r6
  401264:	f107 0014 	add.w	r0, r7, #20
  401268:	47b0      	blx	r6
  40126a:	f107 0028 	add.w	r0, r7, #40	; 0x28
  40126e:	47b0      	blx	r6
  401270:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  401274:	47b0      	blx	r6
  401276:	f107 0050 	add.w	r0, r7, #80	; 0x50
  40127a:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  40127c:	f8df 8118 	ldr.w	r8, [pc, #280]	; 401398 <xTaskGenericCreate+0x230>
  401280:	4640      	mov	r0, r8
  401282:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  401284:	4f36      	ldr	r7, [pc, #216]	; (401360 <xTaskGenericCreate+0x1f8>)
  401286:	4638      	mov	r0, r7
  401288:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  40128a:	4836      	ldr	r0, [pc, #216]	; (401364 <xTaskGenericCreate+0x1fc>)
  40128c:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  40128e:	4836      	ldr	r0, [pc, #216]	; (401368 <xTaskGenericCreate+0x200>)
  401290:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  401292:	4836      	ldr	r0, [pc, #216]	; (40136c <xTaskGenericCreate+0x204>)
  401294:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  401296:	4b36      	ldr	r3, [pc, #216]	; (401370 <xTaskGenericCreate+0x208>)
  401298:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  40129c:	4b35      	ldr	r3, [pc, #212]	; (401374 <xTaskGenericCreate+0x20c>)
  40129e:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  4012a0:	4a35      	ldr	r2, [pc, #212]	; (401378 <xTaskGenericCreate+0x210>)
  4012a2:	6813      	ldr	r3, [r2, #0]
  4012a4:	3301      	adds	r3, #1
  4012a6:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  4012a8:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  4012aa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4012ac:	4a33      	ldr	r2, [pc, #204]	; (40137c <xTaskGenericCreate+0x214>)
  4012ae:	6811      	ldr	r1, [r2, #0]
  4012b0:	2301      	movs	r3, #1
  4012b2:	4083      	lsls	r3, r0
  4012b4:	430b      	orrs	r3, r1
  4012b6:	6013      	str	r3, [r2, #0]
  4012b8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4012bc:	4649      	mov	r1, r9
  4012be:	4b26      	ldr	r3, [pc, #152]	; (401358 <xTaskGenericCreate+0x1f0>)
  4012c0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4012c4:	4b2e      	ldr	r3, [pc, #184]	; (401380 <xTaskGenericCreate+0x218>)
  4012c6:	4798      	blx	r3
		taskEXIT_CRITICAL();
  4012c8:	4b2e      	ldr	r3, [pc, #184]	; (401384 <xTaskGenericCreate+0x21c>)
  4012ca:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4012cc:	4b2e      	ldr	r3, [pc, #184]	; (401388 <xTaskGenericCreate+0x220>)
  4012ce:	681b      	ldr	r3, [r3, #0]
  4012d0:	2b00      	cmp	r3, #0
  4012d2:	d031      	beq.n	401338 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  4012d4:	4b1f      	ldr	r3, [pc, #124]	; (401354 <xTaskGenericCreate+0x1ec>)
  4012d6:	681b      	ldr	r3, [r3, #0]
  4012d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4012da:	429d      	cmp	r5, r3
  4012dc:	d92e      	bls.n	40133c <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  4012de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4012e2:	4b2a      	ldr	r3, [pc, #168]	; (40138c <xTaskGenericCreate+0x224>)
  4012e4:	601a      	str	r2, [r3, #0]
  4012e6:	f3bf 8f4f 	dsb	sy
  4012ea:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  4012ee:	2001      	movs	r0, #1
}
  4012f0:	b003      	add	sp, #12
  4012f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  4012f6:	4630      	mov	r0, r6
  4012f8:	4b25      	ldr	r3, [pc, #148]	; (401390 <xTaskGenericCreate+0x228>)
  4012fa:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4012fc:	f04f 30ff 	mov.w	r0, #4294967295
  401300:	e7f6      	b.n	4012f0 <xTaskGenericCreate+0x188>
  401302:	463b      	mov	r3, r7
  401304:	f104 0234 	add.w	r2, r4, #52	; 0x34
  401308:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40130a:	7859      	ldrb	r1, [r3, #1]
  40130c:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  401310:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  401314:	2900      	cmp	r1, #0
  401316:	f43f af70 	beq.w	4011fa <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  40131a:	42bb      	cmp	r3, r7
  40131c:	d1f5      	bne.n	40130a <xTaskGenericCreate+0x1a2>
  40131e:	e76c      	b.n	4011fa <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  401320:	4b19      	ldr	r3, [pc, #100]	; (401388 <xTaskGenericCreate+0x220>)
  401322:	681b      	ldr	r3, [r3, #0]
  401324:	2b00      	cmp	r3, #0
  401326:	d1bb      	bne.n	4012a0 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  401328:	4b0a      	ldr	r3, [pc, #40]	; (401354 <xTaskGenericCreate+0x1ec>)
  40132a:	681b      	ldr	r3, [r3, #0]
  40132c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40132e:	429d      	cmp	r5, r3
  401330:	d3b6      	bcc.n	4012a0 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  401332:	4b08      	ldr	r3, [pc, #32]	; (401354 <xTaskGenericCreate+0x1ec>)
  401334:	601c      	str	r4, [r3, #0]
  401336:	e7b3      	b.n	4012a0 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  401338:	2001      	movs	r0, #1
  40133a:	e7d9      	b.n	4012f0 <xTaskGenericCreate+0x188>
  40133c:	2001      	movs	r0, #1
	return xReturn;
  40133e:	e7d7      	b.n	4012f0 <xTaskGenericCreate+0x188>
  401340:	0040082d 	.word	0x0040082d
  401344:	0040767d 	.word	0x0040767d
  401348:	00400585 	.word	0x00400585
  40134c:	004005d1 	.word	0x004005d1
  401350:	2040c26c 	.word	0x2040c26c
  401354:	2040c1fc 	.word	0x2040c1fc
  401358:	2040c208 	.word	0x2040c208
  40135c:	00400485 	.word	0x00400485
  401360:	2040c298 	.word	0x2040c298
  401364:	2040c2b4 	.word	0x2040c2b4
  401368:	2040c2e0 	.word	0x2040c2e0
  40136c:	2040c2cc 	.word	0x2040c2cc
  401370:	2040c200 	.word	0x2040c200
  401374:	2040c204 	.word	0x2040c204
  401378:	2040c278 	.word	0x2040c278
  40137c:	2040c280 	.word	0x2040c280
  401380:	004004a1 	.word	0x004004a1
  401384:	0040061d 	.word	0x0040061d
  401388:	2040c2c8 	.word	0x2040c2c8
  40138c:	e000ed04 	.word	0xe000ed04
  401390:	0040089d 	.word	0x0040089d
  401394:	0040049b 	.word	0x0040049b
  401398:	2040c284 	.word	0x2040c284

0040139c <vTaskStartScheduler>:
{
  40139c:	b510      	push	{r4, lr}
  40139e:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  4013a0:	2300      	movs	r3, #0
  4013a2:	9303      	str	r3, [sp, #12]
  4013a4:	9302      	str	r3, [sp, #8]
  4013a6:	9301      	str	r3, [sp, #4]
  4013a8:	9300      	str	r3, [sp, #0]
  4013aa:	2282      	movs	r2, #130	; 0x82
  4013ac:	4916      	ldr	r1, [pc, #88]	; (401408 <vTaskStartScheduler+0x6c>)
  4013ae:	4817      	ldr	r0, [pc, #92]	; (40140c <vTaskStartScheduler+0x70>)
  4013b0:	4c17      	ldr	r4, [pc, #92]	; (401410 <vTaskStartScheduler+0x74>)
  4013b2:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4013b4:	2801      	cmp	r0, #1
  4013b6:	d00b      	beq.n	4013d0 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  4013b8:	bb20      	cbnz	r0, 401404 <vTaskStartScheduler+0x68>
  4013ba:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013be:	b672      	cpsid	i
  4013c0:	f383 8811 	msr	BASEPRI, r3
  4013c4:	f3bf 8f6f 	isb	sy
  4013c8:	f3bf 8f4f 	dsb	sy
  4013cc:	b662      	cpsie	i
  4013ce:	e7fe      	b.n	4013ce <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  4013d0:	4b10      	ldr	r3, [pc, #64]	; (401414 <vTaskStartScheduler+0x78>)
  4013d2:	4798      	blx	r3
	if( xReturn == pdPASS )
  4013d4:	2801      	cmp	r0, #1
  4013d6:	d1ef      	bne.n	4013b8 <vTaskStartScheduler+0x1c>
  4013d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4013dc:	b672      	cpsid	i
  4013de:	f383 8811 	msr	BASEPRI, r3
  4013e2:	f3bf 8f6f 	isb	sy
  4013e6:	f3bf 8f4f 	dsb	sy
  4013ea:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4013ec:	f04f 32ff 	mov.w	r2, #4294967295
  4013f0:	4b09      	ldr	r3, [pc, #36]	; (401418 <vTaskStartScheduler+0x7c>)
  4013f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4013f4:	2201      	movs	r2, #1
  4013f6:	4b09      	ldr	r3, [pc, #36]	; (40141c <vTaskStartScheduler+0x80>)
  4013f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  4013fa:	2200      	movs	r2, #0
  4013fc:	4b08      	ldr	r3, [pc, #32]	; (401420 <vTaskStartScheduler+0x84>)
  4013fe:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  401400:	4b08      	ldr	r3, [pc, #32]	; (401424 <vTaskStartScheduler+0x88>)
  401402:	4798      	blx	r3
}
  401404:	b004      	add	sp, #16
  401406:	bd10      	pop	{r4, pc}
  401408:	0040cb80 	.word	0x0040cb80
  40140c:	00401741 	.word	0x00401741
  401410:	00401169 	.word	0x00401169
  401414:	00401d81 	.word	0x00401d81
  401418:	2040c2ac 	.word	0x2040c2ac
  40141c:	2040c2c8 	.word	0x2040c2c8
  401420:	2040c2f4 	.word	0x2040c2f4
  401424:	00400705 	.word	0x00400705

00401428 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  401428:	4a02      	ldr	r2, [pc, #8]	; (401434 <vTaskSuspendAll+0xc>)
  40142a:	6813      	ldr	r3, [r2, #0]
  40142c:	3301      	adds	r3, #1
  40142e:	6013      	str	r3, [r2, #0]
  401430:	4770      	bx	lr
  401432:	bf00      	nop
  401434:	2040c274 	.word	0x2040c274

00401438 <xTaskGetTickCount>:
		xTicks = xTickCount;
  401438:	4b01      	ldr	r3, [pc, #4]	; (401440 <xTaskGetTickCount+0x8>)
  40143a:	6818      	ldr	r0, [r3, #0]
}
  40143c:	4770      	bx	lr
  40143e:	bf00      	nop
  401440:	2040c2f4 	.word	0x2040c2f4

00401444 <xTaskIncrementTick>:
{
  401444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401448:	4b42      	ldr	r3, [pc, #264]	; (401554 <xTaskIncrementTick+0x110>)
  40144a:	681b      	ldr	r3, [r3, #0]
  40144c:	2b00      	cmp	r3, #0
  40144e:	d178      	bne.n	401542 <xTaskIncrementTick+0xfe>
		++xTickCount;
  401450:	4b41      	ldr	r3, [pc, #260]	; (401558 <xTaskIncrementTick+0x114>)
  401452:	681a      	ldr	r2, [r3, #0]
  401454:	3201      	adds	r2, #1
  401456:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  401458:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  40145a:	b9d6      	cbnz	r6, 401492 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  40145c:	4b3f      	ldr	r3, [pc, #252]	; (40155c <xTaskIncrementTick+0x118>)
  40145e:	681b      	ldr	r3, [r3, #0]
  401460:	681b      	ldr	r3, [r3, #0]
  401462:	b153      	cbz	r3, 40147a <xTaskIncrementTick+0x36>
  401464:	f04f 0380 	mov.w	r3, #128	; 0x80
  401468:	b672      	cpsid	i
  40146a:	f383 8811 	msr	BASEPRI, r3
  40146e:	f3bf 8f6f 	isb	sy
  401472:	f3bf 8f4f 	dsb	sy
  401476:	b662      	cpsie	i
  401478:	e7fe      	b.n	401478 <xTaskIncrementTick+0x34>
  40147a:	4a38      	ldr	r2, [pc, #224]	; (40155c <xTaskIncrementTick+0x118>)
  40147c:	6811      	ldr	r1, [r2, #0]
  40147e:	4b38      	ldr	r3, [pc, #224]	; (401560 <xTaskIncrementTick+0x11c>)
  401480:	6818      	ldr	r0, [r3, #0]
  401482:	6010      	str	r0, [r2, #0]
  401484:	6019      	str	r1, [r3, #0]
  401486:	4a37      	ldr	r2, [pc, #220]	; (401564 <xTaskIncrementTick+0x120>)
  401488:	6813      	ldr	r3, [r2, #0]
  40148a:	3301      	adds	r3, #1
  40148c:	6013      	str	r3, [r2, #0]
  40148e:	4b36      	ldr	r3, [pc, #216]	; (401568 <xTaskIncrementTick+0x124>)
  401490:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  401492:	4b36      	ldr	r3, [pc, #216]	; (40156c <xTaskIncrementTick+0x128>)
  401494:	681b      	ldr	r3, [r3, #0]
  401496:	429e      	cmp	r6, r3
  401498:	d218      	bcs.n	4014cc <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40149a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  40149c:	4b34      	ldr	r3, [pc, #208]	; (401570 <xTaskIncrementTick+0x12c>)
  40149e:	681b      	ldr	r3, [r3, #0]
  4014a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4014a2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4014a6:	4a33      	ldr	r2, [pc, #204]	; (401574 <xTaskIncrementTick+0x130>)
  4014a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  4014ac:	2b02      	cmp	r3, #2
  4014ae:	bf28      	it	cs
  4014b0:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4014b2:	4b31      	ldr	r3, [pc, #196]	; (401578 <xTaskIncrementTick+0x134>)
  4014b4:	681b      	ldr	r3, [r3, #0]
  4014b6:	b90b      	cbnz	r3, 4014bc <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4014b8:	4b30      	ldr	r3, [pc, #192]	; (40157c <xTaskIncrementTick+0x138>)
  4014ba:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  4014bc:	4b30      	ldr	r3, [pc, #192]	; (401580 <xTaskIncrementTick+0x13c>)
  4014be:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  4014c0:	2b00      	cmp	r3, #0
}
  4014c2:	bf0c      	ite	eq
  4014c4:	4620      	moveq	r0, r4
  4014c6:	2001      	movne	r0, #1
  4014c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4014cc:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4014ce:	f8df 908c 	ldr.w	r9, [pc, #140]	; 40155c <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4014d2:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 40158c <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  4014d6:	4f2b      	ldr	r7, [pc, #172]	; (401584 <xTaskIncrementTick+0x140>)
  4014d8:	e01f      	b.n	40151a <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  4014da:	f04f 32ff 	mov.w	r2, #4294967295
  4014de:	4b23      	ldr	r3, [pc, #140]	; (40156c <xTaskIncrementTick+0x128>)
  4014e0:	601a      	str	r2, [r3, #0]
						break;
  4014e2:	e7db      	b.n	40149c <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4014e4:	4a21      	ldr	r2, [pc, #132]	; (40156c <xTaskIncrementTick+0x128>)
  4014e6:	6013      	str	r3, [r2, #0]
							break;
  4014e8:	e7d8      	b.n	40149c <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4014ea:	f105 0018 	add.w	r0, r5, #24
  4014ee:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  4014f0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4014f2:	683a      	ldr	r2, [r7, #0]
  4014f4:	2301      	movs	r3, #1
  4014f6:	4083      	lsls	r3, r0
  4014f8:	4313      	orrs	r3, r2
  4014fa:	603b      	str	r3, [r7, #0]
  4014fc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401500:	4651      	mov	r1, sl
  401502:	4b1c      	ldr	r3, [pc, #112]	; (401574 <xTaskIncrementTick+0x130>)
  401504:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401508:	4b1f      	ldr	r3, [pc, #124]	; (401588 <xTaskIncrementTick+0x144>)
  40150a:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40150c:	4b18      	ldr	r3, [pc, #96]	; (401570 <xTaskIncrementTick+0x12c>)
  40150e:	681b      	ldr	r3, [r3, #0]
  401510:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  401514:	429a      	cmp	r2, r3
  401516:	bf28      	it	cs
  401518:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40151a:	f8d9 3000 	ldr.w	r3, [r9]
  40151e:	681b      	ldr	r3, [r3, #0]
  401520:	2b00      	cmp	r3, #0
  401522:	d0da      	beq.n	4014da <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  401524:	f8d9 3000 	ldr.w	r3, [r9]
  401528:	68db      	ldr	r3, [r3, #12]
  40152a:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40152c:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40152e:	429e      	cmp	r6, r3
  401530:	d3d8      	bcc.n	4014e4 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  401532:	f105 0a04 	add.w	sl, r5, #4
  401536:	4650      	mov	r0, sl
  401538:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40153a:	6aab      	ldr	r3, [r5, #40]	; 0x28
  40153c:	2b00      	cmp	r3, #0
  40153e:	d1d4      	bne.n	4014ea <xTaskIncrementTick+0xa6>
  401540:	e7d6      	b.n	4014f0 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  401542:	4a0d      	ldr	r2, [pc, #52]	; (401578 <xTaskIncrementTick+0x134>)
  401544:	6813      	ldr	r3, [r2, #0]
  401546:	3301      	adds	r3, #1
  401548:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  40154a:	4b0c      	ldr	r3, [pc, #48]	; (40157c <xTaskIncrementTick+0x138>)
  40154c:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  40154e:	2400      	movs	r4, #0
  401550:	e7b4      	b.n	4014bc <xTaskIncrementTick+0x78>
  401552:	bf00      	nop
  401554:	2040c274 	.word	0x2040c274
  401558:	2040c2f4 	.word	0x2040c2f4
  40155c:	2040c200 	.word	0x2040c200
  401560:	2040c204 	.word	0x2040c204
  401564:	2040c2b0 	.word	0x2040c2b0
  401568:	004010e5 	.word	0x004010e5
  40156c:	2040c2ac 	.word	0x2040c2ac
  401570:	2040c1fc 	.word	0x2040c1fc
  401574:	2040c208 	.word	0x2040c208
  401578:	2040c270 	.word	0x2040c270
  40157c:	00406545 	.word	0x00406545
  401580:	2040c2f8 	.word	0x2040c2f8
  401584:	2040c280 	.word	0x2040c280
  401588:	004004a1 	.word	0x004004a1
  40158c:	004004ed 	.word	0x004004ed

00401590 <xTaskResumeAll>:
{
  401590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  401594:	4b38      	ldr	r3, [pc, #224]	; (401678 <xTaskResumeAll+0xe8>)
  401596:	681b      	ldr	r3, [r3, #0]
  401598:	b953      	cbnz	r3, 4015b0 <xTaskResumeAll+0x20>
  40159a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40159e:	b672      	cpsid	i
  4015a0:	f383 8811 	msr	BASEPRI, r3
  4015a4:	f3bf 8f6f 	isb	sy
  4015a8:	f3bf 8f4f 	dsb	sy
  4015ac:	b662      	cpsie	i
  4015ae:	e7fe      	b.n	4015ae <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  4015b0:	4b32      	ldr	r3, [pc, #200]	; (40167c <xTaskResumeAll+0xec>)
  4015b2:	4798      	blx	r3
		--uxSchedulerSuspended;
  4015b4:	4b30      	ldr	r3, [pc, #192]	; (401678 <xTaskResumeAll+0xe8>)
  4015b6:	681a      	ldr	r2, [r3, #0]
  4015b8:	3a01      	subs	r2, #1
  4015ba:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4015bc:	681b      	ldr	r3, [r3, #0]
  4015be:	2b00      	cmp	r3, #0
  4015c0:	d155      	bne.n	40166e <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4015c2:	4b2f      	ldr	r3, [pc, #188]	; (401680 <xTaskResumeAll+0xf0>)
  4015c4:	681b      	ldr	r3, [r3, #0]
  4015c6:	2b00      	cmp	r3, #0
  4015c8:	d132      	bne.n	401630 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  4015ca:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4015cc:	4b2d      	ldr	r3, [pc, #180]	; (401684 <xTaskResumeAll+0xf4>)
  4015ce:	4798      	blx	r3
}
  4015d0:	4620      	mov	r0, r4
  4015d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4015d6:	68fb      	ldr	r3, [r7, #12]
  4015d8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4015da:	f104 0018 	add.w	r0, r4, #24
  4015de:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4015e0:	f104 0804 	add.w	r8, r4, #4
  4015e4:	4640      	mov	r0, r8
  4015e6:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4015e8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4015ea:	682a      	ldr	r2, [r5, #0]
  4015ec:	2301      	movs	r3, #1
  4015ee:	4083      	lsls	r3, r0
  4015f0:	4313      	orrs	r3, r2
  4015f2:	602b      	str	r3, [r5, #0]
  4015f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4015f8:	4641      	mov	r1, r8
  4015fa:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  4015fe:	4b22      	ldr	r3, [pc, #136]	; (401688 <xTaskResumeAll+0xf8>)
  401600:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  401602:	4b22      	ldr	r3, [pc, #136]	; (40168c <xTaskResumeAll+0xfc>)
  401604:	681b      	ldr	r3, [r3, #0]
  401606:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  401608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40160a:	429a      	cmp	r2, r3
  40160c:	d20c      	bcs.n	401628 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  40160e:	683b      	ldr	r3, [r7, #0]
  401610:	2b00      	cmp	r3, #0
  401612:	d1e0      	bne.n	4015d6 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  401614:	4b1e      	ldr	r3, [pc, #120]	; (401690 <xTaskResumeAll+0x100>)
  401616:	681b      	ldr	r3, [r3, #0]
  401618:	b1db      	cbz	r3, 401652 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40161a:	4b1d      	ldr	r3, [pc, #116]	; (401690 <xTaskResumeAll+0x100>)
  40161c:	681b      	ldr	r3, [r3, #0]
  40161e:	b1c3      	cbz	r3, 401652 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  401620:	4e1c      	ldr	r6, [pc, #112]	; (401694 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  401622:	4d1d      	ldr	r5, [pc, #116]	; (401698 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  401624:	4c1a      	ldr	r4, [pc, #104]	; (401690 <xTaskResumeAll+0x100>)
  401626:	e00e      	b.n	401646 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  401628:	2201      	movs	r2, #1
  40162a:	4b1b      	ldr	r3, [pc, #108]	; (401698 <xTaskResumeAll+0x108>)
  40162c:	601a      	str	r2, [r3, #0]
  40162e:	e7ee      	b.n	40160e <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  401630:	4f1a      	ldr	r7, [pc, #104]	; (40169c <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  401632:	4e1b      	ldr	r6, [pc, #108]	; (4016a0 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  401634:	4d1b      	ldr	r5, [pc, #108]	; (4016a4 <xTaskResumeAll+0x114>)
  401636:	f8df 9074 	ldr.w	r9, [pc, #116]	; 4016ac <xTaskResumeAll+0x11c>
  40163a:	e7e8      	b.n	40160e <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  40163c:	6823      	ldr	r3, [r4, #0]
  40163e:	3b01      	subs	r3, #1
  401640:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  401642:	6823      	ldr	r3, [r4, #0]
  401644:	b12b      	cbz	r3, 401652 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  401646:	47b0      	blx	r6
  401648:	2800      	cmp	r0, #0
  40164a:	d0f7      	beq.n	40163c <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  40164c:	2301      	movs	r3, #1
  40164e:	602b      	str	r3, [r5, #0]
  401650:	e7f4      	b.n	40163c <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  401652:	4b11      	ldr	r3, [pc, #68]	; (401698 <xTaskResumeAll+0x108>)
  401654:	681b      	ldr	r3, [r3, #0]
  401656:	2b01      	cmp	r3, #1
  401658:	d10b      	bne.n	401672 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  40165a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40165e:	4b12      	ldr	r3, [pc, #72]	; (4016a8 <xTaskResumeAll+0x118>)
  401660:	601a      	str	r2, [r3, #0]
  401662:	f3bf 8f4f 	dsb	sy
  401666:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  40166a:	2401      	movs	r4, #1
  40166c:	e7ae      	b.n	4015cc <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  40166e:	2400      	movs	r4, #0
  401670:	e7ac      	b.n	4015cc <xTaskResumeAll+0x3c>
  401672:	2400      	movs	r4, #0
  401674:	e7aa      	b.n	4015cc <xTaskResumeAll+0x3c>
  401676:	bf00      	nop
  401678:	2040c274 	.word	0x2040c274
  40167c:	004005d1 	.word	0x004005d1
  401680:	2040c26c 	.word	0x2040c26c
  401684:	0040061d 	.word	0x0040061d
  401688:	004004a1 	.word	0x004004a1
  40168c:	2040c1fc 	.word	0x2040c1fc
  401690:	2040c270 	.word	0x2040c270
  401694:	00401445 	.word	0x00401445
  401698:	2040c2f8 	.word	0x2040c2f8
  40169c:	2040c2b4 	.word	0x2040c2b4
  4016a0:	004004ed 	.word	0x004004ed
  4016a4:	2040c280 	.word	0x2040c280
  4016a8:	e000ed04 	.word	0xe000ed04
  4016ac:	2040c208 	.word	0x2040c208

004016b0 <vTaskDelay>:
	{
  4016b0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  4016b2:	2800      	cmp	r0, #0
  4016b4:	d029      	beq.n	40170a <vTaskDelay+0x5a>
  4016b6:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  4016b8:	4b18      	ldr	r3, [pc, #96]	; (40171c <vTaskDelay+0x6c>)
  4016ba:	681b      	ldr	r3, [r3, #0]
  4016bc:	b153      	cbz	r3, 4016d4 <vTaskDelay+0x24>
  4016be:	f04f 0380 	mov.w	r3, #128	; 0x80
  4016c2:	b672      	cpsid	i
  4016c4:	f383 8811 	msr	BASEPRI, r3
  4016c8:	f3bf 8f6f 	isb	sy
  4016cc:	f3bf 8f4f 	dsb	sy
  4016d0:	b662      	cpsie	i
  4016d2:	e7fe      	b.n	4016d2 <vTaskDelay+0x22>
			vTaskSuspendAll();
  4016d4:	4b12      	ldr	r3, [pc, #72]	; (401720 <vTaskDelay+0x70>)
  4016d6:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  4016d8:	4b12      	ldr	r3, [pc, #72]	; (401724 <vTaskDelay+0x74>)
  4016da:	681b      	ldr	r3, [r3, #0]
  4016dc:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4016de:	4b12      	ldr	r3, [pc, #72]	; (401728 <vTaskDelay+0x78>)
  4016e0:	6818      	ldr	r0, [r3, #0]
  4016e2:	3004      	adds	r0, #4
  4016e4:	4b11      	ldr	r3, [pc, #68]	; (40172c <vTaskDelay+0x7c>)
  4016e6:	4798      	blx	r3
  4016e8:	b948      	cbnz	r0, 4016fe <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4016ea:	4b0f      	ldr	r3, [pc, #60]	; (401728 <vTaskDelay+0x78>)
  4016ec:	681a      	ldr	r2, [r3, #0]
  4016ee:	4910      	ldr	r1, [pc, #64]	; (401730 <vTaskDelay+0x80>)
  4016f0:	680b      	ldr	r3, [r1, #0]
  4016f2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4016f4:	2201      	movs	r2, #1
  4016f6:	4082      	lsls	r2, r0
  4016f8:	ea23 0302 	bic.w	r3, r3, r2
  4016fc:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4016fe:	4620      	mov	r0, r4
  401700:	4b0c      	ldr	r3, [pc, #48]	; (401734 <vTaskDelay+0x84>)
  401702:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  401704:	4b0c      	ldr	r3, [pc, #48]	; (401738 <vTaskDelay+0x88>)
  401706:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  401708:	b938      	cbnz	r0, 40171a <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  40170a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40170e:	4b0b      	ldr	r3, [pc, #44]	; (40173c <vTaskDelay+0x8c>)
  401710:	601a      	str	r2, [r3, #0]
  401712:	f3bf 8f4f 	dsb	sy
  401716:	f3bf 8f6f 	isb	sy
  40171a:	bd10      	pop	{r4, pc}
  40171c:	2040c274 	.word	0x2040c274
  401720:	00401429 	.word	0x00401429
  401724:	2040c2f4 	.word	0x2040c2f4
  401728:	2040c1fc 	.word	0x2040c1fc
  40172c:	004004ed 	.word	0x004004ed
  401730:	2040c280 	.word	0x2040c280
  401734:	00401111 	.word	0x00401111
  401738:	00401591 	.word	0x00401591
  40173c:	e000ed04 	.word	0xe000ed04

00401740 <prvIdleTask>:
{
  401740:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  401742:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4017cc <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  401746:	4e19      	ldr	r6, [pc, #100]	; (4017ac <prvIdleTask+0x6c>)
				taskYIELD();
  401748:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4017d0 <prvIdleTask+0x90>
  40174c:	e02a      	b.n	4017a4 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  40174e:	4b18      	ldr	r3, [pc, #96]	; (4017b0 <prvIdleTask+0x70>)
  401750:	681b      	ldr	r3, [r3, #0]
  401752:	2b01      	cmp	r3, #1
  401754:	d81e      	bhi.n	401794 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  401756:	682b      	ldr	r3, [r5, #0]
  401758:	2b00      	cmp	r3, #0
  40175a:	d0f8      	beq.n	40174e <prvIdleTask+0xe>
			vTaskSuspendAll();
  40175c:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40175e:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  401760:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  401762:	2c00      	cmp	r4, #0
  401764:	d0f7      	beq.n	401756 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  401766:	4b13      	ldr	r3, [pc, #76]	; (4017b4 <prvIdleTask+0x74>)
  401768:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  40176a:	68f3      	ldr	r3, [r6, #12]
  40176c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40176e:	1d20      	adds	r0, r4, #4
  401770:	4b11      	ldr	r3, [pc, #68]	; (4017b8 <prvIdleTask+0x78>)
  401772:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  401774:	4a11      	ldr	r2, [pc, #68]	; (4017bc <prvIdleTask+0x7c>)
  401776:	6813      	ldr	r3, [r2, #0]
  401778:	3b01      	subs	r3, #1
  40177a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  40177c:	682b      	ldr	r3, [r5, #0]
  40177e:	3b01      	subs	r3, #1
  401780:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  401782:	4b0f      	ldr	r3, [pc, #60]	; (4017c0 <prvIdleTask+0x80>)
  401784:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  401786:	6b20      	ldr	r0, [r4, #48]	; 0x30
  401788:	f8df a048 	ldr.w	sl, [pc, #72]	; 4017d4 <prvIdleTask+0x94>
  40178c:	47d0      	blx	sl
		vPortFree( pxTCB );
  40178e:	4620      	mov	r0, r4
  401790:	47d0      	blx	sl
  401792:	e7e0      	b.n	401756 <prvIdleTask+0x16>
				taskYIELD();
  401794:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401798:	f8c9 3000 	str.w	r3, [r9]
  40179c:	f3bf 8f4f 	dsb	sy
  4017a0:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4017a4:	4d07      	ldr	r5, [pc, #28]	; (4017c4 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  4017a6:	4f08      	ldr	r7, [pc, #32]	; (4017c8 <prvIdleTask+0x88>)
  4017a8:	e7d5      	b.n	401756 <prvIdleTask+0x16>
  4017aa:	bf00      	nop
  4017ac:	2040c2e0 	.word	0x2040c2e0
  4017b0:	2040c208 	.word	0x2040c208
  4017b4:	004005d1 	.word	0x004005d1
  4017b8:	004004ed 	.word	0x004004ed
  4017bc:	2040c26c 	.word	0x2040c26c
  4017c0:	0040061d 	.word	0x0040061d
  4017c4:	2040c27c 	.word	0x2040c27c
  4017c8:	00401591 	.word	0x00401591
  4017cc:	00401429 	.word	0x00401429
  4017d0:	e000ed04 	.word	0xe000ed04
  4017d4:	0040089d 	.word	0x0040089d

004017d8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  4017d8:	4b2d      	ldr	r3, [pc, #180]	; (401890 <vTaskSwitchContext+0xb8>)
  4017da:	681b      	ldr	r3, [r3, #0]
  4017dc:	2b00      	cmp	r3, #0
  4017de:	d12c      	bne.n	40183a <vTaskSwitchContext+0x62>
{
  4017e0:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  4017e2:	2200      	movs	r2, #0
  4017e4:	4b2b      	ldr	r3, [pc, #172]	; (401894 <vTaskSwitchContext+0xbc>)
  4017e6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  4017e8:	4b2b      	ldr	r3, [pc, #172]	; (401898 <vTaskSwitchContext+0xc0>)
  4017ea:	681b      	ldr	r3, [r3, #0]
  4017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017ee:	681a      	ldr	r2, [r3, #0]
  4017f0:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4017f4:	d103      	bne.n	4017fe <vTaskSwitchContext+0x26>
  4017f6:	685a      	ldr	r2, [r3, #4]
  4017f8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4017fc:	d021      	beq.n	401842 <vTaskSwitchContext+0x6a>
  4017fe:	4b26      	ldr	r3, [pc, #152]	; (401898 <vTaskSwitchContext+0xc0>)
  401800:	6818      	ldr	r0, [r3, #0]
  401802:	6819      	ldr	r1, [r3, #0]
  401804:	3134      	adds	r1, #52	; 0x34
  401806:	4b25      	ldr	r3, [pc, #148]	; (40189c <vTaskSwitchContext+0xc4>)
  401808:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40180a:	4b25      	ldr	r3, [pc, #148]	; (4018a0 <vTaskSwitchContext+0xc8>)
  40180c:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  40180e:	fab3 f383 	clz	r3, r3
  401812:	b2db      	uxtb	r3, r3
  401814:	f1c3 031f 	rsb	r3, r3, #31
  401818:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40181c:	4a21      	ldr	r2, [pc, #132]	; (4018a4 <vTaskSwitchContext+0xcc>)
  40181e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401822:	b9ba      	cbnz	r2, 401854 <vTaskSwitchContext+0x7c>
	__asm volatile
  401824:	f04f 0380 	mov.w	r3, #128	; 0x80
  401828:	b672      	cpsid	i
  40182a:	f383 8811 	msr	BASEPRI, r3
  40182e:	f3bf 8f6f 	isb	sy
  401832:	f3bf 8f4f 	dsb	sy
  401836:	b662      	cpsie	i
  401838:	e7fe      	b.n	401838 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  40183a:	2201      	movs	r2, #1
  40183c:	4b15      	ldr	r3, [pc, #84]	; (401894 <vTaskSwitchContext+0xbc>)
  40183e:	601a      	str	r2, [r3, #0]
  401840:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  401842:	689a      	ldr	r2, [r3, #8]
  401844:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  401848:	d1d9      	bne.n	4017fe <vTaskSwitchContext+0x26>
  40184a:	68db      	ldr	r3, [r3, #12]
  40184c:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  401850:	d1d5      	bne.n	4017fe <vTaskSwitchContext+0x26>
  401852:	e7da      	b.n	40180a <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  401854:	4a13      	ldr	r2, [pc, #76]	; (4018a4 <vTaskSwitchContext+0xcc>)
  401856:	0099      	lsls	r1, r3, #2
  401858:	18c8      	adds	r0, r1, r3
  40185a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  40185e:	6844      	ldr	r4, [r0, #4]
  401860:	6864      	ldr	r4, [r4, #4]
  401862:	6044      	str	r4, [r0, #4]
  401864:	4419      	add	r1, r3
  401866:	4602      	mov	r2, r0
  401868:	3208      	adds	r2, #8
  40186a:	4294      	cmp	r4, r2
  40186c:	d009      	beq.n	401882 <vTaskSwitchContext+0xaa>
  40186e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  401872:	4a0c      	ldr	r2, [pc, #48]	; (4018a4 <vTaskSwitchContext+0xcc>)
  401874:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  401878:	685b      	ldr	r3, [r3, #4]
  40187a:	68da      	ldr	r2, [r3, #12]
  40187c:	4b06      	ldr	r3, [pc, #24]	; (401898 <vTaskSwitchContext+0xc0>)
  40187e:	601a      	str	r2, [r3, #0]
  401880:	bd10      	pop	{r4, pc}
  401882:	6860      	ldr	r0, [r4, #4]
  401884:	4a07      	ldr	r2, [pc, #28]	; (4018a4 <vTaskSwitchContext+0xcc>)
  401886:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40188a:	6050      	str	r0, [r2, #4]
  40188c:	e7ef      	b.n	40186e <vTaskSwitchContext+0x96>
  40188e:	bf00      	nop
  401890:	2040c274 	.word	0x2040c274
  401894:	2040c2f8 	.word	0x2040c2f8
  401898:	2040c1fc 	.word	0x2040c1fc
  40189c:	0040652d 	.word	0x0040652d
  4018a0:	2040c280 	.word	0x2040c280
  4018a4:	2040c208 	.word	0x2040c208

004018a8 <vTaskPlaceOnEventList>:
{
  4018a8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  4018aa:	b1e0      	cbz	r0, 4018e6 <vTaskPlaceOnEventList+0x3e>
  4018ac:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  4018ae:	4d17      	ldr	r5, [pc, #92]	; (40190c <vTaskPlaceOnEventList+0x64>)
  4018b0:	6829      	ldr	r1, [r5, #0]
  4018b2:	3118      	adds	r1, #24
  4018b4:	4b16      	ldr	r3, [pc, #88]	; (401910 <vTaskPlaceOnEventList+0x68>)
  4018b6:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4018b8:	6828      	ldr	r0, [r5, #0]
  4018ba:	3004      	adds	r0, #4
  4018bc:	4b15      	ldr	r3, [pc, #84]	; (401914 <vTaskPlaceOnEventList+0x6c>)
  4018be:	4798      	blx	r3
  4018c0:	b940      	cbnz	r0, 4018d4 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4018c2:	682a      	ldr	r2, [r5, #0]
  4018c4:	4914      	ldr	r1, [pc, #80]	; (401918 <vTaskPlaceOnEventList+0x70>)
  4018c6:	680b      	ldr	r3, [r1, #0]
  4018c8:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4018ca:	2201      	movs	r2, #1
  4018cc:	4082      	lsls	r2, r0
  4018ce:	ea23 0302 	bic.w	r3, r3, r2
  4018d2:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  4018d4:	f1b4 3fff 	cmp.w	r4, #4294967295
  4018d8:	d010      	beq.n	4018fc <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  4018da:	4b10      	ldr	r3, [pc, #64]	; (40191c <vTaskPlaceOnEventList+0x74>)
  4018dc:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4018de:	4420      	add	r0, r4
  4018e0:	4b0f      	ldr	r3, [pc, #60]	; (401920 <vTaskPlaceOnEventList+0x78>)
  4018e2:	4798      	blx	r3
  4018e4:	bd38      	pop	{r3, r4, r5, pc}
  4018e6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018ea:	b672      	cpsid	i
  4018ec:	f383 8811 	msr	BASEPRI, r3
  4018f0:	f3bf 8f6f 	isb	sy
  4018f4:	f3bf 8f4f 	dsb	sy
  4018f8:	b662      	cpsie	i
  4018fa:	e7fe      	b.n	4018fa <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4018fc:	4b03      	ldr	r3, [pc, #12]	; (40190c <vTaskPlaceOnEventList+0x64>)
  4018fe:	6819      	ldr	r1, [r3, #0]
  401900:	3104      	adds	r1, #4
  401902:	4808      	ldr	r0, [pc, #32]	; (401924 <vTaskPlaceOnEventList+0x7c>)
  401904:	4b08      	ldr	r3, [pc, #32]	; (401928 <vTaskPlaceOnEventList+0x80>)
  401906:	4798      	blx	r3
  401908:	bd38      	pop	{r3, r4, r5, pc}
  40190a:	bf00      	nop
  40190c:	2040c1fc 	.word	0x2040c1fc
  401910:	004004b9 	.word	0x004004b9
  401914:	004004ed 	.word	0x004004ed
  401918:	2040c280 	.word	0x2040c280
  40191c:	2040c2f4 	.word	0x2040c2f4
  401920:	00401111 	.word	0x00401111
  401924:	2040c2cc 	.word	0x2040c2cc
  401928:	004004a1 	.word	0x004004a1

0040192c <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  40192c:	b1e8      	cbz	r0, 40196a <vTaskPlaceOnEventListRestricted+0x3e>
	{
  40192e:	b570      	push	{r4, r5, r6, lr}
  401930:	4615      	mov	r5, r2
  401932:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  401934:	4e16      	ldr	r6, [pc, #88]	; (401990 <vTaskPlaceOnEventListRestricted+0x64>)
  401936:	6831      	ldr	r1, [r6, #0]
  401938:	3118      	adds	r1, #24
  40193a:	4b16      	ldr	r3, [pc, #88]	; (401994 <vTaskPlaceOnEventListRestricted+0x68>)
  40193c:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40193e:	6830      	ldr	r0, [r6, #0]
  401940:	3004      	adds	r0, #4
  401942:	4b15      	ldr	r3, [pc, #84]	; (401998 <vTaskPlaceOnEventListRestricted+0x6c>)
  401944:	4798      	blx	r3
  401946:	b940      	cbnz	r0, 40195a <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  401948:	6832      	ldr	r2, [r6, #0]
  40194a:	4914      	ldr	r1, [pc, #80]	; (40199c <vTaskPlaceOnEventListRestricted+0x70>)
  40194c:	680b      	ldr	r3, [r1, #0]
  40194e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  401950:	2201      	movs	r2, #1
  401952:	4082      	lsls	r2, r0
  401954:	ea23 0302 	bic.w	r3, r3, r2
  401958:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  40195a:	2d01      	cmp	r5, #1
  40195c:	d010      	beq.n	401980 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  40195e:	4b10      	ldr	r3, [pc, #64]	; (4019a0 <vTaskPlaceOnEventListRestricted+0x74>)
  401960:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  401962:	4420      	add	r0, r4
  401964:	4b0f      	ldr	r3, [pc, #60]	; (4019a4 <vTaskPlaceOnEventListRestricted+0x78>)
  401966:	4798      	blx	r3
  401968:	bd70      	pop	{r4, r5, r6, pc}
  40196a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40196e:	b672      	cpsid	i
  401970:	f383 8811 	msr	BASEPRI, r3
  401974:	f3bf 8f6f 	isb	sy
  401978:	f3bf 8f4f 	dsb	sy
  40197c:	b662      	cpsie	i
  40197e:	e7fe      	b.n	40197e <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  401980:	4b03      	ldr	r3, [pc, #12]	; (401990 <vTaskPlaceOnEventListRestricted+0x64>)
  401982:	6819      	ldr	r1, [r3, #0]
  401984:	3104      	adds	r1, #4
  401986:	4808      	ldr	r0, [pc, #32]	; (4019a8 <vTaskPlaceOnEventListRestricted+0x7c>)
  401988:	4b02      	ldr	r3, [pc, #8]	; (401994 <vTaskPlaceOnEventListRestricted+0x68>)
  40198a:	4798      	blx	r3
  40198c:	bd70      	pop	{r4, r5, r6, pc}
  40198e:	bf00      	nop
  401990:	2040c1fc 	.word	0x2040c1fc
  401994:	004004a1 	.word	0x004004a1
  401998:	004004ed 	.word	0x004004ed
  40199c:	2040c280 	.word	0x2040c280
  4019a0:	2040c2f4 	.word	0x2040c2f4
  4019a4:	00401111 	.word	0x00401111
  4019a8:	2040c2cc 	.word	0x2040c2cc

004019ac <xTaskRemoveFromEventList>:
{
  4019ac:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4019ae:	68c3      	ldr	r3, [r0, #12]
  4019b0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4019b2:	b324      	cbz	r4, 4019fe <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4019b4:	f104 0518 	add.w	r5, r4, #24
  4019b8:	4628      	mov	r0, r5
  4019ba:	4b1a      	ldr	r3, [pc, #104]	; (401a24 <xTaskRemoveFromEventList+0x78>)
  4019bc:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4019be:	4b1a      	ldr	r3, [pc, #104]	; (401a28 <xTaskRemoveFromEventList+0x7c>)
  4019c0:	681b      	ldr	r3, [r3, #0]
  4019c2:	bb3b      	cbnz	r3, 401a14 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4019c4:	1d25      	adds	r5, r4, #4
  4019c6:	4628      	mov	r0, r5
  4019c8:	4b16      	ldr	r3, [pc, #88]	; (401a24 <xTaskRemoveFromEventList+0x78>)
  4019ca:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4019cc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4019ce:	4a17      	ldr	r2, [pc, #92]	; (401a2c <xTaskRemoveFromEventList+0x80>)
  4019d0:	6811      	ldr	r1, [r2, #0]
  4019d2:	2301      	movs	r3, #1
  4019d4:	4083      	lsls	r3, r0
  4019d6:	430b      	orrs	r3, r1
  4019d8:	6013      	str	r3, [r2, #0]
  4019da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4019de:	4629      	mov	r1, r5
  4019e0:	4b13      	ldr	r3, [pc, #76]	; (401a30 <xTaskRemoveFromEventList+0x84>)
  4019e2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4019e6:	4b13      	ldr	r3, [pc, #76]	; (401a34 <xTaskRemoveFromEventList+0x88>)
  4019e8:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  4019ea:	4b13      	ldr	r3, [pc, #76]	; (401a38 <xTaskRemoveFromEventList+0x8c>)
  4019ec:	681b      	ldr	r3, [r3, #0]
  4019ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4019f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4019f2:	429a      	cmp	r2, r3
  4019f4:	d913      	bls.n	401a1e <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  4019f6:	2001      	movs	r0, #1
  4019f8:	4b10      	ldr	r3, [pc, #64]	; (401a3c <xTaskRemoveFromEventList+0x90>)
  4019fa:	6018      	str	r0, [r3, #0]
  4019fc:	bd38      	pop	{r3, r4, r5, pc}
  4019fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a02:	b672      	cpsid	i
  401a04:	f383 8811 	msr	BASEPRI, r3
  401a08:	f3bf 8f6f 	isb	sy
  401a0c:	f3bf 8f4f 	dsb	sy
  401a10:	b662      	cpsie	i
  401a12:	e7fe      	b.n	401a12 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  401a14:	4629      	mov	r1, r5
  401a16:	480a      	ldr	r0, [pc, #40]	; (401a40 <xTaskRemoveFromEventList+0x94>)
  401a18:	4b06      	ldr	r3, [pc, #24]	; (401a34 <xTaskRemoveFromEventList+0x88>)
  401a1a:	4798      	blx	r3
  401a1c:	e7e5      	b.n	4019ea <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  401a1e:	2000      	movs	r0, #0
}
  401a20:	bd38      	pop	{r3, r4, r5, pc}
  401a22:	bf00      	nop
  401a24:	004004ed 	.word	0x004004ed
  401a28:	2040c274 	.word	0x2040c274
  401a2c:	2040c280 	.word	0x2040c280
  401a30:	2040c208 	.word	0x2040c208
  401a34:	004004a1 	.word	0x004004a1
  401a38:	2040c1fc 	.word	0x2040c1fc
  401a3c:	2040c2f8 	.word	0x2040c2f8
  401a40:	2040c2b4 	.word	0x2040c2b4

00401a44 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  401a44:	b130      	cbz	r0, 401a54 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  401a46:	4a09      	ldr	r2, [pc, #36]	; (401a6c <vTaskSetTimeOutState+0x28>)
  401a48:	6812      	ldr	r2, [r2, #0]
  401a4a:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  401a4c:	4a08      	ldr	r2, [pc, #32]	; (401a70 <vTaskSetTimeOutState+0x2c>)
  401a4e:	6812      	ldr	r2, [r2, #0]
  401a50:	6042      	str	r2, [r0, #4]
  401a52:	4770      	bx	lr
  401a54:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a58:	b672      	cpsid	i
  401a5a:	f383 8811 	msr	BASEPRI, r3
  401a5e:	f3bf 8f6f 	isb	sy
  401a62:	f3bf 8f4f 	dsb	sy
  401a66:	b662      	cpsie	i
  401a68:	e7fe      	b.n	401a68 <vTaskSetTimeOutState+0x24>
  401a6a:	bf00      	nop
  401a6c:	2040c2b0 	.word	0x2040c2b0
  401a70:	2040c2f4 	.word	0x2040c2f4

00401a74 <xTaskCheckForTimeOut>:
{
  401a74:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  401a76:	b1c0      	cbz	r0, 401aaa <xTaskCheckForTimeOut+0x36>
  401a78:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  401a7a:	b309      	cbz	r1, 401ac0 <xTaskCheckForTimeOut+0x4c>
  401a7c:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401a7e:	4b1d      	ldr	r3, [pc, #116]	; (401af4 <xTaskCheckForTimeOut+0x80>)
  401a80:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  401a82:	4b1d      	ldr	r3, [pc, #116]	; (401af8 <xTaskCheckForTimeOut+0x84>)
  401a84:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  401a86:	682b      	ldr	r3, [r5, #0]
  401a88:	f1b3 3fff 	cmp.w	r3, #4294967295
  401a8c:	d02e      	beq.n	401aec <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  401a8e:	491b      	ldr	r1, [pc, #108]	; (401afc <xTaskCheckForTimeOut+0x88>)
  401a90:	6809      	ldr	r1, [r1, #0]
  401a92:	6820      	ldr	r0, [r4, #0]
  401a94:	4288      	cmp	r0, r1
  401a96:	d002      	beq.n	401a9e <xTaskCheckForTimeOut+0x2a>
  401a98:	6861      	ldr	r1, [r4, #4]
  401a9a:	428a      	cmp	r2, r1
  401a9c:	d228      	bcs.n	401af0 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  401a9e:	6861      	ldr	r1, [r4, #4]
  401aa0:	1a50      	subs	r0, r2, r1
  401aa2:	4283      	cmp	r3, r0
  401aa4:	d817      	bhi.n	401ad6 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  401aa6:	2401      	movs	r4, #1
  401aa8:	e01c      	b.n	401ae4 <xTaskCheckForTimeOut+0x70>
  401aaa:	f04f 0380 	mov.w	r3, #128	; 0x80
  401aae:	b672      	cpsid	i
  401ab0:	f383 8811 	msr	BASEPRI, r3
  401ab4:	f3bf 8f6f 	isb	sy
  401ab8:	f3bf 8f4f 	dsb	sy
  401abc:	b662      	cpsie	i
  401abe:	e7fe      	b.n	401abe <xTaskCheckForTimeOut+0x4a>
  401ac0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ac4:	b672      	cpsid	i
  401ac6:	f383 8811 	msr	BASEPRI, r3
  401aca:	f3bf 8f6f 	isb	sy
  401ace:	f3bf 8f4f 	dsb	sy
  401ad2:	b662      	cpsie	i
  401ad4:	e7fe      	b.n	401ad4 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  401ad6:	1a9b      	subs	r3, r3, r2
  401ad8:	440b      	add	r3, r1
  401ada:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  401adc:	4620      	mov	r0, r4
  401ade:	4b08      	ldr	r3, [pc, #32]	; (401b00 <xTaskCheckForTimeOut+0x8c>)
  401ae0:	4798      	blx	r3
			xReturn = pdFALSE;
  401ae2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  401ae4:	4b07      	ldr	r3, [pc, #28]	; (401b04 <xTaskCheckForTimeOut+0x90>)
  401ae6:	4798      	blx	r3
}
  401ae8:	4620      	mov	r0, r4
  401aea:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  401aec:	2400      	movs	r4, #0
  401aee:	e7f9      	b.n	401ae4 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  401af0:	2401      	movs	r4, #1
  401af2:	e7f7      	b.n	401ae4 <xTaskCheckForTimeOut+0x70>
  401af4:	004005d1 	.word	0x004005d1
  401af8:	2040c2f4 	.word	0x2040c2f4
  401afc:	2040c2b0 	.word	0x2040c2b0
  401b00:	00401a45 	.word	0x00401a45
  401b04:	0040061d 	.word	0x0040061d

00401b08 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  401b08:	2201      	movs	r2, #1
  401b0a:	4b01      	ldr	r3, [pc, #4]	; (401b10 <vTaskMissedYield+0x8>)
  401b0c:	601a      	str	r2, [r3, #0]
  401b0e:	4770      	bx	lr
  401b10:	2040c2f8 	.word	0x2040c2f8

00401b14 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  401b14:	4b05      	ldr	r3, [pc, #20]	; (401b2c <xTaskGetSchedulerState+0x18>)
  401b16:	681b      	ldr	r3, [r3, #0]
  401b18:	b133      	cbz	r3, 401b28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  401b1a:	4b05      	ldr	r3, [pc, #20]	; (401b30 <xTaskGetSchedulerState+0x1c>)
  401b1c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  401b1e:	2b00      	cmp	r3, #0
  401b20:	bf0c      	ite	eq
  401b22:	2002      	moveq	r0, #2
  401b24:	2000      	movne	r0, #0
  401b26:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  401b28:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  401b2a:	4770      	bx	lr
  401b2c:	2040c2c8 	.word	0x2040c2c8
  401b30:	2040c274 	.word	0x2040c274

00401b34 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  401b34:	2800      	cmp	r0, #0
  401b36:	d044      	beq.n	401bc2 <vTaskPriorityInherit+0x8e>
	{
  401b38:	b538      	push	{r3, r4, r5, lr}
  401b3a:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  401b3c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  401b3e:	4921      	ldr	r1, [pc, #132]	; (401bc4 <vTaskPriorityInherit+0x90>)
  401b40:	6809      	ldr	r1, [r1, #0]
  401b42:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401b44:	428a      	cmp	r2, r1
  401b46:	d214      	bcs.n	401b72 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  401b48:	6981      	ldr	r1, [r0, #24]
  401b4a:	2900      	cmp	r1, #0
  401b4c:	db05      	blt.n	401b5a <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401b4e:	491d      	ldr	r1, [pc, #116]	; (401bc4 <vTaskPriorityInherit+0x90>)
  401b50:	6809      	ldr	r1, [r1, #0]
  401b52:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  401b54:	f1c1 0105 	rsb	r1, r1, #5
  401b58:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  401b5a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401b5e:	491a      	ldr	r1, [pc, #104]	; (401bc8 <vTaskPriorityInherit+0x94>)
  401b60:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  401b64:	6961      	ldr	r1, [r4, #20]
  401b66:	4291      	cmp	r1, r2
  401b68:	d004      	beq.n	401b74 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401b6a:	4a16      	ldr	r2, [pc, #88]	; (401bc4 <vTaskPriorityInherit+0x90>)
  401b6c:	6812      	ldr	r2, [r2, #0]
  401b6e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  401b70:	62e2      	str	r2, [r4, #44]	; 0x2c
  401b72:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401b74:	1d25      	adds	r5, r4, #4
  401b76:	4628      	mov	r0, r5
  401b78:	4b14      	ldr	r3, [pc, #80]	; (401bcc <vTaskPriorityInherit+0x98>)
  401b7a:	4798      	blx	r3
  401b7c:	b970      	cbnz	r0, 401b9c <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  401b7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  401b80:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  401b84:	4a10      	ldr	r2, [pc, #64]	; (401bc8 <vTaskPriorityInherit+0x94>)
  401b86:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  401b8a:	b93a      	cbnz	r2, 401b9c <vTaskPriorityInherit+0x68>
  401b8c:	4810      	ldr	r0, [pc, #64]	; (401bd0 <vTaskPriorityInherit+0x9c>)
  401b8e:	6802      	ldr	r2, [r0, #0]
  401b90:	2101      	movs	r1, #1
  401b92:	fa01 f303 	lsl.w	r3, r1, r3
  401b96:	ea22 0303 	bic.w	r3, r2, r3
  401b9a:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  401b9c:	4b09      	ldr	r3, [pc, #36]	; (401bc4 <vTaskPriorityInherit+0x90>)
  401b9e:	681b      	ldr	r3, [r3, #0]
  401ba0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  401ba2:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  401ba4:	4a0a      	ldr	r2, [pc, #40]	; (401bd0 <vTaskPriorityInherit+0x9c>)
  401ba6:	6811      	ldr	r1, [r2, #0]
  401ba8:	2301      	movs	r3, #1
  401baa:	4083      	lsls	r3, r0
  401bac:	430b      	orrs	r3, r1
  401bae:	6013      	str	r3, [r2, #0]
  401bb0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401bb4:	4629      	mov	r1, r5
  401bb6:	4b04      	ldr	r3, [pc, #16]	; (401bc8 <vTaskPriorityInherit+0x94>)
  401bb8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401bbc:	4b05      	ldr	r3, [pc, #20]	; (401bd4 <vTaskPriorityInherit+0xa0>)
  401bbe:	4798      	blx	r3
  401bc0:	bd38      	pop	{r3, r4, r5, pc}
  401bc2:	4770      	bx	lr
  401bc4:	2040c1fc 	.word	0x2040c1fc
  401bc8:	2040c208 	.word	0x2040c208
  401bcc:	004004ed 	.word	0x004004ed
  401bd0:	2040c280 	.word	0x2040c280
  401bd4:	004004a1 	.word	0x004004a1

00401bd8 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  401bd8:	2800      	cmp	r0, #0
  401bda:	d04d      	beq.n	401c78 <xTaskPriorityDisinherit+0xa0>
	{
  401bdc:	b538      	push	{r3, r4, r5, lr}
  401bde:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  401be0:	4a27      	ldr	r2, [pc, #156]	; (401c80 <xTaskPriorityDisinherit+0xa8>)
  401be2:	6812      	ldr	r2, [r2, #0]
  401be4:	4290      	cmp	r0, r2
  401be6:	d00a      	beq.n	401bfe <xTaskPriorityDisinherit+0x26>
  401be8:	f04f 0380 	mov.w	r3, #128	; 0x80
  401bec:	b672      	cpsid	i
  401bee:	f383 8811 	msr	BASEPRI, r3
  401bf2:	f3bf 8f6f 	isb	sy
  401bf6:	f3bf 8f4f 	dsb	sy
  401bfa:	b662      	cpsie	i
  401bfc:	e7fe      	b.n	401bfc <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  401bfe:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  401c00:	b952      	cbnz	r2, 401c18 <xTaskPriorityDisinherit+0x40>
  401c02:	f04f 0380 	mov.w	r3, #128	; 0x80
  401c06:	b672      	cpsid	i
  401c08:	f383 8811 	msr	BASEPRI, r3
  401c0c:	f3bf 8f6f 	isb	sy
  401c10:	f3bf 8f4f 	dsb	sy
  401c14:	b662      	cpsie	i
  401c16:	e7fe      	b.n	401c16 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  401c18:	3a01      	subs	r2, #1
  401c1a:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  401c1c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  401c1e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  401c20:	4288      	cmp	r0, r1
  401c22:	d02b      	beq.n	401c7c <xTaskPriorityDisinherit+0xa4>
  401c24:	bb52      	cbnz	r2, 401c7c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  401c26:	1d25      	adds	r5, r4, #4
  401c28:	4628      	mov	r0, r5
  401c2a:	4b16      	ldr	r3, [pc, #88]	; (401c84 <xTaskPriorityDisinherit+0xac>)
  401c2c:	4798      	blx	r3
  401c2e:	b968      	cbnz	r0, 401c4c <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  401c30:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  401c32:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401c36:	4b14      	ldr	r3, [pc, #80]	; (401c88 <xTaskPriorityDisinherit+0xb0>)
  401c38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401c3c:	b933      	cbnz	r3, 401c4c <xTaskPriorityDisinherit+0x74>
  401c3e:	4813      	ldr	r0, [pc, #76]	; (401c8c <xTaskPriorityDisinherit+0xb4>)
  401c40:	6803      	ldr	r3, [r0, #0]
  401c42:	2201      	movs	r2, #1
  401c44:	408a      	lsls	r2, r1
  401c46:	ea23 0302 	bic.w	r3, r3, r2
  401c4a:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  401c4c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  401c4e:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401c50:	f1c0 0305 	rsb	r3, r0, #5
  401c54:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  401c56:	4a0d      	ldr	r2, [pc, #52]	; (401c8c <xTaskPriorityDisinherit+0xb4>)
  401c58:	6811      	ldr	r1, [r2, #0]
  401c5a:	2401      	movs	r4, #1
  401c5c:	fa04 f300 	lsl.w	r3, r4, r0
  401c60:	430b      	orrs	r3, r1
  401c62:	6013      	str	r3, [r2, #0]
  401c64:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401c68:	4629      	mov	r1, r5
  401c6a:	4b07      	ldr	r3, [pc, #28]	; (401c88 <xTaskPriorityDisinherit+0xb0>)
  401c6c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  401c70:	4b07      	ldr	r3, [pc, #28]	; (401c90 <xTaskPriorityDisinherit+0xb8>)
  401c72:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  401c74:	4620      	mov	r0, r4
  401c76:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  401c78:	2000      	movs	r0, #0
  401c7a:	4770      	bx	lr
  401c7c:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  401c7e:	bd38      	pop	{r3, r4, r5, pc}
  401c80:	2040c1fc 	.word	0x2040c1fc
  401c84:	004004ed 	.word	0x004004ed
  401c88:	2040c208 	.word	0x2040c208
  401c8c:	2040c280 	.word	0x2040c280
  401c90:	004004a1 	.word	0x004004a1

00401c94 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  401c94:	4b05      	ldr	r3, [pc, #20]	; (401cac <pvTaskIncrementMutexHeldCount+0x18>)
  401c96:	681b      	ldr	r3, [r3, #0]
  401c98:	b123      	cbz	r3, 401ca4 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  401c9a:	4b04      	ldr	r3, [pc, #16]	; (401cac <pvTaskIncrementMutexHeldCount+0x18>)
  401c9c:	681a      	ldr	r2, [r3, #0]
  401c9e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  401ca0:	3301      	adds	r3, #1
  401ca2:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  401ca4:	4b01      	ldr	r3, [pc, #4]	; (401cac <pvTaskIncrementMutexHeldCount+0x18>)
  401ca6:	6818      	ldr	r0, [r3, #0]
	}
  401ca8:	4770      	bx	lr
  401caa:	bf00      	nop
  401cac:	2040c1fc 	.word	0x2040c1fc

00401cb0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  401cb0:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  401cb2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401cb4:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  401cb6:	4291      	cmp	r1, r2
  401cb8:	d80c      	bhi.n	401cd4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  401cba:	1ad2      	subs	r2, r2, r3
  401cbc:	6983      	ldr	r3, [r0, #24]
  401cbe:	429a      	cmp	r2, r3
  401cc0:	d301      	bcc.n	401cc6 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  401cc2:	2001      	movs	r0, #1
  401cc4:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  401cc6:	1d01      	adds	r1, r0, #4
  401cc8:	4b09      	ldr	r3, [pc, #36]	; (401cf0 <prvInsertTimerInActiveList+0x40>)
  401cca:	6818      	ldr	r0, [r3, #0]
  401ccc:	4b09      	ldr	r3, [pc, #36]	; (401cf4 <prvInsertTimerInActiveList+0x44>)
  401cce:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  401cd0:	2000      	movs	r0, #0
  401cd2:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  401cd4:	429a      	cmp	r2, r3
  401cd6:	d203      	bcs.n	401ce0 <prvInsertTimerInActiveList+0x30>
  401cd8:	4299      	cmp	r1, r3
  401cda:	d301      	bcc.n	401ce0 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  401cdc:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  401cde:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401ce0:	1d01      	adds	r1, r0, #4
  401ce2:	4b05      	ldr	r3, [pc, #20]	; (401cf8 <prvInsertTimerInActiveList+0x48>)
  401ce4:	6818      	ldr	r0, [r3, #0]
  401ce6:	4b03      	ldr	r3, [pc, #12]	; (401cf4 <prvInsertTimerInActiveList+0x44>)
  401ce8:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  401cea:	2000      	movs	r0, #0
  401cec:	bd08      	pop	{r3, pc}
  401cee:	bf00      	nop
  401cf0:	2040c300 	.word	0x2040c300
  401cf4:	004004b9 	.word	0x004004b9
  401cf8:	2040c2fc 	.word	0x2040c2fc

00401cfc <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  401cfc:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  401cfe:	4b15      	ldr	r3, [pc, #84]	; (401d54 <prvCheckForValidListAndQueue+0x58>)
  401d00:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  401d02:	4b15      	ldr	r3, [pc, #84]	; (401d58 <prvCheckForValidListAndQueue+0x5c>)
  401d04:	681b      	ldr	r3, [r3, #0]
  401d06:	b113      	cbz	r3, 401d0e <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  401d08:	4b14      	ldr	r3, [pc, #80]	; (401d5c <prvCheckForValidListAndQueue+0x60>)
  401d0a:	4798      	blx	r3
  401d0c:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  401d0e:	4d14      	ldr	r5, [pc, #80]	; (401d60 <prvCheckForValidListAndQueue+0x64>)
  401d10:	4628      	mov	r0, r5
  401d12:	4e14      	ldr	r6, [pc, #80]	; (401d64 <prvCheckForValidListAndQueue+0x68>)
  401d14:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  401d16:	4c14      	ldr	r4, [pc, #80]	; (401d68 <prvCheckForValidListAndQueue+0x6c>)
  401d18:	4620      	mov	r0, r4
  401d1a:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  401d1c:	4b13      	ldr	r3, [pc, #76]	; (401d6c <prvCheckForValidListAndQueue+0x70>)
  401d1e:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  401d20:	4b13      	ldr	r3, [pc, #76]	; (401d70 <prvCheckForValidListAndQueue+0x74>)
  401d22:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  401d24:	2200      	movs	r2, #0
  401d26:	2110      	movs	r1, #16
  401d28:	2005      	movs	r0, #5
  401d2a:	4b12      	ldr	r3, [pc, #72]	; (401d74 <prvCheckForValidListAndQueue+0x78>)
  401d2c:	4798      	blx	r3
  401d2e:	4b0a      	ldr	r3, [pc, #40]	; (401d58 <prvCheckForValidListAndQueue+0x5c>)
  401d30:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  401d32:	b118      	cbz	r0, 401d3c <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  401d34:	4910      	ldr	r1, [pc, #64]	; (401d78 <prvCheckForValidListAndQueue+0x7c>)
  401d36:	4b11      	ldr	r3, [pc, #68]	; (401d7c <prvCheckForValidListAndQueue+0x80>)
  401d38:	4798      	blx	r3
  401d3a:	e7e5      	b.n	401d08 <prvCheckForValidListAndQueue+0xc>
  401d3c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d40:	b672      	cpsid	i
  401d42:	f383 8811 	msr	BASEPRI, r3
  401d46:	f3bf 8f6f 	isb	sy
  401d4a:	f3bf 8f4f 	dsb	sy
  401d4e:	b662      	cpsie	i
  401d50:	e7fe      	b.n	401d50 <prvCheckForValidListAndQueue+0x54>
  401d52:	bf00      	nop
  401d54:	004005d1 	.word	0x004005d1
  401d58:	2040c330 	.word	0x2040c330
  401d5c:	0040061d 	.word	0x0040061d
  401d60:	2040c304 	.word	0x2040c304
  401d64:	00400485 	.word	0x00400485
  401d68:	2040c318 	.word	0x2040c318
  401d6c:	2040c2fc 	.word	0x2040c2fc
  401d70:	2040c300 	.word	0x2040c300
  401d74:	00400b29 	.word	0x00400b29
  401d78:	0040cb88 	.word	0x0040cb88
  401d7c:	00401059 	.word	0x00401059

00401d80 <xTimerCreateTimerTask>:
{
  401d80:	b510      	push	{r4, lr}
  401d82:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  401d84:	4b0f      	ldr	r3, [pc, #60]	; (401dc4 <xTimerCreateTimerTask+0x44>)
  401d86:	4798      	blx	r3
	if( xTimerQueue != NULL )
  401d88:	4b0f      	ldr	r3, [pc, #60]	; (401dc8 <xTimerCreateTimerTask+0x48>)
  401d8a:	681b      	ldr	r3, [r3, #0]
  401d8c:	b173      	cbz	r3, 401dac <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  401d8e:	2300      	movs	r3, #0
  401d90:	9303      	str	r3, [sp, #12]
  401d92:	9302      	str	r3, [sp, #8]
  401d94:	9301      	str	r3, [sp, #4]
  401d96:	2204      	movs	r2, #4
  401d98:	9200      	str	r2, [sp, #0]
  401d9a:	f44f 7282 	mov.w	r2, #260	; 0x104
  401d9e:	490b      	ldr	r1, [pc, #44]	; (401dcc <xTimerCreateTimerTask+0x4c>)
  401da0:	480b      	ldr	r0, [pc, #44]	; (401dd0 <xTimerCreateTimerTask+0x50>)
  401da2:	4c0c      	ldr	r4, [pc, #48]	; (401dd4 <xTimerCreateTimerTask+0x54>)
  401da4:	47a0      	blx	r4
	configASSERT( xReturn );
  401da6:	b108      	cbz	r0, 401dac <xTimerCreateTimerTask+0x2c>
}
  401da8:	b004      	add	sp, #16
  401daa:	bd10      	pop	{r4, pc}
  401dac:	f04f 0380 	mov.w	r3, #128	; 0x80
  401db0:	b672      	cpsid	i
  401db2:	f383 8811 	msr	BASEPRI, r3
  401db6:	f3bf 8f6f 	isb	sy
  401dba:	f3bf 8f4f 	dsb	sy
  401dbe:	b662      	cpsie	i
  401dc0:	e7fe      	b.n	401dc0 <xTimerCreateTimerTask+0x40>
  401dc2:	bf00      	nop
  401dc4:	00401cfd 	.word	0x00401cfd
  401dc8:	2040c330 	.word	0x2040c330
  401dcc:	0040cb90 	.word	0x0040cb90
  401dd0:	00401f01 	.word	0x00401f01
  401dd4:	00401169 	.word	0x00401169

00401dd8 <xTimerGenericCommand>:
	configASSERT( xTimer );
  401dd8:	b1d8      	cbz	r0, 401e12 <xTimerGenericCommand+0x3a>
{
  401dda:	b530      	push	{r4, r5, lr}
  401ddc:	b085      	sub	sp, #20
  401dde:	4615      	mov	r5, r2
  401de0:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  401de2:	4a15      	ldr	r2, [pc, #84]	; (401e38 <xTimerGenericCommand+0x60>)
  401de4:	6810      	ldr	r0, [r2, #0]
  401de6:	b320      	cbz	r0, 401e32 <xTimerGenericCommand+0x5a>
  401de8:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  401dea:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  401dec:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  401dee:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  401df0:	2905      	cmp	r1, #5
  401df2:	dc19      	bgt.n	401e28 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  401df4:	4b11      	ldr	r3, [pc, #68]	; (401e3c <xTimerGenericCommand+0x64>)
  401df6:	4798      	blx	r3
  401df8:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  401dfa:	f04f 0300 	mov.w	r3, #0
  401dfe:	bf0c      	ite	eq
  401e00:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  401e02:	461a      	movne	r2, r3
  401e04:	4669      	mov	r1, sp
  401e06:	480c      	ldr	r0, [pc, #48]	; (401e38 <xTimerGenericCommand+0x60>)
  401e08:	6800      	ldr	r0, [r0, #0]
  401e0a:	4c0d      	ldr	r4, [pc, #52]	; (401e40 <xTimerGenericCommand+0x68>)
  401e0c:	47a0      	blx	r4
}
  401e0e:	b005      	add	sp, #20
  401e10:	bd30      	pop	{r4, r5, pc}
  401e12:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e16:	b672      	cpsid	i
  401e18:	f383 8811 	msr	BASEPRI, r3
  401e1c:	f3bf 8f6f 	isb	sy
  401e20:	f3bf 8f4f 	dsb	sy
  401e24:	b662      	cpsie	i
  401e26:	e7fe      	b.n	401e26 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  401e28:	2300      	movs	r3, #0
  401e2a:	4669      	mov	r1, sp
  401e2c:	4c05      	ldr	r4, [pc, #20]	; (401e44 <xTimerGenericCommand+0x6c>)
  401e2e:	47a0      	blx	r4
  401e30:	e7ed      	b.n	401e0e <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  401e32:	2000      	movs	r0, #0
	return xReturn;
  401e34:	e7eb      	b.n	401e0e <xTimerGenericCommand+0x36>
  401e36:	bf00      	nop
  401e38:	2040c330 	.word	0x2040c330
  401e3c:	00401b15 	.word	0x00401b15
  401e40:	00400ba5 	.word	0x00400ba5
  401e44:	00400d89 	.word	0x00400d89

00401e48 <prvSampleTimeNow>:
{
  401e48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401e4c:	b082      	sub	sp, #8
  401e4e:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  401e50:	4b24      	ldr	r3, [pc, #144]	; (401ee4 <prvSampleTimeNow+0x9c>)
  401e52:	4798      	blx	r3
  401e54:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  401e56:	4b24      	ldr	r3, [pc, #144]	; (401ee8 <prvSampleTimeNow+0xa0>)
  401e58:	681b      	ldr	r3, [r3, #0]
  401e5a:	4298      	cmp	r0, r3
  401e5c:	d31b      	bcc.n	401e96 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  401e5e:	2300      	movs	r3, #0
  401e60:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  401e64:	4b20      	ldr	r3, [pc, #128]	; (401ee8 <prvSampleTimeNow+0xa0>)
  401e66:	601f      	str	r7, [r3, #0]
}
  401e68:	4638      	mov	r0, r7
  401e6a:	b002      	add	sp, #8
  401e6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  401e70:	2100      	movs	r1, #0
  401e72:	9100      	str	r1, [sp, #0]
  401e74:	460b      	mov	r3, r1
  401e76:	4652      	mov	r2, sl
  401e78:	4620      	mov	r0, r4
  401e7a:	4c1c      	ldr	r4, [pc, #112]	; (401eec <prvSampleTimeNow+0xa4>)
  401e7c:	47a0      	blx	r4
				configASSERT( xResult );
  401e7e:	b960      	cbnz	r0, 401e9a <prvSampleTimeNow+0x52>
  401e80:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e84:	b672      	cpsid	i
  401e86:	f383 8811 	msr	BASEPRI, r3
  401e8a:	f3bf 8f6f 	isb	sy
  401e8e:	f3bf 8f4f 	dsb	sy
  401e92:	b662      	cpsie	i
  401e94:	e7fe      	b.n	401e94 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  401e96:	4d16      	ldr	r5, [pc, #88]	; (401ef0 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401e98:	4e16      	ldr	r6, [pc, #88]	; (401ef4 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  401e9a:	682b      	ldr	r3, [r5, #0]
  401e9c:	681a      	ldr	r2, [r3, #0]
  401e9e:	b1c2      	cbz	r2, 401ed2 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  401ea0:	68db      	ldr	r3, [r3, #12]
  401ea2:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  401ea6:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401ea8:	f104 0904 	add.w	r9, r4, #4
  401eac:	4648      	mov	r0, r9
  401eae:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  401eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401eb2:	4620      	mov	r0, r4
  401eb4:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  401eb6:	69e3      	ldr	r3, [r4, #28]
  401eb8:	2b01      	cmp	r3, #1
  401eba:	d1ee      	bne.n	401e9a <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  401ebc:	69a3      	ldr	r3, [r4, #24]
  401ebe:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  401ec0:	459a      	cmp	sl, r3
  401ec2:	d2d5      	bcs.n	401e70 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  401ec4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  401ec6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  401ec8:	4649      	mov	r1, r9
  401eca:	6828      	ldr	r0, [r5, #0]
  401ecc:	4b0a      	ldr	r3, [pc, #40]	; (401ef8 <prvSampleTimeNow+0xb0>)
  401ece:	4798      	blx	r3
  401ed0:	e7e3      	b.n	401e9a <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  401ed2:	4a0a      	ldr	r2, [pc, #40]	; (401efc <prvSampleTimeNow+0xb4>)
  401ed4:	6810      	ldr	r0, [r2, #0]
  401ed6:	4906      	ldr	r1, [pc, #24]	; (401ef0 <prvSampleTimeNow+0xa8>)
  401ed8:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  401eda:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  401edc:	2301      	movs	r3, #1
  401ede:	f8c8 3000 	str.w	r3, [r8]
  401ee2:	e7bf      	b.n	401e64 <prvSampleTimeNow+0x1c>
  401ee4:	00401439 	.word	0x00401439
  401ee8:	2040c32c 	.word	0x2040c32c
  401eec:	00401dd9 	.word	0x00401dd9
  401ef0:	2040c2fc 	.word	0x2040c2fc
  401ef4:	004004ed 	.word	0x004004ed
  401ef8:	004004b9 	.word	0x004004b9
  401efc:	2040c300 	.word	0x2040c300

00401f00 <prvTimerTask>:
{
  401f00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401f04:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  401f06:	4e75      	ldr	r6, [pc, #468]	; (4020dc <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  401f08:	4f75      	ldr	r7, [pc, #468]	; (4020e0 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  401f0a:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 402108 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401f0e:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 40210c <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  401f12:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  401f14:	681a      	ldr	r2, [r3, #0]
  401f16:	2a00      	cmp	r2, #0
  401f18:	f000 80ce 	beq.w	4020b8 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  401f1c:	68db      	ldr	r3, [r3, #12]
  401f1e:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  401f20:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401f22:	a804      	add	r0, sp, #16
  401f24:	4b6f      	ldr	r3, [pc, #444]	; (4020e4 <prvTimerTask+0x1e4>)
  401f26:	4798      	blx	r3
  401f28:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  401f2a:	9b04      	ldr	r3, [sp, #16]
  401f2c:	2b00      	cmp	r3, #0
  401f2e:	d144      	bne.n	401fba <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  401f30:	42a0      	cmp	r0, r4
  401f32:	d212      	bcs.n	401f5a <prvTimerTask+0x5a>
  401f34:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  401f36:	1b61      	subs	r1, r4, r5
  401f38:	4b6b      	ldr	r3, [pc, #428]	; (4020e8 <prvTimerTask+0x1e8>)
  401f3a:	6818      	ldr	r0, [r3, #0]
  401f3c:	4b6b      	ldr	r3, [pc, #428]	; (4020ec <prvTimerTask+0x1ec>)
  401f3e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401f40:	4b6b      	ldr	r3, [pc, #428]	; (4020f0 <prvTimerTask+0x1f0>)
  401f42:	4798      	blx	r3
  401f44:	2800      	cmp	r0, #0
  401f46:	d13a      	bne.n	401fbe <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  401f48:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401f4c:	f8c9 3000 	str.w	r3, [r9]
  401f50:	f3bf 8f4f 	dsb	sy
  401f54:	f3bf 8f6f 	isb	sy
  401f58:	e031      	b.n	401fbe <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  401f5a:	4b65      	ldr	r3, [pc, #404]	; (4020f0 <prvTimerTask+0x1f0>)
  401f5c:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  401f5e:	6833      	ldr	r3, [r6, #0]
  401f60:	68db      	ldr	r3, [r3, #12]
  401f62:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401f66:	f10a 0004 	add.w	r0, sl, #4
  401f6a:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  401f6c:	f8da 301c 	ldr.w	r3, [sl, #28]
  401f70:	2b01      	cmp	r3, #1
  401f72:	d004      	beq.n	401f7e <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  401f74:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  401f78:	4650      	mov	r0, sl
  401f7a:	4798      	blx	r3
  401f7c:	e01f      	b.n	401fbe <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  401f7e:	f8da 1018 	ldr.w	r1, [sl, #24]
  401f82:	4623      	mov	r3, r4
  401f84:	462a      	mov	r2, r5
  401f86:	4421      	add	r1, r4
  401f88:	4650      	mov	r0, sl
  401f8a:	4d5a      	ldr	r5, [pc, #360]	; (4020f4 <prvTimerTask+0x1f4>)
  401f8c:	47a8      	blx	r5
  401f8e:	2801      	cmp	r0, #1
  401f90:	d1f0      	bne.n	401f74 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  401f92:	2100      	movs	r1, #0
  401f94:	9100      	str	r1, [sp, #0]
  401f96:	460b      	mov	r3, r1
  401f98:	4622      	mov	r2, r4
  401f9a:	4650      	mov	r0, sl
  401f9c:	4c56      	ldr	r4, [pc, #344]	; (4020f8 <prvTimerTask+0x1f8>)
  401f9e:	47a0      	blx	r4
			configASSERT( xResult );
  401fa0:	2800      	cmp	r0, #0
  401fa2:	d1e7      	bne.n	401f74 <prvTimerTask+0x74>
  401fa4:	f04f 0380 	mov.w	r3, #128	; 0x80
  401fa8:	b672      	cpsid	i
  401faa:	f383 8811 	msr	BASEPRI, r3
  401fae:	f3bf 8f6f 	isb	sy
  401fb2:	f3bf 8f4f 	dsb	sy
  401fb6:	b662      	cpsie	i
  401fb8:	e7fe      	b.n	401fb8 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  401fba:	4b4d      	ldr	r3, [pc, #308]	; (4020f0 <prvTimerTask+0x1f0>)
  401fbc:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  401fbe:	4d4a      	ldr	r5, [pc, #296]	; (4020e8 <prvTimerTask+0x1e8>)
  401fc0:	4c4e      	ldr	r4, [pc, #312]	; (4020fc <prvTimerTask+0x1fc>)
  401fc2:	e006      	b.n	401fd2 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  401fc4:	9907      	ldr	r1, [sp, #28]
  401fc6:	9806      	ldr	r0, [sp, #24]
  401fc8:	9b05      	ldr	r3, [sp, #20]
  401fca:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  401fcc:	9b04      	ldr	r3, [sp, #16]
  401fce:	2b00      	cmp	r3, #0
  401fd0:	da09      	bge.n	401fe6 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  401fd2:	2300      	movs	r3, #0
  401fd4:	461a      	mov	r2, r3
  401fd6:	a904      	add	r1, sp, #16
  401fd8:	6828      	ldr	r0, [r5, #0]
  401fda:	47a0      	blx	r4
  401fdc:	2800      	cmp	r0, #0
  401fde:	d098      	beq.n	401f12 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  401fe0:	9b04      	ldr	r3, [sp, #16]
  401fe2:	2b00      	cmp	r3, #0
  401fe4:	dbee      	blt.n	401fc4 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  401fe6:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  401fea:	f8da 3014 	ldr.w	r3, [sl, #20]
  401fee:	b113      	cbz	r3, 401ff6 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  401ff0:	f10a 0004 	add.w	r0, sl, #4
  401ff4:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  401ff6:	a803      	add	r0, sp, #12
  401ff8:	4b3a      	ldr	r3, [pc, #232]	; (4020e4 <prvTimerTask+0x1e4>)
  401ffa:	4798      	blx	r3
			switch( xMessage.xMessageID )
  401ffc:	9b04      	ldr	r3, [sp, #16]
  401ffe:	2b09      	cmp	r3, #9
  402000:	d8e7      	bhi.n	401fd2 <prvTimerTask+0xd2>
  402002:	a201      	add	r2, pc, #4	; (adr r2, 402008 <prvTimerTask+0x108>)
  402004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402008:	00402031 	.word	0x00402031
  40200c:	00402031 	.word	0x00402031
  402010:	00402031 	.word	0x00402031
  402014:	00401fd3 	.word	0x00401fd3
  402018:	00402085 	.word	0x00402085
  40201c:	004020b1 	.word	0x004020b1
  402020:	00402031 	.word	0x00402031
  402024:	00402031 	.word	0x00402031
  402028:	00401fd3 	.word	0x00401fd3
  40202c:	00402085 	.word	0x00402085
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  402030:	9c05      	ldr	r4, [sp, #20]
  402032:	f8da 1018 	ldr.w	r1, [sl, #24]
  402036:	4623      	mov	r3, r4
  402038:	4602      	mov	r2, r0
  40203a:	4421      	add	r1, r4
  40203c:	4650      	mov	r0, sl
  40203e:	4c2d      	ldr	r4, [pc, #180]	; (4020f4 <prvTimerTask+0x1f4>)
  402040:	47a0      	blx	r4
  402042:	2801      	cmp	r0, #1
  402044:	d1bc      	bne.n	401fc0 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402046:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  40204a:	4650      	mov	r0, sl
  40204c:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  40204e:	f8da 301c 	ldr.w	r3, [sl, #28]
  402052:	2b01      	cmp	r3, #1
  402054:	d1b4      	bne.n	401fc0 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  402056:	f8da 2018 	ldr.w	r2, [sl, #24]
  40205a:	2100      	movs	r1, #0
  40205c:	9100      	str	r1, [sp, #0]
  40205e:	460b      	mov	r3, r1
  402060:	9805      	ldr	r0, [sp, #20]
  402062:	4402      	add	r2, r0
  402064:	4650      	mov	r0, sl
  402066:	4c24      	ldr	r4, [pc, #144]	; (4020f8 <prvTimerTask+0x1f8>)
  402068:	47a0      	blx	r4
							configASSERT( xResult );
  40206a:	2800      	cmp	r0, #0
  40206c:	d1a8      	bne.n	401fc0 <prvTimerTask+0xc0>
  40206e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402072:	b672      	cpsid	i
  402074:	f383 8811 	msr	BASEPRI, r3
  402078:	f3bf 8f6f 	isb	sy
  40207c:	f3bf 8f4f 	dsb	sy
  402080:	b662      	cpsie	i
  402082:	e7fe      	b.n	402082 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  402084:	9905      	ldr	r1, [sp, #20]
  402086:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40208a:	b131      	cbz	r1, 40209a <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40208c:	4603      	mov	r3, r0
  40208e:	4602      	mov	r2, r0
  402090:	4401      	add	r1, r0
  402092:	4650      	mov	r0, sl
  402094:	4c17      	ldr	r4, [pc, #92]	; (4020f4 <prvTimerTask+0x1f4>)
  402096:	47a0      	blx	r4
  402098:	e792      	b.n	401fc0 <prvTimerTask+0xc0>
  40209a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40209e:	b672      	cpsid	i
  4020a0:	f383 8811 	msr	BASEPRI, r3
  4020a4:	f3bf 8f6f 	isb	sy
  4020a8:	f3bf 8f4f 	dsb	sy
  4020ac:	b662      	cpsie	i
  4020ae:	e7fe      	b.n	4020ae <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  4020b0:	4650      	mov	r0, sl
  4020b2:	4b13      	ldr	r3, [pc, #76]	; (402100 <prvTimerTask+0x200>)
  4020b4:	4798      	blx	r3
  4020b6:	e783      	b.n	401fc0 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  4020b8:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4020ba:	a804      	add	r0, sp, #16
  4020bc:	4b09      	ldr	r3, [pc, #36]	; (4020e4 <prvTimerTask+0x1e4>)
  4020be:	4798      	blx	r3
  4020c0:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  4020c2:	9b04      	ldr	r3, [sp, #16]
  4020c4:	2b00      	cmp	r3, #0
  4020c6:	f47f af78 	bne.w	401fba <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  4020ca:	4b0e      	ldr	r3, [pc, #56]	; (402104 <prvTimerTask+0x204>)
  4020cc:	681b      	ldr	r3, [r3, #0]
  4020ce:	681a      	ldr	r2, [r3, #0]
  4020d0:	fab2 f282 	clz	r2, r2
  4020d4:	0952      	lsrs	r2, r2, #5
  4020d6:	2400      	movs	r4, #0
  4020d8:	e72d      	b.n	401f36 <prvTimerTask+0x36>
  4020da:	bf00      	nop
  4020dc:	2040c2fc 	.word	0x2040c2fc
  4020e0:	00401429 	.word	0x00401429
  4020e4:	00401e49 	.word	0x00401e49
  4020e8:	2040c330 	.word	0x2040c330
  4020ec:	0040108d 	.word	0x0040108d
  4020f0:	00401591 	.word	0x00401591
  4020f4:	00401cb1 	.word	0x00401cb1
  4020f8:	00401dd9 	.word	0x00401dd9
  4020fc:	00400e89 	.word	0x00400e89
  402100:	0040089d 	.word	0x0040089d
  402104:	2040c300 	.word	0x2040c300
  402108:	e000ed04 	.word	0xe000ed04
  40210c:	004004ed 	.word	0x004004ed

00402110 <DHT_Setup>:
//---------------------------------------------//

//----- Functions -----------------------------//
//Setup sensor.
void DHT_Setup(void)
{
  402110:	b508      	push	{r3, lr}
	delay_ms(__DHT_Delay_Setup);
  402112:	4803      	ldr	r0, [pc, #12]	; (402120 <DHT_Setup+0x10>)
  402114:	4b03      	ldr	r3, [pc, #12]	; (402124 <DHT_Setup+0x14>)
  402116:	4798      	blx	r3
	__DHT_STATUS = DHT_Ok;
  402118:	2200      	movs	r2, #0
  40211a:	4b03      	ldr	r3, [pc, #12]	; (402128 <DHT_Setup+0x18>)
  40211c:	701a      	strb	r2, [r3, #0]
  40211e:	bd08      	pop	{r3, pc}
  402120:	06075ed6 	.word	0x06075ed6
  402124:	20400001 	.word	0x20400001
  402128:	2040ca64 	.word	0x2040ca64

0040212c <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
int jsmn_parse(jsmn_parser *parser, const char *js, size_t len,
		jsmntok_t *tokens, unsigned int num_tokens) {
  40212c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int r;
	int i;
	jsmntok_t *token;
	int count = parser->toknext;
  402130:	6847      	ldr	r7, [r0, #4]

	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
  402132:	f8d0 8000 	ldr.w	r8, [r0]
  402136:	4542      	cmp	r2, r8
  402138:	f240 8271 	bls.w	40261e <jsmn_parse+0x4f2>
  40213c:	f811 5008 	ldrb.w	r5, [r1, r8]
  402140:	2d00      	cmp	r5, #0
  402142:	f000 826c 	beq.w	40261e <jsmn_parse+0x4f2>
	tok->start = tok->end = -1;
  402146:	f04f 3cff 	mov.w	ip, #4294967295
	tok->size = 0;
  40214a:	f04f 0e00 	mov.w	lr, #0
  40214e:	eb01 0b02 	add.w	fp, r1, r2
  402152:	4646      	mov	r6, r8
  402154:	e086      	b.n	402264 <jsmn_parse+0x138>
		char c;
		jsmntype_t type;

		c = js[parser->pos];
		switch (c) {
  402156:	2d0d      	cmp	r5, #13
  402158:	d07a      	beq.n	402250 <jsmn_parse+0x124>
  40215a:	d93d      	bls.n	4021d8 <jsmn_parse+0xac>
  40215c:	2d20      	cmp	r5, #32
  40215e:	d077      	beq.n	402250 <jsmn_parse+0x124>
  402160:	2d22      	cmp	r5, #34	; 0x22
  402162:	d13c      	bne.n	4021de <jsmn_parse+0xb2>
	parser->pos++;
  402164:	1c74      	adds	r4, r6, #1
  402166:	6004      	str	r4, [r0, #0]
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
  402168:	42a2      	cmp	r2, r4
  40216a:	f240 81cb 	bls.w	402504 <jsmn_parse+0x3d8>
  40216e:	5d0d      	ldrb	r5, [r1, r4]
  402170:	2d00      	cmp	r5, #0
  402172:	f000 81c9 	beq.w	402508 <jsmn_parse+0x3dc>
		if (c == '\"') {
  402176:	2d22      	cmp	r5, #34	; 0x22
  402178:	f040 8107 	bne.w	40238a <jsmn_parse+0x25e>
			if (tokens == NULL) {
  40217c:	2b00      	cmp	r3, #0
  40217e:	f000 827c 	beq.w	40267a <jsmn_parse+0x54e>
	if (parser->toknext >= num_tokens) {
  402182:	6844      	ldr	r4, [r0, #4]
  402184:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402186:	42a5      	cmp	r5, r4
  402188:	f240 80c0 	bls.w	40230c <jsmn_parse+0x1e0>
	tok = &tokens[parser->toknext++];
  40218c:	1c65      	adds	r5, r4, #1
  40218e:	6045      	str	r5, [r0, #4]
  402190:	ea4f 1804 	mov.w	r8, r4, lsl #4
  402194:	eb03 0408 	add.w	r4, r3, r8
	tok->start = tok->end = -1;
  402198:	f8c4 c008 	str.w	ip, [r4, #8]
  40219c:	f8c4 c004 	str.w	ip, [r4, #4]
	tok->size = 0;
  4021a0:	f8c4 e00c 	str.w	lr, [r4, #12]
			if (token == NULL) {
  4021a4:	2c00      	cmp	r4, #0
  4021a6:	f000 80b1 	beq.w	40230c <jsmn_parse+0x1e0>
			jsmn_fill_token(token, JSMN_STRING, start+1, parser->pos);
  4021aa:	6805      	ldr	r5, [r0, #0]
	token->type = type;
  4021ac:	f04f 0903 	mov.w	r9, #3
  4021b0:	f803 9008 	strb.w	r9, [r3, r8]
			jsmn_fill_token(token, JSMN_STRING, start+1, parser->pos);
  4021b4:	3601      	adds	r6, #1
	token->start = start;
  4021b6:	6066      	str	r6, [r4, #4]
	token->end = end;
  4021b8:	60a5      	str	r5, [r4, #8]
	token->size = 0;
  4021ba:	f8c4 e00c 	str.w	lr, [r4, #12]
#endif
				break;
			case '\"':
				r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
				if (r < 0) return r;
				count++;
  4021be:	3701      	adds	r7, #1
				if (parser->toksuper != -1 && tokens != NULL)
  4021c0:	6884      	ldr	r4, [r0, #8]
  4021c2:	2b00      	cmp	r3, #0
  4021c4:	d044      	beq.n	402250 <jsmn_parse+0x124>
  4021c6:	f1b4 3fff 	cmp.w	r4, #4294967295
  4021ca:	d041      	beq.n	402250 <jsmn_parse+0x124>
					tokens[parser->toksuper].size++;
  4021cc:	eb03 1404 	add.w	r4, r3, r4, lsl #4
  4021d0:	68e5      	ldr	r5, [r4, #12]
  4021d2:	3501      	adds	r5, #1
  4021d4:	60e5      	str	r5, [r4, #12]
  4021d6:	e03b      	b.n	402250 <jsmn_parse+0x124>
		switch (c) {
  4021d8:	3d09      	subs	r5, #9
  4021da:	2d01      	cmp	r5, #1
  4021dc:	d938      	bls.n	402250 <jsmn_parse+0x124>
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
  4021de:	6805      	ldr	r5, [r0, #0]
  4021e0:	42aa      	cmp	r2, r5
  4021e2:	f240 81e3 	bls.w	4025ac <jsmn_parse+0x480>
  4021e6:	eb01 0805 	add.w	r8, r1, r5
  4021ea:	5d4c      	ldrb	r4, [r1, r5]
  4021ec:	2c00      	cmp	r4, #0
  4021ee:	f040 81d0 	bne.w	402592 <jsmn_parse+0x466>
  4021f2:	e1db      	b.n	4025ac <jsmn_parse+0x480>
		switch (c) {
  4021f4:	2d5b      	cmp	r5, #91	; 0x5b
  4021f6:	d1f2      	bne.n	4021de <jsmn_parse+0xb2>
				count++;
  4021f8:	3701      	adds	r7, #1
				if (tokens == NULL) {
  4021fa:	b34b      	cbz	r3, 402250 <jsmn_parse+0x124>
	if (parser->toknext >= num_tokens) {
  4021fc:	6844      	ldr	r4, [r0, #4]
  4021fe:	9e09      	ldr	r6, [sp, #36]	; 0x24
  402200:	42a6      	cmp	r6, r4
  402202:	f240 8227 	bls.w	402654 <jsmn_parse+0x528>
	tok = &tokens[parser->toknext++];
  402206:	1c66      	adds	r6, r4, #1
  402208:	6046      	str	r6, [r0, #4]
  40220a:	0126      	lsls	r6, r4, #4
  40220c:	eb03 0806 	add.w	r8, r3, r6
	tok->start = tok->end = -1;
  402210:	f8c8 c008 	str.w	ip, [r8, #8]
  402214:	f8c8 c004 	str.w	ip, [r8, #4]
	tok->size = 0;
  402218:	f8c8 e00c 	str.w	lr, [r8, #12]
				if (token == NULL)
  40221c:	f1b8 0f00 	cmp.w	r8, #0
  402220:	f000 821b 	beq.w	40265a <jsmn_parse+0x52e>
				if (parser->toksuper != -1) {
  402224:	6884      	ldr	r4, [r0, #8]
  402226:	f1b4 3fff 	cmp.w	r4, #4294967295
  40222a:	d006      	beq.n	40223a <jsmn_parse+0x10e>
					tokens[parser->toksuper].size++;
  40222c:	eb03 1904 	add.w	r9, r3, r4, lsl #4
  402230:	f8d9 400c 	ldr.w	r4, [r9, #12]
  402234:	3401      	adds	r4, #1
  402236:	f8c9 400c 	str.w	r4, [r9, #12]
				token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
  40223a:	2d7b      	cmp	r5, #123	; 0x7b
  40223c:	bf0c      	ite	eq
  40223e:	2401      	moveq	r4, #1
  402240:	2402      	movne	r4, #2
  402242:	559c      	strb	r4, [r3, r6]
				token->start = parser->pos;
  402244:	6804      	ldr	r4, [r0, #0]
  402246:	f8c8 4004 	str.w	r4, [r8, #4]
				parser->toksuper = parser->toknext - 1;
  40224a:	6844      	ldr	r4, [r0, #4]
  40224c:	3c01      	subs	r4, #1
  40224e:	6084      	str	r4, [r0, #8]
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
  402250:	6806      	ldr	r6, [r0, #0]
  402252:	3601      	adds	r6, #1
  402254:	6006      	str	r6, [r0, #0]
  402256:	42b2      	cmp	r2, r6
  402258:	f240 81e1 	bls.w	40261e <jsmn_parse+0x4f2>
  40225c:	5d8d      	ldrb	r5, [r1, r6]
  40225e:	2d00      	cmp	r5, #0
  402260:	f000 81dd 	beq.w	40261e <jsmn_parse+0x4f2>
		switch (c) {
  402264:	2d2c      	cmp	r5, #44	; 0x2c
  402266:	f000 8157 	beq.w	402518 <jsmn_parse+0x3ec>
  40226a:	f67f af74 	bls.w	402156 <jsmn_parse+0x2a>
  40226e:	2d5d      	cmp	r5, #93	; 0x5d
  402270:	d00a      	beq.n	402288 <jsmn_parse+0x15c>
  402272:	d805      	bhi.n	402280 <jsmn_parse+0x154>
  402274:	2d3a      	cmp	r5, #58	; 0x3a
  402276:	d1bd      	bne.n	4021f4 <jsmn_parse+0xc8>
				break;
			case '\t' : case '\r' : case '\n' : case ' ':
				break;
			case ':':
				parser->toksuper = parser->toknext - 1;
  402278:	6844      	ldr	r4, [r0, #4]
  40227a:	3c01      	subs	r4, #1
  40227c:	6084      	str	r4, [r0, #8]
				break;
  40227e:	e7e7      	b.n	402250 <jsmn_parse+0x124>
		switch (c) {
  402280:	2d7b      	cmp	r5, #123	; 0x7b
  402282:	d0b9      	beq.n	4021f8 <jsmn_parse+0xcc>
  402284:	2d7d      	cmp	r5, #125	; 0x7d
  402286:	d1aa      	bne.n	4021de <jsmn_parse+0xb2>
				if (tokens == NULL)
  402288:	2b00      	cmp	r3, #0
  40228a:	d0e1      	beq.n	402250 <jsmn_parse+0x124>
				type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
  40228c:	2d7d      	cmp	r5, #125	; 0x7d
  40228e:	bf0c      	ite	eq
  402290:	f04f 0901 	moveq.w	r9, #1
  402294:	f04f 0902 	movne.w	r9, #2
				for (i = parser->toknext - 1; i >= 0; i--) {
  402298:	6845      	ldr	r5, [r0, #4]
  40229a:	1e6c      	subs	r4, r5, #1
  40229c:	f100 81e6 	bmi.w	40266c <jsmn_parse+0x540>
  4022a0:	f105 5580 	add.w	r5, r5, #268435456	; 0x10000000
  4022a4:	3d01      	subs	r5, #1
  4022a6:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  4022aa:	46b2      	mov	sl, r6
  4022ac:	e003      	b.n	4022b6 <jsmn_parse+0x18a>
  4022ae:	3d10      	subs	r5, #16
  4022b0:	3c01      	subs	r4, #1
  4022b2:	f100 81db 	bmi.w	40266c <jsmn_parse+0x540>
					token = &tokens[i];
  4022b6:	46a8      	mov	r8, r5
					if (token->start != -1 && token->end == -1) {
  4022b8:	686e      	ldr	r6, [r5, #4]
  4022ba:	f1b6 3fff 	cmp.w	r6, #4294967295
  4022be:	d0f6      	beq.n	4022ae <jsmn_parse+0x182>
  4022c0:	68ae      	ldr	r6, [r5, #8]
  4022c2:	f1b6 3fff 	cmp.w	r6, #4294967295
  4022c6:	d1f2      	bne.n	4022ae <jsmn_parse+0x182>
  4022c8:	4656      	mov	r6, sl
						if (token->type != type) {
  4022ca:	782d      	ldrb	r5, [r5, #0]
  4022cc:	454d      	cmp	r5, r9
  4022ce:	f040 81c7 	bne.w	402660 <jsmn_parse+0x534>
						parser->toksuper = -1;
  4022d2:	f8c0 c008 	str.w	ip, [r0, #8]
						token->end = parser->pos + 1;
  4022d6:	3601      	adds	r6, #1
  4022d8:	f8c8 6008 	str.w	r6, [r8, #8]
				if (i == -1) return JSMN_ERROR_INVAL;
  4022dc:	f1b4 3fff 	cmp.w	r4, #4294967295
  4022e0:	f000 81c1 	beq.w	402666 <jsmn_parse+0x53a>
				for (; i >= 0; i--) {
  4022e4:	2c00      	cmp	r4, #0
  4022e6:	dbb3      	blt.n	402250 <jsmn_parse+0x124>
  4022e8:	eb03 1604 	add.w	r6, r3, r4, lsl #4
  4022ec:	e004      	b.n	4022f8 <jsmn_parse+0x1cc>
  4022ee:	3c01      	subs	r4, #1
  4022f0:	3e10      	subs	r6, #16
  4022f2:	f1b4 3fff 	cmp.w	r4, #4294967295
  4022f6:	d0ab      	beq.n	402250 <jsmn_parse+0x124>
					if (token->start != -1 && token->end == -1) {
  4022f8:	6875      	ldr	r5, [r6, #4]
  4022fa:	f1b5 3fff 	cmp.w	r5, #4294967295
  4022fe:	d0f6      	beq.n	4022ee <jsmn_parse+0x1c2>
  402300:	68b5      	ldr	r5, [r6, #8]
  402302:	f1b5 3fff 	cmp.w	r5, #4294967295
  402306:	d1f2      	bne.n	4022ee <jsmn_parse+0x1c2>
						parser->toksuper = i;
  402308:	6084      	str	r4, [r0, #8]
						break;
  40230a:	e7a1      	b.n	402250 <jsmn_parse+0x124>
				parser->pos = start;
  40230c:	6006      	str	r6, [r0, #0]
				return JSMN_ERROR_NOMEM;
  40230e:	f04f 37ff 	mov.w	r7, #4294967295
  402312:	e027      	b.n	402364 <jsmn_parse+0x238>
					parser->pos++;
  402314:	1ca5      	adds	r5, r4, #2
  402316:	6005      	str	r5, [r0, #0]
					for(i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0'; i++) {
  402318:	42aa      	cmp	r2, r5
  40231a:	d926      	bls.n	40236a <jsmn_parse+0x23e>
  40231c:	5d4d      	ldrb	r5, [r1, r5]
  40231e:	b325      	cbz	r5, 40236a <jsmn_parse+0x23e>
  402320:	f104 0803 	add.w	r8, r4, #3
  402324:	eb01 0908 	add.w	r9, r1, r8
  402328:	3406      	adds	r4, #6
  40232a:	46a2      	mov	sl, r4
  40232c:	4644      	mov	r4, r8
  40232e:	46d0      	mov	r8, sl
  402330:	e008      	b.n	402344 <jsmn_parse+0x218>
						parser->pos++;
  402332:	6004      	str	r4, [r0, #0]
					for(i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0'; i++) {
  402334:	4544      	cmp	r4, r8
  402336:	d018      	beq.n	40236a <jsmn_parse+0x23e>
  402338:	45d9      	cmp	r9, fp
  40233a:	d016      	beq.n	40236a <jsmn_parse+0x23e>
  40233c:	f819 5b01 	ldrb.w	r5, [r9], #1
  402340:	3401      	adds	r4, #1
  402342:	b195      	cbz	r5, 40236a <jsmn_parse+0x23e>
						if(!((js[parser->pos] >= 48 && js[parser->pos] <= 57) || /* 0-9 */
  402344:	f025 0a20 	bic.w	sl, r5, #32
  402348:	f1aa 0a41 	sub.w	sl, sl, #65	; 0x41
  40234c:	fa5f fa8a 	uxtb.w	sl, sl
  402350:	f1ba 0f05 	cmp.w	sl, #5
  402354:	d9ed      	bls.n	402332 <jsmn_parse+0x206>
  402356:	3d30      	subs	r5, #48	; 0x30
  402358:	b2ed      	uxtb	r5, r5
  40235a:	2d09      	cmp	r5, #9
  40235c:	d9e9      	bls.n	402332 <jsmn_parse+0x206>
							parser->pos = start;
  40235e:	6006      	str	r6, [r0, #0]
							return JSMN_ERROR_INVAL;
  402360:	f06f 0701 	mvn.w	r7, #1
			}
		}
	}

	return count;
}
  402364:	4638      	mov	r0, r7
  402366:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					parser->pos--;
  40236a:	6804      	ldr	r4, [r0, #0]
  40236c:	3c01      	subs	r4, #1
  40236e:	6004      	str	r4, [r0, #0]
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
  402370:	6804      	ldr	r4, [r0, #0]
  402372:	3401      	adds	r4, #1
  402374:	6004      	str	r4, [r0, #0]
  402376:	42a2      	cmp	r2, r4
  402378:	f240 80c8 	bls.w	40250c <jsmn_parse+0x3e0>
  40237c:	5d0d      	ldrb	r5, [r1, r4]
  40237e:	2d00      	cmp	r5, #0
  402380:	f000 80be 	beq.w	402500 <jsmn_parse+0x3d4>
		if (c == '\"') {
  402384:	2d22      	cmp	r5, #34	; 0x22
  402386:	f43f aef9 	beq.w	40217c <jsmn_parse+0x50>
		if (c == '\\' && parser->pos + 1 < len) {
  40238a:	2d5c      	cmp	r5, #92	; 0x5c
  40238c:	d1f0      	bne.n	402370 <jsmn_parse+0x244>
  40238e:	1c65      	adds	r5, r4, #1
  402390:	42aa      	cmp	r2, r5
  402392:	d9ed      	bls.n	402370 <jsmn_parse+0x244>
			parser->pos++;
  402394:	6005      	str	r5, [r0, #0]
			switch (js[parser->pos]) {
  402396:	5d4d      	ldrb	r5, [r1, r5]
  402398:	3d22      	subs	r5, #34	; 0x22
  40239a:	2d53      	cmp	r5, #83	; 0x53
  40239c:	f200 80ac 	bhi.w	4024f8 <jsmn_parse+0x3cc>
  4023a0:	f20f 0804 	addw	r8, pc, #4
  4023a4:	f858 f025 	ldr.w	pc, [r8, r5, lsl #2]
  4023a8:	00402371 	.word	0x00402371
  4023ac:	004024f9 	.word	0x004024f9
  4023b0:	004024f9 	.word	0x004024f9
  4023b4:	004024f9 	.word	0x004024f9
  4023b8:	004024f9 	.word	0x004024f9
  4023bc:	004024f9 	.word	0x004024f9
  4023c0:	004024f9 	.word	0x004024f9
  4023c4:	004024f9 	.word	0x004024f9
  4023c8:	004024f9 	.word	0x004024f9
  4023cc:	004024f9 	.word	0x004024f9
  4023d0:	004024f9 	.word	0x004024f9
  4023d4:	004024f9 	.word	0x004024f9
  4023d8:	004024f9 	.word	0x004024f9
  4023dc:	00402371 	.word	0x00402371
  4023e0:	004024f9 	.word	0x004024f9
  4023e4:	004024f9 	.word	0x004024f9
  4023e8:	004024f9 	.word	0x004024f9
  4023ec:	004024f9 	.word	0x004024f9
  4023f0:	004024f9 	.word	0x004024f9
  4023f4:	004024f9 	.word	0x004024f9
  4023f8:	004024f9 	.word	0x004024f9
  4023fc:	004024f9 	.word	0x004024f9
  402400:	004024f9 	.word	0x004024f9
  402404:	004024f9 	.word	0x004024f9
  402408:	004024f9 	.word	0x004024f9
  40240c:	004024f9 	.word	0x004024f9
  402410:	004024f9 	.word	0x004024f9
  402414:	004024f9 	.word	0x004024f9
  402418:	004024f9 	.word	0x004024f9
  40241c:	004024f9 	.word	0x004024f9
  402420:	004024f9 	.word	0x004024f9
  402424:	004024f9 	.word	0x004024f9
  402428:	004024f9 	.word	0x004024f9
  40242c:	004024f9 	.word	0x004024f9
  402430:	004024f9 	.word	0x004024f9
  402434:	004024f9 	.word	0x004024f9
  402438:	004024f9 	.word	0x004024f9
  40243c:	004024f9 	.word	0x004024f9
  402440:	004024f9 	.word	0x004024f9
  402444:	004024f9 	.word	0x004024f9
  402448:	004024f9 	.word	0x004024f9
  40244c:	004024f9 	.word	0x004024f9
  402450:	004024f9 	.word	0x004024f9
  402454:	004024f9 	.word	0x004024f9
  402458:	004024f9 	.word	0x004024f9
  40245c:	004024f9 	.word	0x004024f9
  402460:	004024f9 	.word	0x004024f9
  402464:	004024f9 	.word	0x004024f9
  402468:	004024f9 	.word	0x004024f9
  40246c:	004024f9 	.word	0x004024f9
  402470:	004024f9 	.word	0x004024f9
  402474:	004024f9 	.word	0x004024f9
  402478:	004024f9 	.word	0x004024f9
  40247c:	004024f9 	.word	0x004024f9
  402480:	004024f9 	.word	0x004024f9
  402484:	004024f9 	.word	0x004024f9
  402488:	004024f9 	.word	0x004024f9
  40248c:	004024f9 	.word	0x004024f9
  402490:	00402371 	.word	0x00402371
  402494:	004024f9 	.word	0x004024f9
  402498:	004024f9 	.word	0x004024f9
  40249c:	004024f9 	.word	0x004024f9
  4024a0:	004024f9 	.word	0x004024f9
  4024a4:	004024f9 	.word	0x004024f9
  4024a8:	00402371 	.word	0x00402371
  4024ac:	004024f9 	.word	0x004024f9
  4024b0:	004024f9 	.word	0x004024f9
  4024b4:	004024f9 	.word	0x004024f9
  4024b8:	00402371 	.word	0x00402371
  4024bc:	004024f9 	.word	0x004024f9
  4024c0:	004024f9 	.word	0x004024f9
  4024c4:	004024f9 	.word	0x004024f9
  4024c8:	004024f9 	.word	0x004024f9
  4024cc:	004024f9 	.word	0x004024f9
  4024d0:	004024f9 	.word	0x004024f9
  4024d4:	004024f9 	.word	0x004024f9
  4024d8:	00402371 	.word	0x00402371
  4024dc:	004024f9 	.word	0x004024f9
  4024e0:	004024f9 	.word	0x004024f9
  4024e4:	004024f9 	.word	0x004024f9
  4024e8:	00402371 	.word	0x00402371
  4024ec:	004024f9 	.word	0x004024f9
  4024f0:	00402371 	.word	0x00402371
  4024f4:	00402315 	.word	0x00402315
					parser->pos = start;
  4024f8:	6006      	str	r6, [r0, #0]
					return JSMN_ERROR_INVAL;
  4024fa:	f06f 0701 	mvn.w	r7, #1
  4024fe:	e731      	b.n	402364 <jsmn_parse+0x238>
  402500:	46b0      	mov	r8, r6
  402502:	e004      	b.n	40250e <jsmn_parse+0x3e2>
  402504:	46b0      	mov	r8, r6
  402506:	e002      	b.n	40250e <jsmn_parse+0x3e2>
  402508:	46b0      	mov	r8, r6
  40250a:	e000      	b.n	40250e <jsmn_parse+0x3e2>
  40250c:	46b0      	mov	r8, r6
	parser->pos = start;
  40250e:	f8c0 8000 	str.w	r8, [r0]
	return JSMN_ERROR_PART;
  402512:	f06f 0702 	mvn.w	r7, #2
  402516:	e725      	b.n	402364 <jsmn_parse+0x238>
				if (tokens != NULL && parser->toksuper != -1 &&
  402518:	2b00      	cmp	r3, #0
  40251a:	f43f ae99 	beq.w	402250 <jsmn_parse+0x124>
  40251e:	6884      	ldr	r4, [r0, #8]
  402520:	f1b4 3fff 	cmp.w	r4, #4294967295
  402524:	f43f ae94 	beq.w	402250 <jsmn_parse+0x124>
						tokens[parser->toksuper].type != JSMN_ARRAY &&
  402528:	0124      	lsls	r4, r4, #4
  40252a:	5d1c      	ldrb	r4, [r3, r4]
  40252c:	3c01      	subs	r4, #1
  40252e:	b2e4      	uxtb	r4, r4
  402530:	2c01      	cmp	r4, #1
  402532:	f67f ae8d 	bls.w	402250 <jsmn_parse+0x124>
					for (i = parser->toknext - 1; i >= 0; i--) {
  402536:	6845      	ldr	r5, [r0, #4]
  402538:	1e6e      	subs	r6, r5, #1
  40253a:	f53f ae89 	bmi.w	402250 <jsmn_parse+0x124>
  40253e:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  402542:	e003      	b.n	40254c <jsmn_parse+0x420>
  402544:	3d10      	subs	r5, #16
  402546:	3e01      	subs	r6, #1
  402548:	f53f ae82 	bmi.w	402250 <jsmn_parse+0x124>
						if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
  40254c:	f815 4c10 	ldrb.w	r4, [r5, #-16]
  402550:	3c01      	subs	r4, #1
  402552:	b2e4      	uxtb	r4, r4
  402554:	2c01      	cmp	r4, #1
  402556:	d8f5      	bhi.n	402544 <jsmn_parse+0x418>
							if (tokens[i].start != -1 && tokens[i].end == -1) {
  402558:	f855 4c0c 	ldr.w	r4, [r5, #-12]
  40255c:	f1b4 3fff 	cmp.w	r4, #4294967295
  402560:	d0f0      	beq.n	402544 <jsmn_parse+0x418>
  402562:	f855 4c08 	ldr.w	r4, [r5, #-8]
  402566:	f1b4 3fff 	cmp.w	r4, #4294967295
  40256a:	d1eb      	bne.n	402544 <jsmn_parse+0x418>
								parser->toksuper = i;
  40256c:	6086      	str	r6, [r0, #8]
								break;
  40256e:	e66f      	b.n	402250 <jsmn_parse+0x124>
		switch (js[parser->pos]) {
  402570:	2c09      	cmp	r4, #9
  402572:	d303      	bcc.n	40257c <jsmn_parse+0x450>
  402574:	2c0a      	cmp	r4, #10
  402576:	d919      	bls.n	4025ac <jsmn_parse+0x480>
  402578:	2c0d      	cmp	r4, #13
  40257a:	d017      	beq.n	4025ac <jsmn_parse+0x480>
		if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
  40257c:	3c20      	subs	r4, #32
  40257e:	b2e4      	uxtb	r4, r4
  402580:	2c5e      	cmp	r4, #94	; 0x5e
  402582:	d840      	bhi.n	402606 <jsmn_parse+0x4da>
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
  402584:	3501      	adds	r5, #1
  402586:	6005      	str	r5, [r0, #0]
  402588:	42aa      	cmp	r2, r5
  40258a:	d00f      	beq.n	4025ac <jsmn_parse+0x480>
  40258c:	f818 4f01 	ldrb.w	r4, [r8, #1]!
  402590:	b164      	cbz	r4, 4025ac <jsmn_parse+0x480>
		switch (js[parser->pos]) {
  402592:	2c20      	cmp	r4, #32
  402594:	d00a      	beq.n	4025ac <jsmn_parse+0x480>
  402596:	d9eb      	bls.n	402570 <jsmn_parse+0x444>
  402598:	2c3a      	cmp	r4, #58	; 0x3a
  40259a:	d007      	beq.n	4025ac <jsmn_parse+0x480>
  40259c:	d904      	bls.n	4025a8 <jsmn_parse+0x47c>
  40259e:	2c5d      	cmp	r4, #93	; 0x5d
  4025a0:	d004      	beq.n	4025ac <jsmn_parse+0x480>
  4025a2:	2c7d      	cmp	r4, #125	; 0x7d
  4025a4:	d1ea      	bne.n	40257c <jsmn_parse+0x450>
  4025a6:	e001      	b.n	4025ac <jsmn_parse+0x480>
  4025a8:	2c2c      	cmp	r4, #44	; 0x2c
  4025aa:	d1e7      	bne.n	40257c <jsmn_parse+0x450>
	if (tokens == NULL) {
  4025ac:	b37b      	cbz	r3, 40260e <jsmn_parse+0x4e2>
	if (parser->toknext >= num_tokens) {
  4025ae:	6844      	ldr	r4, [r0, #4]
  4025b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4025b2:	42a5      	cmp	r5, r4
  4025b4:	d92f      	bls.n	402616 <jsmn_parse+0x4ea>
	tok = &tokens[parser->toknext++];
  4025b6:	1c65      	adds	r5, r4, #1
  4025b8:	6045      	str	r5, [r0, #4]
  4025ba:	0125      	lsls	r5, r4, #4
  4025bc:	195c      	adds	r4, r3, r5
	tok->start = tok->end = -1;
  4025be:	f8c4 c008 	str.w	ip, [r4, #8]
  4025c2:	f8c4 c004 	str.w	ip, [r4, #4]
	tok->size = 0;
  4025c6:	f8c4 e00c 	str.w	lr, [r4, #12]
	if (token == NULL) {
  4025ca:	b324      	cbz	r4, 402616 <jsmn_parse+0x4ea>
	jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
  4025cc:	f8d0 8000 	ldr.w	r8, [r0]
	token->type = type;
  4025d0:	f04f 0904 	mov.w	r9, #4
  4025d4:	f803 9005 	strb.w	r9, [r3, r5]
	token->start = start;
  4025d8:	6066      	str	r6, [r4, #4]
	token->end = end;
  4025da:	f8c4 8008 	str.w	r8, [r4, #8]
	token->size = 0;
  4025de:	f8c4 e00c 	str.w	lr, [r4, #12]
	parser->pos--;
  4025e2:	6804      	ldr	r4, [r0, #0]
  4025e4:	3c01      	subs	r4, #1
  4025e6:	6004      	str	r4, [r0, #0]
				count++;
  4025e8:	3701      	adds	r7, #1
				if (parser->toksuper != -1 && tokens != NULL)
  4025ea:	6884      	ldr	r4, [r0, #8]
  4025ec:	2b00      	cmp	r3, #0
  4025ee:	f43f ae2f 	beq.w	402250 <jsmn_parse+0x124>
  4025f2:	f1b4 3fff 	cmp.w	r4, #4294967295
  4025f6:	f43f ae2b 	beq.w	402250 <jsmn_parse+0x124>
					tokens[parser->toksuper].size++;
  4025fa:	eb03 1404 	add.w	r4, r3, r4, lsl #4
  4025fe:	68e5      	ldr	r5, [r4, #12]
  402600:	3501      	adds	r5, #1
  402602:	60e5      	str	r5, [r4, #12]
  402604:	e624      	b.n	402250 <jsmn_parse+0x124>
			parser->pos = start;
  402606:	6006      	str	r6, [r0, #0]
			return JSMN_ERROR_INVAL;
  402608:	f06f 0701 	mvn.w	r7, #1
  40260c:	e6aa      	b.n	402364 <jsmn_parse+0x238>
		parser->pos--;
  40260e:	3d01      	subs	r5, #1
  402610:	6005      	str	r5, [r0, #0]
				count++;
  402612:	3701      	adds	r7, #1
  402614:	e61c      	b.n	402250 <jsmn_parse+0x124>
		parser->pos = start;
  402616:	6006      	str	r6, [r0, #0]
		return JSMN_ERROR_NOMEM;
  402618:	f04f 37ff 	mov.w	r7, #4294967295
  40261c:	e6a2      	b.n	402364 <jsmn_parse+0x238>
	if (tokens != NULL) {
  40261e:	2b00      	cmp	r3, #0
  402620:	f43f aea0 	beq.w	402364 <jsmn_parse+0x238>
		for (i = parser->toknext - 1; i >= 0; i--) {
  402624:	6841      	ldr	r1, [r0, #4]
  402626:	1e4a      	subs	r2, r1, #1
  402628:	f53f ae9c 	bmi.w	402364 <jsmn_parse+0x238>
  40262c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
  402630:	e003      	b.n	40263a <jsmn_parse+0x50e>
  402632:	3b10      	subs	r3, #16
  402634:	3a01      	subs	r2, #1
  402636:	f53f ae95 	bmi.w	402364 <jsmn_parse+0x238>
			if (tokens[i].start != -1 && tokens[i].end == -1) {
  40263a:	f853 1c0c 	ldr.w	r1, [r3, #-12]
  40263e:	f1b1 3fff 	cmp.w	r1, #4294967295
  402642:	d0f6      	beq.n	402632 <jsmn_parse+0x506>
  402644:	f853 1c08 	ldr.w	r1, [r3, #-8]
  402648:	f1b1 3fff 	cmp.w	r1, #4294967295
  40264c:	d1f1      	bne.n	402632 <jsmn_parse+0x506>
				return JSMN_ERROR_PART;
  40264e:	f06f 0702 	mvn.w	r7, #2
  402652:	e687      	b.n	402364 <jsmn_parse+0x238>
					return JSMN_ERROR_NOMEM;
  402654:	f04f 37ff 	mov.w	r7, #4294967295
  402658:	e684      	b.n	402364 <jsmn_parse+0x238>
  40265a:	f04f 37ff 	mov.w	r7, #4294967295
  40265e:	e681      	b.n	402364 <jsmn_parse+0x238>
							return JSMN_ERROR_INVAL;
  402660:	f06f 0701 	mvn.w	r7, #1
  402664:	e67e      	b.n	402364 <jsmn_parse+0x238>
				if (i == -1) return JSMN_ERROR_INVAL;
  402666:	f06f 0701 	mvn.w	r7, #1
  40266a:	e67b      	b.n	402364 <jsmn_parse+0x238>
  40266c:	f1b4 3fff 	cmp.w	r4, #4294967295
  402670:	f47f adee 	bne.w	402250 <jsmn_parse+0x124>
  402674:	f06f 0701 	mvn.w	r7, #1
  402678:	e674      	b.n	402364 <jsmn_parse+0x238>
				count++;
  40267a:	3701      	adds	r7, #1
  40267c:	e5e8      	b.n	402250 <jsmn_parse+0x124>
  40267e:	bf00      	nop

00402680 <jsmn_init>:
/**
 * Creates a new parser based over a given  buffer with an array of tokens
 * available.
 */
void jsmn_init(jsmn_parser *parser) {
	parser->pos = 0;
  402680:	2300      	movs	r3, #0
  402682:	6003      	str	r3, [r0, #0]
	parser->toknext = 0;
  402684:	6043      	str	r3, [r0, #4]
	parser->toksuper = -1;
  402686:	f04f 33ff 	mov.w	r3, #4294967295
  40268a:	6083      	str	r3, [r0, #8]
  40268c:	4770      	bx	lr
	...

00402690 <LED_init>:
#define RED 0x0000FF00

volatile uint32_t buffer[24];


void LED_init(int estado){
  402690:	b510      	push	{r4, lr}
  402692:	b082      	sub	sp, #8
  402694:	4604      	mov	r4, r0
	pmc_enable_periph_clk(LED3_PIO_ID);
  402696:	200a      	movs	r0, #10
  402698:	4b05      	ldr	r3, [pc, #20]	; (4026b0 <LED_init+0x20>)
  40269a:	4798      	blx	r3
	pio_set_output(LED3_PIO, LED3_PIN_MASK, estado, 0, 0 );
  40269c:	2300      	movs	r3, #0
  40269e:	9300      	str	r3, [sp, #0]
  4026a0:	4622      	mov	r2, r4
  4026a2:	2110      	movs	r1, #16
  4026a4:	4803      	ldr	r0, [pc, #12]	; (4026b4 <LED_init+0x24>)
  4026a6:	4c04      	ldr	r4, [pc, #16]	; (4026b8 <LED_init+0x28>)
  4026a8:	47a0      	blx	r4
};
  4026aa:	b002      	add	sp, #8
  4026ac:	bd10      	pop	{r4, pc}
  4026ae:	bf00      	nop
  4026b0:	00405b9d 	.word	0x00405b9d
  4026b4:	400e0e00 	.word	0x400e0e00
  4026b8:	0040573b 	.word	0x0040573b

004026bc <send_0>:
void sensor_init(){
	pmc_enable_periph_clk(LED3_PIO_ID);
	pio_set_output(LED3_PIO, LED3_PIN_MASK, 0, 0, 0 );
}

void send_0(){
  4026bc:	231a      	movs	r3, #26
	int i = 0;
	for(i=0; i<26; i++)	
	LED3_PIO->PIO_SODR = LED3_PIN_MASK;
  4026be:	4906      	ldr	r1, [pc, #24]	; (4026d8 <send_0+0x1c>)
  4026c0:	2210      	movs	r2, #16
  4026c2:	630a      	str	r2, [r1, #48]	; 0x30
	for(i=0; i<26; i++)	
  4026c4:	3b01      	subs	r3, #1
  4026c6:	d1fc      	bne.n	4026c2 <send_0+0x6>
  4026c8:	233b      	movs	r3, #59	; 0x3b
	
	for(i=0; i<59; i++) 
	LED3_PIO->PIO_CODR = LED3_PIN_MASK;
  4026ca:	4903      	ldr	r1, [pc, #12]	; (4026d8 <send_0+0x1c>)
  4026cc:	2210      	movs	r2, #16
  4026ce:	634a      	str	r2, [r1, #52]	; 0x34
	for(i=0; i<59; i++) 
  4026d0:	3b01      	subs	r3, #1
  4026d2:	d1fc      	bne.n	4026ce <send_0+0x12>
	
}
  4026d4:	4770      	bx	lr
  4026d6:	bf00      	nop
  4026d8:	400e0e00 	.word	0x400e0e00

004026dc <send_1>:

void send_1(){
  4026dc:	2334      	movs	r3, #52	; 0x34
	int i = 0;
	for(i=0; i<52; i++) 
	LED3_PIO->PIO_SODR = LED3_PIN_MASK;
  4026de:	4906      	ldr	r1, [pc, #24]	; (4026f8 <send_1+0x1c>)
  4026e0:	2210      	movs	r2, #16
  4026e2:	630a      	str	r2, [r1, #48]	; 0x30
	for(i=0; i<52; i++) 
  4026e4:	3b01      	subs	r3, #1
  4026e6:	d1fc      	bne.n	4026e2 <send_1+0x6>
  4026e8:	232c      	movs	r3, #44	; 0x2c

	for(i=0; i<44; i++) 
	LED3_PIO->PIO_CODR = LED3_PIN_MASK;
  4026ea:	4903      	ldr	r1, [pc, #12]	; (4026f8 <send_1+0x1c>)
  4026ec:	2210      	movs	r2, #16
  4026ee:	634a      	str	r2, [r1, #52]	; 0x34
	for(i=0; i<44; i++) 
  4026f0:	3b01      	subs	r3, #1
  4026f2:	d1fc      	bne.n	4026ee <send_1+0x12>
	
}
  4026f4:	4770      	bx	lr
  4026f6:	bf00      	nop
  4026f8:	400e0e00 	.word	0x400e0e00

004026fc <reveal>:

void reveal(){
  4026fc:	b508      	push	{r3, lr}
	LED3_PIO->PIO_CODR = LED3_PIN_MASK;
  4026fe:	2210      	movs	r2, #16
  402700:	4b03      	ldr	r3, [pc, #12]	; (402710 <reveal+0x14>)
  402702:	635a      	str	r2, [r3, #52]	; 0x34
	delay_us(900);
  402704:	f24b 10cc 	movw	r0, #45516	; 0xb1cc
  402708:	4b02      	ldr	r3, [pc, #8]	; (402714 <reveal+0x18>)
  40270a:	4798      	blx	r3
  40270c:	bd08      	pop	{r3, pc}
  40270e:	bf00      	nop
  402710:	400e0e00 	.word	0x400e0e00
  402714:	20400001 	.word	0x20400001

00402718 <send_pixel>:
}


void send_pixel(uint32_t p){
  402718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40271a:	4605      	mov	r5, r0
	for (int i = 0; i < NUM_LEDS; i++){
  40271c:	2400      	movs	r4, #0
		if(p >> i & 0x00000001){
			send_1();
		}
		else{
			send_0();
  40271e:	4f07      	ldr	r7, [pc, #28]	; (40273c <send_pixel+0x24>)
			send_1();
  402720:	4e07      	ldr	r6, [pc, #28]	; (402740 <send_pixel+0x28>)
  402722:	e003      	b.n	40272c <send_pixel+0x14>
			send_0();
  402724:	47b8      	blx	r7
	for (int i = 0; i < NUM_LEDS; i++){
  402726:	3401      	adds	r4, #1
  402728:	2c18      	cmp	r4, #24
  40272a:	d006      	beq.n	40273a <send_pixel+0x22>
		if(p >> i & 0x00000001){
  40272c:	fa25 f304 	lsr.w	r3, r5, r4
  402730:	f013 0f01 	tst.w	r3, #1
  402734:	d0f6      	beq.n	402724 <send_pixel+0xc>
			send_1();
  402736:	47b0      	blx	r6
  402738:	e7f5      	b.n	402726 <send_pixel+0xe>
		}
	}	
}
  40273a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40273c:	004026bd 	.word	0x004026bd
  402740:	004026dd 	.word	0x004026dd

00402744 <reset>:

void reset(){
  402744:	b570      	push	{r4, r5, r6, lr}
  402746:	2418      	movs	r4, #24
	for(int i = 0; i < NUM_LEDS; i++){
		send_pixel(ERASE);
  402748:	2600      	movs	r6, #0
  40274a:	4d04      	ldr	r5, [pc, #16]	; (40275c <reset+0x18>)
  40274c:	4630      	mov	r0, r6
  40274e:	47a8      	blx	r5
	for(int i = 0; i < NUM_LEDS; i++){
  402750:	3c01      	subs	r4, #1
  402752:	d1fb      	bne.n	40274c <reset+0x8>
	}
	reveal();
  402754:	4b02      	ldr	r3, [pc, #8]	; (402760 <reset+0x1c>)
  402756:	4798      	blx	r3
  402758:	bd70      	pop	{r4, r5, r6, pc}
  40275a:	bf00      	nop
  40275c:	00402719 	.word	0x00402719
  402760:	004026fd 	.word	0x004026fd

00402764 <initialize_buffer>:
}

void initialize_buffer(){
	for(int i = 0; i < NUM_LEDS; i++){
  402764:	2300      	movs	r3, #0
		buffer[i] = ERASE;
  402766:	4904      	ldr	r1, [pc, #16]	; (402778 <initialize_buffer+0x14>)
  402768:	461a      	mov	r2, r3
  40276a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < NUM_LEDS; i++){
  40276e:	3301      	adds	r3, #1
  402770:	2b18      	cmp	r3, #24
  402772:	d1fa      	bne.n	40276a <initialize_buffer+0x6>
	}
}
  402774:	4770      	bx	lr
  402776:	bf00      	nop
  402778:	2040ca68 	.word	0x2040ca68

0040277c <update_buffer>:

void update_buffer(uint32_t rgb){
	for(int i = 0; i < NUM_LEDS; i++){
  40277c:	2300      	movs	r3, #0
		buffer[i] = rgb;
  40277e:	4a03      	ldr	r2, [pc, #12]	; (40278c <update_buffer+0x10>)
  402780:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	for(int i = 0; i < NUM_LEDS; i++){
  402784:	3301      	adds	r3, #1
  402786:	2b18      	cmp	r3, #24
  402788:	d1fa      	bne.n	402780 <update_buffer+0x4>
	}
}
  40278a:	4770      	bx	lr
  40278c:	2040ca68 	.word	0x2040ca68

00402790 <send_buffer>:

void send_buffer(){
  402790:	b570      	push	{r4, r5, r6, lr}
	reset();
  402792:	4b07      	ldr	r3, [pc, #28]	; (4027b0 <send_buffer+0x20>)
  402794:	4798      	blx	r3
	for(int i = 0; i < NUM_LEDS; i++){
  402796:	2400      	movs	r4, #0
		send_pixel(buffer[i]);
  402798:	4e06      	ldr	r6, [pc, #24]	; (4027b4 <send_buffer+0x24>)
  40279a:	4d07      	ldr	r5, [pc, #28]	; (4027b8 <send_buffer+0x28>)
  40279c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  4027a0:	47a8      	blx	r5
	for(int i = 0; i < NUM_LEDS; i++){
  4027a2:	3401      	adds	r4, #1
  4027a4:	2c18      	cmp	r4, #24
  4027a6:	d1f9      	bne.n	40279c <send_buffer+0xc>
	}
	reveal();
  4027a8:	4b04      	ldr	r3, [pc, #16]	; (4027bc <send_buffer+0x2c>)
  4027aa:	4798      	blx	r3
  4027ac:	bd70      	pop	{r4, r5, r6, pc}
  4027ae:	bf00      	nop
  4027b0:	00402745 	.word	0x00402745
  4027b4:	2040ca68 	.word	0x2040ca68
  4027b8:	00402719 	.word	0x00402719
  4027bc:	004026fd 	.word	0x004026fd

004027c0 <rgb>:
	}
}

uint32_t rgb (int r, int g, int b){
	uint32_t result = 0;
	result = b << 16 | g << 8 | r << 0;
  4027c0:	ea40 2001 	orr.w	r0, r0, r1, lsl #8
	return result;
	
}
  4027c4:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  4027c8:	4770      	bx	lr
	...

004027cc <chip_isr>:

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
  4027cc:	2810      	cmp	r0, #16
  4027ce:	d108      	bne.n	4027e2 <chip_isr+0x16>
  4027d0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4027d4:	d105      	bne.n	4027e2 <chip_isr+0x16>
{
  4027d6:	b508      	push	{r3, lr}
		if (gpfIsr) {
  4027d8:	4b02      	ldr	r3, [pc, #8]	; (4027e4 <chip_isr+0x18>)
  4027da:	681b      	ldr	r3, [r3, #0]
  4027dc:	b103      	cbz	r3, 4027e0 <chip_isr+0x14>
			gpfIsr();
  4027de:	4798      	blx	r3
  4027e0:	bd08      	pop	{r3, pc}
  4027e2:	4770      	bx	lr
  4027e4:	2040c334 	.word	0x2040c334

004027e8 <nm_bsp_sleep>:
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  4027e8:	b150      	cbz	r0, 402800 <nm_bsp_sleep+0x18>
{
  4027ea:	b570      	push	{r4, r5, r6, lr}
  4027ec:	1e44      	subs	r4, r0, #1
		delay_ms(4);
  4027ee:	4e05      	ldr	r6, [pc, #20]	; (402804 <nm_bsp_sleep+0x1c>)
  4027f0:	4d05      	ldr	r5, [pc, #20]	; (402808 <nm_bsp_sleep+0x20>)
  4027f2:	4630      	mov	r0, r6
  4027f4:	47a8      	blx	r5
	while(u32TimeMsec--) {
  4027f6:	3c01      	subs	r4, #1
  4027f8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4027fc:	d1f9      	bne.n	4027f2 <nm_bsp_sleep+0xa>
  4027fe:	bd70      	pop	{r4, r5, r6, pc}
  402800:	4770      	bx	lr
  402802:	bf00      	nop
  402804:	00031635 	.word	0x00031635
  402808:	20400001 	.word	0x20400001

0040280c <nm_bsp_reset>:
{
  40280c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402810:	4f09      	ldr	r7, [pc, #36]	; (402838 <nm_bsp_reset+0x2c>)
  402812:	f44f 3800 	mov.w	r8, #131072	; 0x20000
  402816:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  40281a:	4d08      	ldr	r5, [pc, #32]	; (40283c <nm_bsp_reset+0x30>)
  40281c:	2608      	movs	r6, #8
  40281e:	636e      	str	r6, [r5, #52]	; 0x34
	nm_bsp_sleep(100);
  402820:	2064      	movs	r0, #100	; 0x64
  402822:	4c07      	ldr	r4, [pc, #28]	; (402840 <nm_bsp_reset+0x34>)
  402824:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402826:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
	nm_bsp_sleep(100);
  40282a:	2064      	movs	r0, #100	; 0x64
  40282c:	47a0      	blx	r4
  40282e:	632e      	str	r6, [r5, #48]	; 0x30
	nm_bsp_sleep(100);
  402830:	2064      	movs	r0, #100	; 0x64
  402832:	47a0      	blx	r4
  402834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402838:	400e1200 	.word	0x400e1200
  40283c:	400e1000 	.word	0x400e1000
  402840:	004027e9 	.word	0x004027e9

00402844 <nm_bsp_init>:
{
  402844:	b510      	push	{r4, lr}
	gpfIsr = NULL;
  402846:	2200      	movs	r2, #0
  402848:	4b14      	ldr	r3, [pc, #80]	; (40289c <nm_bsp_init+0x58>)
  40284a:	601a      	str	r2, [r3, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40284c:	200a      	movs	r0, #10
  40284e:	4c14      	ldr	r4, [pc, #80]	; (4028a0 <nm_bsp_init+0x5c>)
  402850:	47a0      	blx	r4
  402852:	200b      	movs	r0, #11
  402854:	47a0      	blx	r4
  402856:	200c      	movs	r0, #12
  402858:	47a0      	blx	r4
  40285a:	2010      	movs	r0, #16
  40285c:	47a0      	blx	r4
  40285e:	2011      	movs	r0, #17
  402860:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402862:	4b10      	ldr	r3, [pc, #64]	; (4028a4 <nm_bsp_init+0x60>)
  402864:	2208      	movs	r2, #8
  402866:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402868:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40286c:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40286e:	4a0e      	ldr	r2, [pc, #56]	; (4028a8 <nm_bsp_init+0x64>)
  402870:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  402874:	6111      	str	r1, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402876:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40287a:	6311      	str	r1, [r2, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40287c:	2204      	movs	r2, #4
  40287e:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402880:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402884:	631a      	str	r2, [r3, #48]	; 0x30
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
  402886:	4b09      	ldr	r3, [pc, #36]	; (4028ac <nm_bsp_init+0x68>)
  402888:	681b      	ldr	r3, [r3, #0]
  40288a:	f013 0f01 	tst.w	r3, #1
  40288e:	d001      	beq.n	402894 <nm_bsp_init+0x50>
  402890:	4b06      	ldr	r3, [pc, #24]	; (4028ac <nm_bsp_init+0x68>)
  402892:	681b      	ldr	r3, [r3, #0]
	nm_bsp_reset();
  402894:	4b06      	ldr	r3, [pc, #24]	; (4028b0 <nm_bsp_init+0x6c>)
  402896:	4798      	blx	r3
}
  402898:	2000      	movs	r0, #0
  40289a:	bd10      	pop	{r4, pc}
  40289c:	2040c334 	.word	0x2040c334
  4028a0:	00405b9d 	.word	0x00405b9d
  4028a4:	400e1000 	.word	0x400e1000
  4028a8:	400e1200 	.word	0x400e1200
  4028ac:	e000e010 	.word	0xe000e010
  4028b0:	0040280d 	.word	0x0040280d

004028b4 <nm_bsp_register_isr>:
*	@brief	Register interrupt service routine
*	@param[IN]	pfIsr
*				Pointer to ISR handler
*/
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
  4028b4:	b530      	push	{r4, r5, lr}
  4028b6:	b083      	sub	sp, #12
	gpfIsr = pfIsr;
  4028b8:	4b14      	ldr	r3, [pc, #80]	; (40290c <nm_bsp_register_isr+0x58>)
  4028ba:	6018      	str	r0, [r3, #0]

	/* Configure PGIO pin for interrupt from SPI slave, used when slave has data to send. */
	pmc_enable_periph_clk(CONF_WINC_SPI_INT_PIO_ID);
  4028bc:	2010      	movs	r0, #16
  4028be:	4b14      	ldr	r3, [pc, #80]	; (402910 <nm_bsp_register_isr+0x5c>)
  4028c0:	4798      	blx	r3
	pio_configure_pin(CONF_WINC_SPI_INT_PIN, PIO_TYPE_PIO_INPUT);
  4028c2:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4028c6:	207c      	movs	r0, #124	; 0x7c
  4028c8:	4b12      	ldr	r3, [pc, #72]	; (402914 <nm_bsp_register_isr+0x60>)
  4028ca:	4798      	blx	r3
	pio_pull_up(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK, PIO_PULLUP);
  4028cc:	4c12      	ldr	r4, [pc, #72]	; (402918 <nm_bsp_register_isr+0x64>)
  4028ce:	2201      	movs	r2, #1
  4028d0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4028d4:	4620      	mov	r0, r4
  4028d6:	4b11      	ldr	r3, [pc, #68]	; (40291c <nm_bsp_register_isr+0x68>)
  4028d8:	4798      	blx	r3
	/*Interrupt on falling edge*/
	pio_handler_set(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_PIO_ID,
  4028da:	4b11      	ldr	r3, [pc, #68]	; (402920 <nm_bsp_register_isr+0x6c>)
  4028dc:	9300      	str	r3, [sp, #0]
  4028de:	2351      	movs	r3, #81	; 0x51
  4028e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4028e4:	2110      	movs	r1, #16
  4028e6:	4620      	mov	r0, r4
  4028e8:	4d0e      	ldr	r5, [pc, #56]	; (402924 <nm_bsp_register_isr+0x70>)
  4028ea:	47a8      	blx	r5
	CONF_WINC_SPI_INT_MASK, PIO_PULLUP | PIO_IT_FALL_EDGE, chip_isr);
	pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  4028ec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4028f0:	4620      	mov	r0, r4
  4028f2:	4b0d      	ldr	r3, [pc, #52]	; (402928 <nm_bsp_register_isr+0x74>)
  4028f4:	4798      	blx	r3
  4028f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4028fa:	4b0c      	ldr	r3, [pc, #48]	; (40292c <nm_bsp_register_isr+0x78>)
  4028fc:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ((IRQn_Type) CONF_WINC_SPI_INT_PIO_ID);
	pio_handler_set_priority(CONF_WINC_SPI_INT_PIO, (IRQn_Type)CONF_WINC_SPI_INT_PIO_ID,
  4028fe:	2200      	movs	r2, #0
  402900:	2110      	movs	r1, #16
  402902:	4620      	mov	r0, r4
  402904:	4b0a      	ldr	r3, [pc, #40]	; (402930 <nm_bsp_register_isr+0x7c>)
  402906:	4798      	blx	r3
			CONF_WINC_SPI_INT_PRIORITY);
}
  402908:	b003      	add	sp, #12
  40290a:	bd30      	pop	{r4, r5, pc}
  40290c:	2040c334 	.word	0x2040c334
  402910:	00405b9d 	.word	0x00405b9d
  402914:	004057a5 	.word	0x004057a5
  402918:	400e1400 	.word	0x400e1400
  40291c:	00405669 	.word	0x00405669
  402920:	004027cd 	.word	0x004027cd
  402924:	00405925 	.word	0x00405925
  402928:	00405795 	.word	0x00405795
  40292c:	e000e100 	.word	0xe000e100
  402930:	004059f9 	.word	0x004059f9

00402934 <nm_bsp_interrupt_ctrl>:
*	@brief	Enable/Disable interrupts
*	@param[IN]	u8Enable
*				'0' disable interrupts. '1' enable interrupts
*/
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
  402934:	b508      	push	{r3, lr}
	if (u8Enable) {
  402936:	b928      	cbnz	r0, 402944 <nm_bsp_interrupt_ctrl+0x10>
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
	}
	else {
		pio_disable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  402938:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40293c:	4804      	ldr	r0, [pc, #16]	; (402950 <nm_bsp_interrupt_ctrl+0x1c>)
  40293e:	4b05      	ldr	r3, [pc, #20]	; (402954 <nm_bsp_interrupt_ctrl+0x20>)
  402940:	4798      	blx	r3
  402942:	bd08      	pop	{r3, pc}
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  402944:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402948:	4801      	ldr	r0, [pc, #4]	; (402950 <nm_bsp_interrupt_ctrl+0x1c>)
  40294a:	4b03      	ldr	r3, [pc, #12]	; (402958 <nm_bsp_interrupt_ctrl+0x24>)
  40294c:	4798      	blx	r3
  40294e:	bd08      	pop	{r3, pc}
  402950:	400e1400 	.word	0x400e1400
  402954:	00405799 	.word	0x00405799
  402958:	00405795 	.word	0x00405795

0040295c <nm_bus_init>:
 *	@fn		nm_bus_init
 *	@brief	Initialize the bus wrapper
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_bus_init(void *pvinit)
{
  40295c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		base->PIO_PUDR = mask;
  40295e:	4c39      	ldr	r4, [pc, #228]	; (402a44 <nm_bus_init+0xe8>)
  402960:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  402964:	6621      	str	r1, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  402966:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40296a:	6561      	str	r1, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  40296c:	6261      	str	r1, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40296e:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  402972:	6f23      	ldr	r3, [r4, #112]	; 0x70
  402974:	430b      	orrs	r3, r1
  402976:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402978:	6f63      	ldr	r3, [r4, #116]	; 0x74
  40297a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  40297e:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUDR = mask;
  402980:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402984:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  402986:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  40298a:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  40298c:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40298e:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  402992:	6f23      	ldr	r3, [r4, #112]	; 0x70
  402994:	4313      	orrs	r3, r2
  402996:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  402998:	6f63      	ldr	r3, [r4, #116]	; 0x74
  40299a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  40299e:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUDR = mask;
  4029a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  4029a4:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4029a6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4029aa:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4029ac:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4029ae:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4029b2:	6f20      	ldr	r0, [r4, #112]	; 0x70
  4029b4:	4318      	orrs	r0, r3
  4029b6:	6720      	str	r0, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4029b8:	6f60      	ldr	r0, [r4, #116]	; 0x74
  4029ba:	f420 0080 	bic.w	r0, r0, #4194304	; 0x400000
  4029be:	6760      	str	r0, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4029c0:	6061      	str	r1, [r4, #4]
  4029c2:	6062      	str	r2, [r4, #4]
  4029c4:	6063      	str	r3, [r4, #4]
  4029c6:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
  4029ca:	6066      	str	r6, [r4, #4]
	ioport_disable_pin(CONF_WINC_SPI_MOSI_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CLK_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CS_GPIO);
	
	/* disable CS control by peripheral */
	PIOD->PIO_PER = (1<<25);
  4029cc:	6026      	str	r6, [r4, #0]
	PIOD->PIO_OER = (1<<25);
  4029ce:	6126      	str	r6, [r4, #16]
	SPI_DEASSERT_CS();
  4029d0:	6326      	str	r6, [r4, #48]	; 0x30

	spi_enable_clock(CONF_WINC_SPI);
  4029d2:	4d1d      	ldr	r5, [pc, #116]	; (402a48 <nm_bus_init+0xec>)
  4029d4:	4628      	mov	r0, r5
  4029d6:	4b1d      	ldr	r3, [pc, #116]	; (402a4c <nm_bus_init+0xf0>)
  4029d8:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4029da:	2302      	movs	r3, #2
  4029dc:	602b      	str	r3, [r5, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4029de:	2380      	movs	r3, #128	; 0x80
  4029e0:	602b      	str	r3, [r5, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4029e2:	686b      	ldr	r3, [r5, #4]
  4029e4:	f043 0301 	orr.w	r3, r3, #1
  4029e8:	606b      	str	r3, [r5, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4029ea:	686b      	ldr	r3, [r5, #4]
  4029ec:	f043 0310 	orr.w	r3, r3, #16
  4029f0:	606b      	str	r3, [r5, #4]
	spi_disable(CONF_WINC_SPI);
	spi_reset(CONF_WINC_SPI);
	spi_set_master_mode(CONF_WINC_SPI);
	spi_disable_mode_fault_detect(CONF_WINC_SPI);
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
  4029f2:	2101      	movs	r1, #1
  4029f4:	4628      	mov	r0, r5
  4029f6:	4b16      	ldr	r3, [pc, #88]	; (402a50 <nm_bus_init+0xf4>)
  4029f8:	4798      	blx	r3
	spi_set_clock_polarity(CONF_WINC_SPI,
  4029fa:	2200      	movs	r2, #0
  4029fc:	2101      	movs	r1, #1
  4029fe:	4628      	mov	r0, r5
  402a00:	4b14      	ldr	r3, [pc, #80]	; (402a54 <nm_bus_init+0xf8>)
  402a02:	4798      	blx	r3
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
  402a04:	2201      	movs	r2, #1
  402a06:	4611      	mov	r1, r2
  402a08:	4628      	mov	r0, r5
  402a0a:	4b13      	ldr	r3, [pc, #76]	; (402a58 <nm_bus_init+0xfc>)
  402a0c:	4798      	blx	r3
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  402a0e:	2200      	movs	r2, #0
  402a10:	2101      	movs	r1, #1
  402a12:	4628      	mov	r0, r5
  402a14:	4b11      	ldr	r3, [pc, #68]	; (402a5c <nm_bus_init+0x100>)
  402a16:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
			spi_calc_baudrate_div(CONF_WINC_SPI_CLOCK, sysclk_get_cpu_hz()));
  402a18:	4911      	ldr	r1, [pc, #68]	; (402a60 <nm_bus_init+0x104>)
  402a1a:	4812      	ldr	r0, [pc, #72]	; (402a64 <nm_bus_init+0x108>)
  402a1c:	4b12      	ldr	r3, [pc, #72]	; (402a68 <nm_bus_init+0x10c>)
  402a1e:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
  402a20:	b2c2      	uxtb	r2, r0
  402a22:	2101      	movs	r1, #1
  402a24:	4628      	mov	r0, r5
  402a26:	4b11      	ldr	r3, [pc, #68]	; (402a6c <nm_bus_init+0x110>)
  402a28:	4798      	blx	r3
	spi_set_transfer_delay(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_DLYBS,
  402a2a:	2300      	movs	r3, #0
  402a2c:	461a      	mov	r2, r3
  402a2e:	2101      	movs	r1, #1
  402a30:	4628      	mov	r0, r5
  402a32:	4f0f      	ldr	r7, [pc, #60]	; (402a70 <nm_bus_init+0x114>)
  402a34:	47b8      	blx	r7
	p_spi->SPI_CR = SPI_CR_SPIEN;
  402a36:	2301      	movs	r3, #1
  402a38:	602b      	str	r3, [r5, #0]
			CONF_WINC_SPI_DLYBCT);
	spi_enable(CONF_WINC_SPI);
	
	SPI_DEASSERT_CS();
  402a3a:	6326      	str	r6, [r4, #48]	; 0x30
	nm_bsp_reset();
  402a3c:	4b0d      	ldr	r3, [pc, #52]	; (402a74 <nm_bus_init+0x118>)
  402a3e:	4798      	blx	r3
#endif
	return result;
}
  402a40:	2000      	movs	r0, #0
  402a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402a44:	400e1400 	.word	0x400e1400
  402a48:	40008000 	.word	0x40008000
  402a4c:	00405bf1 	.word	0x00405bf1
  402a50:	00405c1d 	.word	0x00405c1d
  402a54:	00405c97 	.word	0x00405c97
  402a58:	00405cb5 	.word	0x00405cb5
  402a5c:	00405cd3 	.word	0x00405cd3
  402a60:	11e1a300 	.word	0x11e1a300
  402a64:	02dc6c00 	.word	0x02dc6c00
  402a68:	00405ce7 	.word	0x00405ce7
  402a6c:	00405cfd 	.word	0x00405cfd
  402a70:	00405d25 	.word	0x00405d25
  402a74:	0040280d 	.word	0x0040280d

00402a78 <nm_bus_ioctl>:
 *					Arbitrary parameter depenging on IOCTL
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 *	@note	For SPI only, it's important to be able to send/receive at the same time
 */
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
  402a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a7c:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
  402a7e:	2803      	cmp	r0, #3
  402a80:	d144      	bne.n	402b0c <nm_bus_ioctl+0x94>
		}
		break;
#elif CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
  402a82:	680e      	ldr	r6, [r1, #0]
  402a84:	684d      	ldr	r5, [r1, #4]
  402a86:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
  402a88:	2300      	movs	r3, #0
  402a8a:	f88d 3004 	strb.w	r3, [sp, #4]
	uint16_t rxd_data = 0;
  402a8e:	f8ad 3006 	strh.w	r3, [sp, #6]
	if (!pu8Mosi) {
  402a92:	b186      	cbz	r6, 402ab6 <nm_bus_ioctl+0x3e>
	else if(!pu8Miso) {
  402a94:	2d00      	cmp	r5, #0
  402a96:	d136      	bne.n	402b06 <nm_bus_ioctl+0x8e>
		u8SkipMiso = 1;
  402a98:	f04f 0801 	mov.w	r8, #1
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  402a9c:	4699      	mov	r9, r3
		pu8Miso = &u8Dummy;
  402a9e:	ad01      	add	r5, sp, #4
	SPI_ASSERT_CS();
  402aa0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  402aa4:	4b21      	ldr	r3, [pc, #132]	; (402b2c <nm_bus_ioctl+0xb4>)
  402aa6:	635a      	str	r2, [r3, #52]	; 0x34
	while (u16Sz) {
  402aa8:	b32c      	cbz	r4, 402af6 <nm_bus_ioctl+0x7e>
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  402aaa:	4f21      	ldr	r7, [pc, #132]	; (402b30 <nm_bus_ioctl+0xb8>)
  402aac:	f8df b09c 	ldr.w	fp, [pc, #156]	; 402b4c <nm_bus_ioctl+0xd4>
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  402ab0:	f8df a09c 	ldr.w	sl, [pc, #156]	; 402b50 <nm_bus_ioctl+0xd8>
  402ab4:	e006      	b.n	402ac4 <nm_bus_ioctl+0x4c>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  402ab6:	f04f 0800 	mov.w	r8, #0
		u8SkipMosi = 1;
  402aba:	f04f 0901 	mov.w	r9, #1
		pu8Mosi = &u8Dummy;
  402abe:	ae01      	add	r6, sp, #4
  402ac0:	e7ee      	b.n	402aa0 <nm_bus_ioctl+0x28>
	while (u16Sz) {
  402ac2:	b1c4      	cbz	r4, 402af6 <nm_bus_ioctl+0x7e>
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  402ac4:	2300      	movs	r3, #0
  402ac6:	461a      	mov	r2, r3
  402ac8:	7831      	ldrb	r1, [r6, #0]
  402aca:	4638      	mov	r0, r7
  402acc:	47d8      	blx	fp
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  402ace:	f10d 0205 	add.w	r2, sp, #5
  402ad2:	f10d 0106 	add.w	r1, sp, #6
  402ad6:	4638      	mov	r0, r7
  402ad8:	47d0      	blx	sl
		*pu8Miso = rxd_data;
  402ada:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  402ade:	702b      	strb	r3, [r5, #0]
		u16Sz--;
  402ae0:	3c01      	subs	r4, #1
  402ae2:	b2a4      	uxth	r4, r4
		if (!u8SkipMiso)
  402ae4:	f1b8 0f00 	cmp.w	r8, #0
  402ae8:	d100      	bne.n	402aec <nm_bus_ioctl+0x74>
			pu8Miso++;
  402aea:	3501      	adds	r5, #1
		if (!u8SkipMosi)
  402aec:	f1b9 0f00 	cmp.w	r9, #0
  402af0:	d1e7      	bne.n	402ac2 <nm_bus_ioctl+0x4a>
			pu8Mosi++;
  402af2:	3601      	adds	r6, #1
  402af4:	e7e5      	b.n	402ac2 <nm_bus_ioctl+0x4a>
	SPI_DEASSERT_CS();
  402af6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  402afa:	4b0c      	ldr	r3, [pc, #48]	; (402b2c <nm_bus_ioctl+0xb4>)
  402afc:	631a      	str	r2, [r3, #48]	; 0x30
	return M2M_SUCCESS;
  402afe:	2000      	movs	r0, #0
			M2M_ERR("Invalid IOCTL command!\n");
			break;
	}

	return s8Ret;
}
  402b00:	b003      	add	sp, #12
  402b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return M2M_ERR_BUS_FAIL;
  402b06:	f06f 0005 	mvn.w	r0, #5
		break;
  402b0a:	e7f9      	b.n	402b00 <nm_bus_ioctl+0x88>
			M2M_ERR("Invalid IOCTL command!\n");
  402b0c:	f240 121f 	movw	r2, #287	; 0x11f
  402b10:	4908      	ldr	r1, [pc, #32]	; (402b34 <nm_bus_ioctl+0xbc>)
  402b12:	4809      	ldr	r0, [pc, #36]	; (402b38 <nm_bus_ioctl+0xc0>)
  402b14:	4b09      	ldr	r3, [pc, #36]	; (402b3c <nm_bus_ioctl+0xc4>)
  402b16:	4798      	blx	r3
  402b18:	4809      	ldr	r0, [pc, #36]	; (402b40 <nm_bus_ioctl+0xc8>)
  402b1a:	4b0a      	ldr	r3, [pc, #40]	; (402b44 <nm_bus_ioctl+0xcc>)
  402b1c:	4798      	blx	r3
  402b1e:	200d      	movs	r0, #13
  402b20:	4b09      	ldr	r3, [pc, #36]	; (402b48 <nm_bus_ioctl+0xd0>)
  402b22:	4798      	blx	r3
			s8Ret = -1;
  402b24:	f04f 30ff 	mov.w	r0, #4294967295
			break;
  402b28:	e7ea      	b.n	402b00 <nm_bus_ioctl+0x88>
  402b2a:	bf00      	nop
  402b2c:	400e1400 	.word	0x400e1400
  402b30:	40008000 	.word	0x40008000
  402b34:	0040cb98 	.word	0x0040cb98
  402b38:	0040cba8 	.word	0x0040cba8
  402b3c:	00407719 	.word	0x00407719
  402b40:	0040cbbc 	.word	0x0040cbbc
  402b44:	004077f1 	.word	0x004077f1
  402b48:	00407741 	.word	0x00407741
  402b4c:	00405c63 	.word	0x00405c63
  402b50:	00405c33 	.word	0x00405c33

00402b54 <nm_bus_deinit>:
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  402b54:	2202      	movs	r2, #2
  402b56:	4b0e      	ldr	r3, [pc, #56]	; (402b90 <nm_bus_deinit+0x3c>)
  402b58:	601a      	str	r2, [r3, #0]
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402b5a:	f503 2359 	add.w	r3, r3, #888832	; 0xd9000
  402b5e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  402b62:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402b66:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402b68:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402b6c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  402b70:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402b72:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402b76:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402b7a:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402b7c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402b80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  402b84:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402b86:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(CONF_WINC_SPI_MOSI_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_MISO_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CLK_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CS_GPIO, IOPORT_DIR_INPUT);
	return M2M_SUCCESS;
}
  402b8a:	2000      	movs	r0, #0
  402b8c:	4770      	bx	lr
  402b8e:	bf00      	nop
  402b90:	40008000 	.word	0x40008000

00402b94 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
  402b94:	b13a      	cbz	r2, 402ba6 <m2m_memcpy+0x12>
  402b96:	3901      	subs	r1, #1
  402b98:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
  402b9a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  402b9e:	f800 3b01 	strb.w	r3, [r0], #1
		pDst++;
		pSrc++;
	}while(--sz);
  402ba2:	4290      	cmp	r0, r2
  402ba4:	d1f9      	bne.n	402b9a <m2m_memcpy+0x6>
  402ba6:	4770      	bx	lr

00402ba8 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
  402ba8:	b122      	cbz	r2, 402bb4 <m2m_memset+0xc>
  402baa:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
  402bac:	f800 1b01 	strb.w	r1, [r0], #1
		pBuf++;
	}while(--sz);
  402bb0:	4290      	cmp	r0, r2
  402bb2:	d1fb      	bne.n	402bac <m2m_memset+0x4>
  402bb4:	4770      	bx	lr

00402bb6 <m2m_strlen>:
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
  402bb6:	7803      	ldrb	r3, [r0, #0]
  402bb8:	b143      	cbz	r3, 402bcc <m2m_strlen+0x16>
  402bba:	2300      	movs	r3, #0
	{
		u16StrLen ++;
  402bbc:	3301      	adds	r3, #1
  402bbe:	b29b      	uxth	r3, r3
	while(*pcStr)
  402bc0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  402bc4:	2a00      	cmp	r2, #0
  402bc6:	d1f9      	bne.n	402bbc <m2m_strlen+0x6>
		pcStr++;
	}
	return u16StrLen;
}
  402bc8:	4618      	mov	r0, r3
  402bca:	4770      	bx	lr
	uint16	u16StrLen = 0;
  402bcc:	2300      	movs	r3, #0
  402bce:	e7fb      	b.n	402bc8 <m2m_strlen+0x12>

00402bd0 <isr>:
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
	gu8Interrupt++;
  402bd0:	4a02      	ldr	r2, [pc, #8]	; (402bdc <isr+0xc>)
  402bd2:	7813      	ldrb	r3, [r2, #0]
  402bd4:	3301      	adds	r3, #1
  402bd6:	b2db      	uxtb	r3, r3
  402bd8:	7013      	strb	r3, [r2, #0]
  402bda:	4770      	bx	lr
  402bdc:	2040c33b 	.word	0x2040c33b

00402be0 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  402be0:	4770      	bx	lr
	...

00402be4 <hif_set_rx_done>:
{
  402be4:	b500      	push	{lr}
  402be6:	b083      	sub	sp, #12
	nm_bsp_interrupt_ctrl(1);
  402be8:	2001      	movs	r0, #1
  402bea:	4b0b      	ldr	r3, [pc, #44]	; (402c18 <hif_set_rx_done+0x34>)
  402bec:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  402bee:	a901      	add	r1, sp, #4
  402bf0:	f241 0070 	movw	r0, #4208	; 0x1070
  402bf4:	4b09      	ldr	r3, [pc, #36]	; (402c1c <hif_set_rx_done+0x38>)
  402bf6:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  402bf8:	4603      	mov	r3, r0
  402bfa:	b118      	cbz	r0, 402c04 <hif_set_rx_done+0x20>
}
  402bfc:	4618      	mov	r0, r3
  402bfe:	b003      	add	sp, #12
  402c00:	f85d fb04 	ldr.w	pc, [sp], #4
	reg |= (1<<1);
  402c04:	9901      	ldr	r1, [sp, #4]
  402c06:	f041 0102 	orr.w	r1, r1, #2
  402c0a:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  402c0c:	f241 0070 	movw	r0, #4208	; 0x1070
  402c10:	4b03      	ldr	r3, [pc, #12]	; (402c20 <hif_set_rx_done+0x3c>)
  402c12:	4798      	blx	r3
  402c14:	4603      	mov	r3, r0
  402c16:	e7f1      	b.n	402bfc <hif_set_rx_done+0x18>
  402c18:	00402935 	.word	0x00402935
  402c1c:	00403f71 	.word	0x00403f71
  402c20:	00403f7d 	.word	0x00403f7d

00402c24 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
  402c24:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	if(gu8ChipSleep == 0)
  402c26:	4b12      	ldr	r3, [pc, #72]	; (402c70 <hif_chip_wake+0x4c>)
  402c28:	781b      	ldrb	r3, [r3, #0]
  402c2a:	b94b      	cbnz	r3, 402c40 <hif_chip_wake+0x1c>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  402c2c:	4b11      	ldr	r3, [pc, #68]	; (402c74 <hif_chip_wake+0x50>)
  402c2e:	781b      	ldrb	r3, [r3, #0]
  402c30:	b2db      	uxtb	r3, r3
  402c32:	2b03      	cmp	r3, #3
  402c34:	d00c      	beq.n	402c50 <hif_chip_wake+0x2c>
  402c36:	4b0f      	ldr	r3, [pc, #60]	; (402c74 <hif_chip_wake+0x50>)
  402c38:	781b      	ldrb	r3, [r3, #0]
  402c3a:	b2db      	uxtb	r3, r3
  402c3c:	2b04      	cmp	r3, #4
  402c3e:	d007      	beq.n	402c50 <hif_chip_wake+0x2c>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
  402c40:	4a0b      	ldr	r2, [pc, #44]	; (402c70 <hif_chip_wake+0x4c>)
  402c42:	7813      	ldrb	r3, [r2, #0]
  402c44:	3301      	adds	r3, #1
  402c46:	b2db      	uxtb	r3, r3
  402c48:	7013      	strb	r3, [r2, #0]
  402c4a:	2300      	movs	r3, #0
ERR1:
	return ret;
}
  402c4c:	4618      	mov	r0, r3
  402c4e:	bd08      	pop	{r3, pc}
			ret = nm_clkless_wake();
  402c50:	4b09      	ldr	r3, [pc, #36]	; (402c78 <hif_chip_wake+0x54>)
  402c52:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  402c54:	4603      	mov	r3, r0
  402c56:	2800      	cmp	r0, #0
  402c58:	d1f8      	bne.n	402c4c <hif_chip_wake+0x28>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
  402c5a:	f245 6178 	movw	r1, #22136	; 0x5678
  402c5e:	f241 0074 	movw	r0, #4212	; 0x1074
  402c62:	4b06      	ldr	r3, [pc, #24]	; (402c7c <hif_chip_wake+0x58>)
  402c64:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  402c66:	4603      	mov	r3, r0
  402c68:	2800      	cmp	r0, #0
  402c6a:	d0e9      	beq.n	402c40 <hif_chip_wake+0x1c>
  402c6c:	e7ee      	b.n	402c4c <hif_chip_wake+0x28>
  402c6e:	bf00      	nop
  402c70:	2040c339 	.word	0x2040c339
  402c74:	2040c338 	.word	0x2040c338
  402c78:	00403ac1 	.word	0x00403ac1
  402c7c:	00403f7d 	.word	0x00403f7d

00402c80 <hif_chip_sleep>:

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;

	if(gu8ChipSleep >= 1)
  402c80:	4b1e      	ldr	r3, [pc, #120]	; (402cfc <hif_chip_sleep+0x7c>)
  402c82:	781b      	ldrb	r3, [r3, #0]
  402c84:	b123      	cbz	r3, 402c90 <hif_chip_sleep+0x10>
	{
		gu8ChipSleep--;
  402c86:	4a1d      	ldr	r2, [pc, #116]	; (402cfc <hif_chip_sleep+0x7c>)
  402c88:	7813      	ldrb	r3, [r2, #0]
  402c8a:	3b01      	subs	r3, #1
  402c8c:	b2db      	uxtb	r3, r3
  402c8e:	7013      	strb	r3, [r2, #0]
	}
	
	if(gu8ChipSleep == 0)
  402c90:	4b1a      	ldr	r3, [pc, #104]	; (402cfc <hif_chip_sleep+0x7c>)
  402c92:	781b      	ldrb	r3, [r3, #0]
  402c94:	2b00      	cmp	r3, #0
  402c96:	d12e      	bne.n	402cf6 <hif_chip_sleep+0x76>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  402c98:	4b19      	ldr	r3, [pc, #100]	; (402d00 <hif_chip_sleep+0x80>)
  402c9a:	781b      	ldrb	r3, [r3, #0]
  402c9c:	b2db      	uxtb	r3, r3
  402c9e:	2b03      	cmp	r3, #3
  402ca0:	d006      	beq.n	402cb0 <hif_chip_sleep+0x30>
  402ca2:	4b17      	ldr	r3, [pc, #92]	; (402d00 <hif_chip_sleep+0x80>)
  402ca4:	781b      	ldrb	r3, [r3, #0]
  402ca6:	b2db      	uxtb	r3, r3
  402ca8:	2b04      	cmp	r3, #4
  402caa:	d001      	beq.n	402cb0 <hif_chip_sleep+0x30>
	sint8 ret = M2M_SUCCESS;
  402cac:	2300      	movs	r3, #0
  402cae:	e023      	b.n	402cf8 <hif_chip_sleep+0x78>
{
  402cb0:	b500      	push	{lr}
  402cb2:	b083      	sub	sp, #12
		{
			uint32 reg = 0;
  402cb4:	2300      	movs	r3, #0
  402cb6:	9301      	str	r3, [sp, #4]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
  402cb8:	f244 3121 	movw	r1, #17185	; 0x4321
  402cbc:	f241 0074 	movw	r0, #4212	; 0x1074
  402cc0:	4b10      	ldr	r3, [pc, #64]	; (402d04 <hif_chip_sleep+0x84>)
  402cc2:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  402cc4:	4603      	mov	r3, r0
  402cc6:	b118      	cbz	r0, 402cd0 <hif_chip_sleep+0x50>
		{
		}
	}
ERR1:
	return ret;
}
  402cc8:	4618      	mov	r0, r3
  402cca:	b003      	add	sp, #12
  402ccc:	f85d fb04 	ldr.w	pc, [sp], #4
			ret = nm_read_reg_with_ret(0x1, &reg);
  402cd0:	a901      	add	r1, sp, #4
  402cd2:	2001      	movs	r0, #1
  402cd4:	4b0c      	ldr	r3, [pc, #48]	; (402d08 <hif_chip_sleep+0x88>)
  402cd6:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  402cd8:	4603      	mov	r3, r0
  402cda:	2800      	cmp	r0, #0
  402cdc:	d1f4      	bne.n	402cc8 <hif_chip_sleep+0x48>
			if(reg&0x2)
  402cde:	9901      	ldr	r1, [sp, #4]
  402ce0:	f011 0f02 	tst.w	r1, #2
  402ce4:	d0f0      	beq.n	402cc8 <hif_chip_sleep+0x48>
				reg &=~(1 << 1);
  402ce6:	f021 0102 	bic.w	r1, r1, #2
  402cea:	9101      	str	r1, [sp, #4]
				ret = nm_write_reg(0x1, reg);
  402cec:	2001      	movs	r0, #1
  402cee:	4b05      	ldr	r3, [pc, #20]	; (402d04 <hif_chip_sleep+0x84>)
  402cf0:	4798      	blx	r3
  402cf2:	4603      	mov	r3, r0
  402cf4:	e7e8      	b.n	402cc8 <hif_chip_sleep+0x48>
	sint8 ret = M2M_SUCCESS;
  402cf6:	2300      	movs	r3, #0
}
  402cf8:	4618      	mov	r0, r3
  402cfa:	4770      	bx	lr
  402cfc:	2040c339 	.word	0x2040c339
  402d00:	2040c338 	.word	0x2040c338
  402d04:	00403f7d 	.word	0x00403f7d
  402d08:	00403f71 	.word	0x00403f71

00402d0c <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
  402d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d10:	b087      	sub	sp, #28
  402d12:	4607      	mov	r7, r0
  402d14:	4688      	mov	r8, r1
  402d16:	4692      	mov	sl, r2
  402d18:	4699      	mov	r9, r3
  402d1a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  402d1c:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
  402d20:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
  402d24:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  402d28:	f88d 3015 	strb.w	r3, [sp, #21]
	strHif.u8Gid		= u8Gid;
  402d2c:	f88d 0014 	strb.w	r0, [sp, #20]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
  402d30:	2308      	movs	r3, #8
  402d32:	f8ad 3016 	strh.w	r3, [sp, #22]
	if(pu8DataBuf != NULL)
  402d36:	2c00      	cmp	r4, #0
  402d38:	f000 809f 	beq.w	402e7a <hif_send+0x16e>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
  402d3c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  402d40:	fa16 f383 	uxtah	r3, r6, r3
  402d44:	442b      	add	r3, r5
  402d46:	b29b      	uxth	r3, r3
  402d48:	f8ad 3016 	strh.w	r3, [sp, #22]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
  402d4c:	4b5d      	ldr	r3, [pc, #372]	; (402ec4 <hif_send+0x1b8>)
  402d4e:	4798      	blx	r3
	if(ret == M2M_SUCCESS)
  402d50:	4683      	mov	fp, r0
  402d52:	2800      	cmp	r0, #0
  402d54:	f040 80a2 	bne.w	402e9c <hif_send+0x190>
	{
		volatile uint32 reg, dma_addr = 0;
  402d58:	2300      	movs	r3, #0
  402d5a:	9303      	str	r3, [sp, #12]
		volatile uint16 cnt = 0;
  402d5c:	f8ad 3006 	strh.w	r3, [sp, #6]

		reg = 0UL;
  402d60:	9302      	str	r3, [sp, #8]
		reg |= (uint32)u8Gid;
  402d62:	9b02      	ldr	r3, [sp, #8]
  402d64:	431f      	orrs	r7, r3
  402d66:	9702      	str	r7, [sp, #8]
		reg |= ((uint32)u8Opcode<<8);
  402d68:	9b02      	ldr	r3, [sp, #8]
  402d6a:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  402d6e:	9302      	str	r3, [sp, #8]
		reg |= ((uint32)strHif.u16Length<<16);
  402d70:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  402d74:	9b02      	ldr	r3, [sp, #8]
  402d76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  402d7a:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(NMI_STATE_REG,reg);
  402d7c:	9902      	ldr	r1, [sp, #8]
  402d7e:	f241 008c 	movw	r0, #4236	; 0x108c
  402d82:	4b51      	ldr	r3, [pc, #324]	; (402ec8 <hif_send+0x1bc>)
  402d84:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  402d86:	4683      	mov	fp, r0
  402d88:	2800      	cmp	r0, #0
  402d8a:	f040 8093 	bne.w	402eb4 <hif_send+0x1a8>


		reg = 0;
  402d8e:	2300      	movs	r3, #0
  402d90:	9302      	str	r3, [sp, #8]
		reg |= (1<<1);
  402d92:	9b02      	ldr	r3, [sp, #8]
  402d94:	f043 0302 	orr.w	r3, r3, #2
  402d98:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
  402d9a:	9902      	ldr	r1, [sp, #8]
  402d9c:	f241 0078 	movw	r0, #4216	; 0x1078
  402da0:	4b49      	ldr	r3, [pc, #292]	; (402ec8 <hif_send+0x1bc>)
  402da2:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  402da4:	4683      	mov	fp, r0
  402da6:	2800      	cmp	r0, #0
  402da8:	f040 8084 	bne.w	402eb4 <hif_send+0x1a8>
		dma_addr = 0;
  402dac:	2300      	movs	r3, #0
  402dae:	9303      	str	r3, [sp, #12]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  402db0:	f8ad 3006 	strh.w	r3, [sp, #6]
  402db4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  402db8:	b29b      	uxth	r3, r3
  402dba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  402dbe:	d216      	bcs.n	402dee <hif_send+0xe2>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
  402dc0:	f241 0878 	movw	r8, #4216	; 0x1078
  402dc4:	4f41      	ldr	r7, [pc, #260]	; (402ecc <hif_send+0x1c0>)
  402dc6:	a902      	add	r1, sp, #8
  402dc8:	4640      	mov	r0, r8
  402dca:	47b8      	blx	r7
			if(ret != M2M_SUCCESS) break;
  402dcc:	b978      	cbnz	r0, 402dee <hif_send+0xe2>
			if (!(reg & 0x2))
  402dce:	9b02      	ldr	r3, [sp, #8]
  402dd0:	f013 0f02 	tst.w	r3, #2
  402dd4:	d059      	beq.n	402e8a <hif_send+0x17e>
		for(cnt = 0; cnt < 1000; cnt ++)
  402dd6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  402dda:	3301      	adds	r3, #1
  402ddc:	b29b      	uxth	r3, r3
  402dde:	f8ad 3006 	strh.w	r3, [sp, #6]
  402de2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  402de6:	b29b      	uxth	r3, r3
  402de8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  402dec:	d3eb      	bcc.n	402dc6 <hif_send+0xba>
				break;
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
  402dee:	9b03      	ldr	r3, [sp, #12]
  402df0:	2b00      	cmp	r3, #0
  402df2:	d063      	beq.n	402ebc <hif_send+0x1b0>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
  402df4:	9b03      	ldr	r3, [sp, #12]
  402df6:	9304      	str	r3, [sp, #16]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
  402df8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  402dfc:	b29b      	uxth	r3, r3
  402dfe:	f8ad 3016 	strh.w	r3, [sp, #22]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
  402e02:	9804      	ldr	r0, [sp, #16]
  402e04:	2208      	movs	r2, #8
  402e06:	a905      	add	r1, sp, #20
  402e08:	4b31      	ldr	r3, [pc, #196]	; (402ed0 <hif_send+0x1c4>)
  402e0a:	4798      	blx	r3
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
  402e0c:	4683      	mov	fp, r0
  402e0e:	2800      	cmp	r0, #0
  402e10:	d150      	bne.n	402eb4 <hif_send+0x1a8>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
  402e12:	9b04      	ldr	r3, [sp, #16]
  402e14:	3308      	adds	r3, #8
  402e16:	9304      	str	r3, [sp, #16]
			if(pu8CtrlBuf != NULL)
  402e18:	f1ba 0f00 	cmp.w	sl, #0
  402e1c:	d00a      	beq.n	402e34 <hif_send+0x128>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
  402e1e:	9804      	ldr	r0, [sp, #16]
  402e20:	464a      	mov	r2, r9
  402e22:	4651      	mov	r1, sl
  402e24:	4b2a      	ldr	r3, [pc, #168]	; (402ed0 <hif_send+0x1c4>)
  402e26:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  402e28:	4683      	mov	fp, r0
  402e2a:	2800      	cmp	r0, #0
  402e2c:	d142      	bne.n	402eb4 <hif_send+0x1a8>
				u32CurrAddr += u16CtrlBufSize;
  402e2e:	9b04      	ldr	r3, [sp, #16]
  402e30:	444b      	add	r3, r9
  402e32:	9304      	str	r3, [sp, #16]
			}
			if(pu8DataBuf != NULL)
  402e34:	b17c      	cbz	r4, 402e56 <hif_send+0x14a>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
  402e36:	9b04      	ldr	r3, [sp, #16]
  402e38:	eba5 0509 	sub.w	r5, r5, r9
  402e3c:	441d      	add	r5, r3
  402e3e:	9504      	str	r5, [sp, #16]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
  402e40:	9804      	ldr	r0, [sp, #16]
  402e42:	4632      	mov	r2, r6
  402e44:	4621      	mov	r1, r4
  402e46:	4b22      	ldr	r3, [pc, #136]	; (402ed0 <hif_send+0x1c4>)
  402e48:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  402e4a:	4683      	mov	fp, r0
  402e4c:	2800      	cmp	r0, #0
  402e4e:	d131      	bne.n	402eb4 <hif_send+0x1a8>
				u32CurrAddr += u16DataSize;
  402e50:	9b04      	ldr	r3, [sp, #16]
  402e52:	441e      	add	r6, r3
  402e54:	9604      	str	r6, [sp, #16]
			}

			reg = dma_addr << 2;
  402e56:	9b03      	ldr	r3, [sp, #12]
  402e58:	009b      	lsls	r3, r3, #2
  402e5a:	9302      	str	r3, [sp, #8]
			reg |= (1 << 1);
  402e5c:	9b02      	ldr	r3, [sp, #8]
  402e5e:	f043 0302 	orr.w	r3, r3, #2
  402e62:	9302      	str	r3, [sp, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
  402e64:	9902      	ldr	r1, [sp, #8]
  402e66:	f241 006c 	movw	r0, #4204	; 0x106c
  402e6a:	4b17      	ldr	r3, [pc, #92]	; (402ec8 <hif_send+0x1bc>)
  402e6c:	4798      	blx	r3
			if(M2M_SUCCESS != ret) goto ERR1;
  402e6e:	4683      	mov	fp, r0
  402e70:	bb00      	cbnz	r0, 402eb4 <hif_send+0x1a8>
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
		goto ERR1;
	}
	ret = hif_chip_sleep();
  402e72:	4b18      	ldr	r3, [pc, #96]	; (402ed4 <hif_send+0x1c8>)
  402e74:	4798      	blx	r3
  402e76:	4683      	mov	fp, r0
  402e78:	e01c      	b.n	402eb4 <hif_send+0x1a8>
		strHif.u16Length += u16CtrlBufSize;
  402e7a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  402e7e:	fa19 f383 	uxtah	r3, r9, r3
  402e82:	b29b      	uxth	r3, r3
  402e84:	f8ad 3016 	strh.w	r3, [sp, #22]
  402e88:	e760      	b.n	402d4c <hif_send+0x40>
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
  402e8a:	a903      	add	r1, sp, #12
  402e8c:	4812      	ldr	r0, [pc, #72]	; (402ed8 <hif_send+0x1cc>)
  402e8e:	4b0f      	ldr	r3, [pc, #60]	; (402ecc <hif_send+0x1c0>)
  402e90:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  402e92:	2800      	cmp	r0, #0
  402e94:	d0ab      	beq.n	402dee <hif_send+0xe2>
					dma_addr = 0;
  402e96:	2300      	movs	r3, #0
  402e98:	9303      	str	r3, [sp, #12]
  402e9a:	e7a8      	b.n	402dee <hif_send+0xe2>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
  402e9c:	f240 129f 	movw	r2, #415	; 0x19f
  402ea0:	490e      	ldr	r1, [pc, #56]	; (402edc <hif_send+0x1d0>)
  402ea2:	480f      	ldr	r0, [pc, #60]	; (402ee0 <hif_send+0x1d4>)
  402ea4:	4b0f      	ldr	r3, [pc, #60]	; (402ee4 <hif_send+0x1d8>)
  402ea6:	4798      	blx	r3
  402ea8:	480f      	ldr	r0, [pc, #60]	; (402ee8 <hif_send+0x1dc>)
  402eaa:	4b10      	ldr	r3, [pc, #64]	; (402eec <hif_send+0x1e0>)
  402eac:	4798      	blx	r3
  402eae:	200d      	movs	r0, #13
  402eb0:	4b0f      	ldr	r3, [pc, #60]	; (402ef0 <hif_send+0x1e4>)
  402eb2:	4798      	blx	r3

ERR1:
	return ret;
}
  402eb4:	4658      	mov	r0, fp
  402eb6:	b007      	add	sp, #28
  402eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ret =  M2M_ERR_MEM_ALLOC;
  402ebc:	f06f 0b02 	mvn.w	fp, #2
  402ec0:	e7f8      	b.n	402eb4 <hif_send+0x1a8>
  402ec2:	bf00      	nop
  402ec4:	00402c25 	.word	0x00402c25
  402ec8:	00403f7d 	.word	0x00403f7d
  402ecc:	00403f71 	.word	0x00403f71
  402ed0:	00403fe5 	.word	0x00403fe5
  402ed4:	00402c81 	.word	0x00402c81
  402ed8:	00150400 	.word	0x00150400
  402edc:	0040cbd4 	.word	0x0040cbd4
  402ee0:	0040cba8 	.word	0x0040cba8
  402ee4:	00407719 	.word	0x00407719
  402ee8:	0040ce24 	.word	0x0040ce24
  402eec:	004077f1 	.word	0x004077f1
  402ef0:	00407741 	.word	0x00407741

00402ef4 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
  402ef4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402ef8:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  402efa:	f8df 925c 	ldr.w	r9, [pc, #604]	; 403158 <hif_handle_isr+0x264>
	ret = hif_chip_wake();
  402efe:	4f80      	ldr	r7, [pc, #512]	; (403100 <hif_handle_isr+0x20c>)
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  402f00:	4e80      	ldr	r6, [pc, #512]	; (403104 <hif_handle_isr+0x210>)
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  402f02:	f8df 8258 	ldr.w	r8, [pc, #600]	; 40315c <hif_handle_isr+0x268>
	while (gu8Interrupt) {
  402f06:	e0e1      	b.n	4030cc <hif_handle_isr+0x1d8>
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
  402f08:	2204      	movs	r2, #4
  402f0a:	a904      	add	r1, sp, #16
  402f0c:	9805      	ldr	r0, [sp, #20]
  402f0e:	4b7e      	ldr	r3, [pc, #504]	; (403108 <hif_handle_isr+0x214>)
  402f10:	4798      	blx	r3
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
  402f12:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  402f16:	b29b      	uxth	r3, r3
  402f18:	f8ad 3012 	strh.w	r3, [sp, #18]
					if(M2M_SUCCESS != ret)
  402f1c:	4604      	mov	r4, r0
  402f1e:	2800      	cmp	r0, #0
  402f20:	d133      	bne.n	402f8a <hif_handle_isr+0x96>
					if(strHif.u16Length != size)
  402f22:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  402f26:	b29b      	uxth	r3, r3
  402f28:	429d      	cmp	r5, r3
  402f2a:	d005      	beq.n	402f38 <hif_handle_isr+0x44>
						if((size - strHif.u16Length) > 4)
  402f2c:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  402f30:	b29b      	uxth	r3, r3
  402f32:	1aeb      	subs	r3, r5, r3
  402f34:	2b04      	cmp	r3, #4
  402f36:	dc38      	bgt.n	402faa <hif_handle_isr+0xb6>
					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
  402f38:	f89d 3010 	ldrb.w	r3, [sp, #16]
  402f3c:	b2db      	uxtb	r3, r3
  402f3e:	2b01      	cmp	r3, #1
  402f40:	d04d      	beq.n	402fde <hif_handle_isr+0xea>
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
  402f42:	f89d 3010 	ldrb.w	r3, [sp, #16]
  402f46:	b2db      	uxtb	r3, r3
  402f48:	2b02      	cmp	r3, #2
  402f4a:	d067      	beq.n	40301c <hif_handle_isr+0x128>
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
  402f4c:	f89d 3010 	ldrb.w	r3, [sp, #16]
  402f50:	b2db      	uxtb	r3, r3
  402f52:	2b04      	cmp	r3, #4
  402f54:	d070      	beq.n	403038 <hif_handle_isr+0x144>
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
  402f56:	f89d 3010 	ldrb.w	r3, [sp, #16]
  402f5a:	b2db      	uxtb	r3, r3
  402f5c:	2b06      	cmp	r3, #6
  402f5e:	d079      	beq.n	403054 <hif_handle_isr+0x160>
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
  402f60:	f89d 3010 	ldrb.w	r3, [sp, #16]
  402f64:	b2db      	uxtb	r3, r3
  402f66:	2b07      	cmp	r3, #7
  402f68:	f000 8082 	beq.w	403070 <hif_handle_isr+0x17c>
						M2M_ERR("(hif) invalid group ID\n");
  402f6c:	f240 2202 	movw	r2, #514	; 0x202
  402f70:	4641      	mov	r1, r8
  402f72:	4630      	mov	r0, r6
  402f74:	4b65      	ldr	r3, [pc, #404]	; (40310c <hif_handle_isr+0x218>)
  402f76:	4798      	blx	r3
  402f78:	4865      	ldr	r0, [pc, #404]	; (403110 <hif_handle_isr+0x21c>)
  402f7a:	4b66      	ldr	r3, [pc, #408]	; (403114 <hif_handle_isr+0x220>)
  402f7c:	4798      	blx	r3
  402f7e:	200d      	movs	r0, #13
  402f80:	4b65      	ldr	r3, [pc, #404]	; (403118 <hif_handle_isr+0x224>)
  402f82:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
  402f84:	f06f 0405 	mvn.w	r4, #5
  402f88:	e09e      	b.n	4030c8 <hif_handle_isr+0x1d4>
						M2M_ERR("(hif) address bus fail\n");
  402f8a:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
  402f8e:	4641      	mov	r1, r8
  402f90:	4630      	mov	r0, r6
  402f92:	4b5e      	ldr	r3, [pc, #376]	; (40310c <hif_handle_isr+0x218>)
  402f94:	4798      	blx	r3
  402f96:	4861      	ldr	r0, [pc, #388]	; (40311c <hif_handle_isr+0x228>)
  402f98:	4b5e      	ldr	r3, [pc, #376]	; (403114 <hif_handle_isr+0x220>)
  402f9a:	4798      	blx	r3
  402f9c:	200d      	movs	r0, #13
  402f9e:	4b5e      	ldr	r3, [pc, #376]	; (403118 <hif_handle_isr+0x224>)
  402fa0:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
  402fa2:	2001      	movs	r0, #1
  402fa4:	4b5e      	ldr	r3, [pc, #376]	; (403120 <hif_handle_isr+0x22c>)
  402fa6:	4798      	blx	r3
  402fa8:	e08e      	b.n	4030c8 <hif_handle_isr+0x1d4>
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
  402faa:	f240 12df 	movw	r2, #479	; 0x1df
  402fae:	4641      	mov	r1, r8
  402fb0:	4630      	mov	r0, r6
  402fb2:	4c56      	ldr	r4, [pc, #344]	; (40310c <hif_handle_isr+0x218>)
  402fb4:	47a0      	blx	r4
  402fb6:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  402fba:	f89d 3010 	ldrb.w	r3, [sp, #16]
  402fbe:	f89d 1011 	ldrb.w	r1, [sp, #17]
  402fc2:	9100      	str	r1, [sp, #0]
  402fc4:	b292      	uxth	r2, r2
  402fc6:	4629      	mov	r1, r5
  402fc8:	4856      	ldr	r0, [pc, #344]	; (403124 <hif_handle_isr+0x230>)
  402fca:	47a0      	blx	r4
  402fcc:	200d      	movs	r0, #13
  402fce:	4b52      	ldr	r3, [pc, #328]	; (403118 <hif_handle_isr+0x224>)
  402fd0:	4798      	blx	r3
							nm_bsp_interrupt_ctrl(1);
  402fd2:	2001      	movs	r0, #1
  402fd4:	4b52      	ldr	r3, [pc, #328]	; (403120 <hif_handle_isr+0x22c>)
  402fd6:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
  402fd8:	f06f 0405 	mvn.w	r4, #5
  402fdc:	e074      	b.n	4030c8 <hif_handle_isr+0x1d4>
						if(pfWifiCb)
  402fde:	4b52      	ldr	r3, [pc, #328]	; (403128 <hif_handle_isr+0x234>)
  402fe0:	681b      	ldr	r3, [r3, #0]
  402fe2:	b143      	cbz	r3, 402ff6 <hif_handle_isr+0x102>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  402fe4:	f89d 0011 	ldrb.w	r0, [sp, #17]
  402fe8:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  402fec:	3908      	subs	r1, #8
  402fee:	9a05      	ldr	r2, [sp, #20]
  402ff0:	3208      	adds	r2, #8
  402ff2:	b289      	uxth	r1, r1
  402ff4:	4798      	blx	r3
					if(!gu8HifSizeDone)
  402ff6:	4b4d      	ldr	r3, [pc, #308]	; (40312c <hif_handle_isr+0x238>)
  402ff8:	781b      	ldrb	r3, [r3, #0]
  402ffa:	2b00      	cmp	r3, #0
  402ffc:	d161      	bne.n	4030c2 <hif_handle_isr+0x1ce>
						M2M_ERR("(hif) host app didn't set RX Done\n");
  402ffe:	f240 2209 	movw	r2, #521	; 0x209
  403002:	4641      	mov	r1, r8
  403004:	4630      	mov	r0, r6
  403006:	4b41      	ldr	r3, [pc, #260]	; (40310c <hif_handle_isr+0x218>)
  403008:	4798      	blx	r3
  40300a:	4849      	ldr	r0, [pc, #292]	; (403130 <hif_handle_isr+0x23c>)
  40300c:	4b41      	ldr	r3, [pc, #260]	; (403114 <hif_handle_isr+0x220>)
  40300e:	4798      	blx	r3
  403010:	200d      	movs	r0, #13
  403012:	4b41      	ldr	r3, [pc, #260]	; (403118 <hif_handle_isr+0x224>)
  403014:	4798      	blx	r3
						ret = hif_set_rx_done();
  403016:	4b47      	ldr	r3, [pc, #284]	; (403134 <hif_handle_isr+0x240>)
  403018:	4798      	blx	r3
  40301a:	e052      	b.n	4030c2 <hif_handle_isr+0x1ce>
						if(pfIpCb)
  40301c:	4b46      	ldr	r3, [pc, #280]	; (403138 <hif_handle_isr+0x244>)
  40301e:	681b      	ldr	r3, [r3, #0]
  403020:	2b00      	cmp	r3, #0
  403022:	d0e8      	beq.n	402ff6 <hif_handle_isr+0x102>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  403024:	f89d 0011 	ldrb.w	r0, [sp, #17]
  403028:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  40302c:	3908      	subs	r1, #8
  40302e:	9a05      	ldr	r2, [sp, #20]
  403030:	3208      	adds	r2, #8
  403032:	b289      	uxth	r1, r1
  403034:	4798      	blx	r3
  403036:	e7de      	b.n	402ff6 <hif_handle_isr+0x102>
						if(pfOtaCb)
  403038:	4b40      	ldr	r3, [pc, #256]	; (40313c <hif_handle_isr+0x248>)
  40303a:	681b      	ldr	r3, [r3, #0]
  40303c:	2b00      	cmp	r3, #0
  40303e:	d0da      	beq.n	402ff6 <hif_handle_isr+0x102>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  403040:	f89d 0011 	ldrb.w	r0, [sp, #17]
  403044:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  403048:	3908      	subs	r1, #8
  40304a:	9a05      	ldr	r2, [sp, #20]
  40304c:	3208      	adds	r2, #8
  40304e:	b289      	uxth	r1, r1
  403050:	4798      	blx	r3
  403052:	e7d0      	b.n	402ff6 <hif_handle_isr+0x102>
						if(pfCryptoCb)
  403054:	4b3a      	ldr	r3, [pc, #232]	; (403140 <hif_handle_isr+0x24c>)
  403056:	681b      	ldr	r3, [r3, #0]
  403058:	2b00      	cmp	r3, #0
  40305a:	d0cc      	beq.n	402ff6 <hif_handle_isr+0x102>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  40305c:	f89d 0011 	ldrb.w	r0, [sp, #17]
  403060:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  403064:	3908      	subs	r1, #8
  403066:	9a05      	ldr	r2, [sp, #20]
  403068:	3208      	adds	r2, #8
  40306a:	b289      	uxth	r1, r1
  40306c:	4798      	blx	r3
  40306e:	e7c2      	b.n	402ff6 <hif_handle_isr+0x102>
						if(pfSigmaCb)
  403070:	4b34      	ldr	r3, [pc, #208]	; (403144 <hif_handle_isr+0x250>)
  403072:	681b      	ldr	r3, [r3, #0]
  403074:	2b00      	cmp	r3, #0
  403076:	d0be      	beq.n	402ff6 <hif_handle_isr+0x102>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  403078:	f89d 0011 	ldrb.w	r0, [sp, #17]
  40307c:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  403080:	3908      	subs	r1, #8
  403082:	9a05      	ldr	r2, [sp, #20]
  403084:	3208      	adds	r2, #8
  403086:	b289      	uxth	r1, r1
  403088:	4798      	blx	r3
  40308a:	e7b4      	b.n	402ff6 <hif_handle_isr+0x102>
					M2M_ERR("(hif) Wrong Size\n");
  40308c:	f240 2211 	movw	r2, #529	; 0x211
  403090:	4641      	mov	r1, r8
  403092:	4630      	mov	r0, r6
  403094:	4b1d      	ldr	r3, [pc, #116]	; (40310c <hif_handle_isr+0x218>)
  403096:	4798      	blx	r3
  403098:	482b      	ldr	r0, [pc, #172]	; (403148 <hif_handle_isr+0x254>)
  40309a:	4b1e      	ldr	r3, [pc, #120]	; (403114 <hif_handle_isr+0x220>)
  40309c:	4798      	blx	r3
  40309e:	200d      	movs	r0, #13
  4030a0:	4b1d      	ldr	r3, [pc, #116]	; (403118 <hif_handle_isr+0x224>)
  4030a2:	4798      	blx	r3
					ret = M2M_ERR_RCV;
  4030a4:	f06f 0401 	mvn.w	r4, #1
  4030a8:	e066      	b.n	403178 <hif_handle_isr+0x284>
				M2M_ERR("(hif) False interrupt %lx",reg);
  4030aa:	f44f 7206 	mov.w	r2, #536	; 0x218
  4030ae:	4641      	mov	r1, r8
  4030b0:	4630      	mov	r0, r6
  4030b2:	4c16      	ldr	r4, [pc, #88]	; (40310c <hif_handle_isr+0x218>)
  4030b4:	47a0      	blx	r4
  4030b6:	9903      	ldr	r1, [sp, #12]
  4030b8:	4824      	ldr	r0, [pc, #144]	; (40314c <hif_handle_isr+0x258>)
  4030ba:	47a0      	blx	r4
  4030bc:	200d      	movs	r0, #13
  4030be:	4b16      	ldr	r3, [pc, #88]	; (403118 <hif_handle_isr+0x224>)
  4030c0:	4798      	blx	r3
	ret = hif_chip_sleep();
  4030c2:	4b23      	ldr	r3, [pc, #140]	; (403150 <hif_handle_isr+0x25c>)
  4030c4:	4798      	blx	r3
  4030c6:	4604      	mov	r4, r0
			if(ret == M2M_SUCCESS) {
  4030c8:	2c00      	cmp	r4, #0
  4030ca:	d155      	bne.n	403178 <hif_handle_isr+0x284>
	while (gu8Interrupt) {
  4030cc:	f899 3000 	ldrb.w	r3, [r9]
  4030d0:	2b00      	cmp	r3, #0
  4030d2:	f000 809f 	beq.w	403214 <hif_handle_isr+0x320>
		gu8Interrupt--;
  4030d6:	f899 3000 	ldrb.w	r3, [r9]
  4030da:	3b01      	subs	r3, #1
  4030dc:	b2db      	uxtb	r3, r3
  4030de:	f889 3000 	strb.w	r3, [r9]
  4030e2:	e055      	b.n	403190 <hif_handle_isr+0x29c>
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
  4030e4:	f240 221e 	movw	r2, #542	; 0x21e
  4030e8:	4641      	mov	r1, r8
  4030ea:	4630      	mov	r0, r6
  4030ec:	4b07      	ldr	r3, [pc, #28]	; (40310c <hif_handle_isr+0x218>)
  4030ee:	4798      	blx	r3
  4030f0:	4818      	ldr	r0, [pc, #96]	; (403154 <hif_handle_isr+0x260>)
  4030f2:	4b08      	ldr	r3, [pc, #32]	; (403114 <hif_handle_isr+0x220>)
  4030f4:	4798      	blx	r3
  4030f6:	200d      	movs	r0, #13
  4030f8:	4b07      	ldr	r3, [pc, #28]	; (403118 <hif_handle_isr+0x224>)
  4030fa:	4798      	blx	r3
  4030fc:	e03c      	b.n	403178 <hif_handle_isr+0x284>
  4030fe:	bf00      	nop
  403100:	00402c25 	.word	0x00402c25
  403104:	0040cba8 	.word	0x0040cba8
  403108:	00403f89 	.word	0x00403f89
  40310c:	00407719 	.word	0x00407719
  403110:	0040cc90 	.word	0x0040cc90
  403114:	004077f1 	.word	0x004077f1
  403118:	00407741 	.word	0x00407741
  40311c:	0040cc38 	.word	0x0040cc38
  403120:	00402935 	.word	0x00402935
  403124:	0040cc50 	.word	0x0040cc50
  403128:	2040c350 	.word	0x2040c350
  40312c:	2040c33a 	.word	0x2040c33a
  403130:	0040cca8 	.word	0x0040cca8
  403134:	00402be5 	.word	0x00402be5
  403138:	2040c344 	.word	0x2040c344
  40313c:	2040c348 	.word	0x2040c348
  403140:	2040c33c 	.word	0x2040c33c
  403144:	2040c34c 	.word	0x2040c34c
  403148:	0040cccc 	.word	0x0040cccc
  40314c:	0040cce0 	.word	0x0040cce0
  403150:	00402c81 	.word	0x00402c81
  403154:	0040ccfc 	.word	0x0040ccfc
  403158:	2040c33b 	.word	0x2040c33b
  40315c:	0040cbe0 	.word	0x0040cbe0
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  403160:	f44f 7209 	mov.w	r2, #548	; 0x224
  403164:	4641      	mov	r1, r8
  403166:	4630      	mov	r0, r6
  403168:	4b2c      	ldr	r3, [pc, #176]	; (40321c <hif_handle_isr+0x328>)
  40316a:	4798      	blx	r3
  40316c:	482c      	ldr	r0, [pc, #176]	; (403220 <hif_handle_isr+0x32c>)
  40316e:	4b2d      	ldr	r3, [pc, #180]	; (403224 <hif_handle_isr+0x330>)
  403170:	4798      	blx	r3
  403172:	200d      	movs	r0, #13
  403174:	4b2c      	ldr	r3, [pc, #176]	; (403228 <hif_handle_isr+0x334>)
  403176:	4798      	blx	r3
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  403178:	f240 2243 	movw	r2, #579	; 0x243
  40317c:	492b      	ldr	r1, [pc, #172]	; (40322c <hif_handle_isr+0x338>)
  40317e:	4630      	mov	r0, r6
  403180:	4d26      	ldr	r5, [pc, #152]	; (40321c <hif_handle_isr+0x328>)
  403182:	47a8      	blx	r5
  403184:	4621      	mov	r1, r4
  403186:	482a      	ldr	r0, [pc, #168]	; (403230 <hif_handle_isr+0x33c>)
  403188:	47a8      	blx	r5
  40318a:	200d      	movs	r0, #13
  40318c:	4b26      	ldr	r3, [pc, #152]	; (403228 <hif_handle_isr+0x334>)
  40318e:	4798      	blx	r3
	ret = hif_chip_wake();
  403190:	47b8      	blx	r7
	if(ret == M2M_SUCCESS)
  403192:	4604      	mov	r4, r0
  403194:	2800      	cmp	r0, #0
  403196:	d1e3      	bne.n	403160 <hif_handle_isr+0x26c>
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
  403198:	a903      	add	r1, sp, #12
  40319a:	f241 0070 	movw	r0, #4208	; 0x1070
  40319e:	4b25      	ldr	r3, [pc, #148]	; (403234 <hif_handle_isr+0x340>)
  4031a0:	4798      	blx	r3
		if(M2M_SUCCESS == ret)
  4031a2:	4604      	mov	r4, r0
  4031a4:	2800      	cmp	r0, #0
  4031a6:	d19d      	bne.n	4030e4 <hif_handle_isr+0x1f0>
			if(reg & 0x1)	/* New interrupt has been received */
  4031a8:	9b03      	ldr	r3, [sp, #12]
  4031aa:	f013 0f01 	tst.w	r3, #1
  4031ae:	f43f af7c 	beq.w	4030aa <hif_handle_isr+0x1b6>
				nm_bsp_interrupt_ctrl(0);
  4031b2:	4b21      	ldr	r3, [pc, #132]	; (403238 <hif_handle_isr+0x344>)
  4031b4:	4798      	blx	r3
				reg &= ~(1<<0);
  4031b6:	9903      	ldr	r1, [sp, #12]
  4031b8:	f021 0101 	bic.w	r1, r1, #1
  4031bc:	9103      	str	r1, [sp, #12]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  4031be:	f241 0070 	movw	r0, #4208	; 0x1070
  4031c2:	4b1e      	ldr	r3, [pc, #120]	; (40323c <hif_handle_isr+0x348>)
  4031c4:	4798      	blx	r3
				if(ret != M2M_SUCCESS)goto ERR1;
  4031c6:	4604      	mov	r4, r0
  4031c8:	2800      	cmp	r0, #0
  4031ca:	d1d5      	bne.n	403178 <hif_handle_isr+0x284>
				gu8HifSizeDone = 0;
  4031cc:	2200      	movs	r2, #0
  4031ce:	4b1c      	ldr	r3, [pc, #112]	; (403240 <hif_handle_isr+0x34c>)
  4031d0:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
  4031d2:	9d03      	ldr	r5, [sp, #12]
  4031d4:	f3c5 058b 	ubfx	r5, r5, #2, #12
				if (size > 0) {
  4031d8:	2d00      	cmp	r5, #0
  4031da:	f43f af57 	beq.w	40308c <hif_handle_isr+0x198>
					uint32 address = 0;
  4031de:	a906      	add	r1, sp, #24
  4031e0:	f841 2d04 	str.w	r2, [r1, #-4]!
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
  4031e4:	f241 0084 	movw	r0, #4228	; 0x1084
  4031e8:	4b12      	ldr	r3, [pc, #72]	; (403234 <hif_handle_isr+0x340>)
  4031ea:	4798      	blx	r3
					if(M2M_SUCCESS != ret)
  4031ec:	4604      	mov	r4, r0
  4031ee:	2800      	cmp	r0, #0
  4031f0:	f43f ae8a 	beq.w	402f08 <hif_handle_isr+0x14>
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
  4031f4:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
  4031f8:	4641      	mov	r1, r8
  4031fa:	4630      	mov	r0, r6
  4031fc:	4b07      	ldr	r3, [pc, #28]	; (40321c <hif_handle_isr+0x328>)
  4031fe:	4798      	blx	r3
  403200:	4810      	ldr	r0, [pc, #64]	; (403244 <hif_handle_isr+0x350>)
  403202:	4b08      	ldr	r3, [pc, #32]	; (403224 <hif_handle_isr+0x330>)
  403204:	4798      	blx	r3
  403206:	200d      	movs	r0, #13
  403208:	4b07      	ldr	r3, [pc, #28]	; (403228 <hif_handle_isr+0x334>)
  40320a:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
  40320c:	2001      	movs	r0, #1
  40320e:	4b0a      	ldr	r3, [pc, #40]	; (403238 <hif_handle_isr+0x344>)
  403210:	4798      	blx	r3
  403212:	e759      	b.n	4030c8 <hif_handle_isr+0x1d4>
			}
		}
	}

	return ret;
}
  403214:	2000      	movs	r0, #0
  403216:	b007      	add	sp, #28
  403218:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40321c:	00407719 	.word	0x00407719
  403220:	0040cd20 	.word	0x0040cd20
  403224:	004077f1 	.word	0x004077f1
  403228:	00407741 	.word	0x00407741
  40322c:	0040cbe8 	.word	0x0040cbe8
  403230:	0040cd40 	.word	0x0040cd40
  403234:	00403f71 	.word	0x00403f71
  403238:	00402935 	.word	0x00402935
  40323c:	00403f7d 	.word	0x00403f7d
  403240:	2040c33a 	.word	0x2040c33a
  403244:	0040cc14 	.word	0x0040cc14

00403248 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
  403248:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40324c:	b083      	sub	sp, #12
  40324e:	461c      	mov	r4, r3
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
  403250:	2a00      	cmp	r2, #0
  403252:	bf18      	it	ne
  403254:	2900      	cmpne	r1, #0
  403256:	d003      	beq.n	403260 <hif_receive+0x18>
  403258:	4605      	mov	r5, r0
  40325a:	460f      	mov	r7, r1
  40325c:	4616      	mov	r6, r2
  40325e:	b9c8      	cbnz	r0, 403294 <hif_receive+0x4c>
	{
		if(isDone)
  403260:	b14c      	cbz	r4, 403276 <hif_receive+0x2e>
		{
			gu8HifSizeDone = 1;
  403262:	2201      	movs	r2, #1
  403264:	4b34      	ldr	r3, [pc, #208]	; (403338 <hif_receive+0xf0>)
  403266:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
  403268:	4b34      	ldr	r3, [pc, #208]	; (40333c <hif_receive+0xf4>)
  40326a:	4798      	blx	r3
  40326c:	4603      	mov	r3, r0



ERR1:
	return ret;
}
  40326e:	4618      	mov	r0, r3
  403270:	b003      	add	sp, #12
  403272:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
  403276:	f240 2269 	movw	r2, #617	; 0x269
  40327a:	4931      	ldr	r1, [pc, #196]	; (403340 <hif_receive+0xf8>)
  40327c:	4831      	ldr	r0, [pc, #196]	; (403344 <hif_receive+0xfc>)
  40327e:	4b32      	ldr	r3, [pc, #200]	; (403348 <hif_receive+0x100>)
  403280:	4798      	blx	r3
  403282:	4832      	ldr	r0, [pc, #200]	; (40334c <hif_receive+0x104>)
  403284:	4b32      	ldr	r3, [pc, #200]	; (403350 <hif_receive+0x108>)
  403286:	4798      	blx	r3
  403288:	200d      	movs	r0, #13
  40328a:	4b32      	ldr	r3, [pc, #200]	; (403354 <hif_receive+0x10c>)
  40328c:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
  40328e:	f06f 030b 	mvn.w	r3, #11
  403292:	e7ec      	b.n	40326e <hif_receive+0x26>
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  403294:	4669      	mov	r1, sp
  403296:	f241 0070 	movw	r0, #4208	; 0x1070
  40329a:	4b2f      	ldr	r3, [pc, #188]	; (403358 <hif_receive+0x110>)
  40329c:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  40329e:	4603      	mov	r3, r0
  4032a0:	2800      	cmp	r0, #0
  4032a2:	d1e4      	bne.n	40326e <hif_receive+0x26>
	size = (uint16)((reg >> 2) & 0xfff);
  4032a4:	f8dd 8000 	ldr.w	r8, [sp]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
  4032a8:	a901      	add	r1, sp, #4
  4032aa:	f241 0084 	movw	r0, #4228	; 0x1084
  4032ae:	4b2a      	ldr	r3, [pc, #168]	; (403358 <hif_receive+0x110>)
  4032b0:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4032b2:	4603      	mov	r3, r0
  4032b4:	2800      	cmp	r0, #0
  4032b6:	d1da      	bne.n	40326e <hif_receive+0x26>
	size = (uint16)((reg >> 2) & 0xfff);
  4032b8:	f3c8 088b 	ubfx	r8, r8, #2, #12
	if(u16Sz > size)
  4032bc:	4546      	cmp	r6, r8
  4032be:	d81c      	bhi.n	4032fa <hif_receive+0xb2>
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
  4032c0:	9b01      	ldr	r3, [sp, #4]
  4032c2:	429d      	cmp	r5, r3
  4032c4:	d329      	bcc.n	40331a <hif_receive+0xd2>
  4032c6:	eb05 0906 	add.w	r9, r5, r6
  4032ca:	4443      	add	r3, r8
  4032cc:	4599      	cmp	r9, r3
  4032ce:	d824      	bhi.n	40331a <hif_receive+0xd2>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
  4032d0:	4632      	mov	r2, r6
  4032d2:	4639      	mov	r1, r7
  4032d4:	4628      	mov	r0, r5
  4032d6:	4b21      	ldr	r3, [pc, #132]	; (40335c <hif_receive+0x114>)
  4032d8:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  4032da:	4603      	mov	r3, r0
  4032dc:	2800      	cmp	r0, #0
  4032de:	d1c6      	bne.n	40326e <hif_receive+0x26>
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
  4032e0:	9a01      	ldr	r2, [sp, #4]
  4032e2:	4490      	add	r8, r2
  4032e4:	45c8      	cmp	r8, r9
  4032e6:	d001      	beq.n	4032ec <hif_receive+0xa4>
  4032e8:	2c00      	cmp	r4, #0
  4032ea:	d0c0      	beq.n	40326e <hif_receive+0x26>
		gu8HifSizeDone = 1;
  4032ec:	2201      	movs	r2, #1
  4032ee:	4b12      	ldr	r3, [pc, #72]	; (403338 <hif_receive+0xf0>)
  4032f0:	701a      	strb	r2, [r3, #0]
		ret = hif_set_rx_done();
  4032f2:	4b12      	ldr	r3, [pc, #72]	; (40333c <hif_receive+0xf4>)
  4032f4:	4798      	blx	r3
  4032f6:	4603      	mov	r3, r0
  4032f8:	e7b9      	b.n	40326e <hif_receive+0x26>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
  4032fa:	f240 227a 	movw	r2, #634	; 0x27a
  4032fe:	4910      	ldr	r1, [pc, #64]	; (403340 <hif_receive+0xf8>)
  403300:	4810      	ldr	r0, [pc, #64]	; (403344 <hif_receive+0xfc>)
  403302:	4c11      	ldr	r4, [pc, #68]	; (403348 <hif_receive+0x100>)
  403304:	47a0      	blx	r4
  403306:	4642      	mov	r2, r8
  403308:	4631      	mov	r1, r6
  40330a:	4815      	ldr	r0, [pc, #84]	; (403360 <hif_receive+0x118>)
  40330c:	47a0      	blx	r4
  40330e:	200d      	movs	r0, #13
  403310:	4b10      	ldr	r3, [pc, #64]	; (403354 <hif_receive+0x10c>)
  403312:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
  403314:	f06f 030b 	mvn.w	r3, #11
		goto ERR1;
  403318:	e7a9      	b.n	40326e <hif_receive+0x26>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
  40331a:	f44f 7220 	mov.w	r2, #640	; 0x280
  40331e:	4908      	ldr	r1, [pc, #32]	; (403340 <hif_receive+0xf8>)
  403320:	4808      	ldr	r0, [pc, #32]	; (403344 <hif_receive+0xfc>)
  403322:	4b09      	ldr	r3, [pc, #36]	; (403348 <hif_receive+0x100>)
  403324:	4798      	blx	r3
  403326:	480f      	ldr	r0, [pc, #60]	; (403364 <hif_receive+0x11c>)
  403328:	4b09      	ldr	r3, [pc, #36]	; (403350 <hif_receive+0x108>)
  40332a:	4798      	blx	r3
  40332c:	200d      	movs	r0, #13
  40332e:	4b09      	ldr	r3, [pc, #36]	; (403354 <hif_receive+0x10c>)
  403330:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
  403332:	f06f 030b 	mvn.w	r3, #11
		goto ERR1;
  403336:	e79a      	b.n	40326e <hif_receive+0x26>
  403338:	2040c33a 	.word	0x2040c33a
  40333c:	00402be5 	.word	0x00402be5
  403340:	0040cbf8 	.word	0x0040cbf8
  403344:	0040cba8 	.word	0x0040cba8
  403348:	00407719 	.word	0x00407719
  40334c:	0040cd70 	.word	0x0040cd70
  403350:	004077f1 	.word	0x004077f1
  403354:	00407741 	.word	0x00407741
  403358:	00403f71 	.word	0x00403f71
  40335c:	00403f89 	.word	0x00403f89
  403360:	0040cd90 	.word	0x0040cd90
  403364:	0040cdd4 	.word	0x0040cdd4

00403368 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
  403368:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
  40336a:	1e43      	subs	r3, r0, #1
  40336c:	2b06      	cmp	r3, #6
  40336e:	d81d      	bhi.n	4033ac <hif_register_cb+0x44>
  403370:	e8df f003 	tbb	[pc, r3]
  403374:	0c100408 	.word	0x0c100408
  403378:	141c      	.short	0x141c
  40337a:	18          	.byte	0x18
  40337b:	00          	.byte	0x00
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
  40337c:	4b13      	ldr	r3, [pc, #76]	; (4033cc <hif_register_cb+0x64>)
  40337e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  403380:	2000      	movs	r0, #0
			break;
  403382:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
  403384:	4b12      	ldr	r3, [pc, #72]	; (4033d0 <hif_register_cb+0x68>)
  403386:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  403388:	2000      	movs	r0, #0
			break;
  40338a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
  40338c:	4b11      	ldr	r3, [pc, #68]	; (4033d4 <hif_register_cb+0x6c>)
  40338e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  403390:	2000      	movs	r0, #0
			break;
  403392:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
  403394:	4b10      	ldr	r3, [pc, #64]	; (4033d8 <hif_register_cb+0x70>)
  403396:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  403398:	2000      	movs	r0, #0
			break;
  40339a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
  40339c:	4b0f      	ldr	r3, [pc, #60]	; (4033dc <hif_register_cb+0x74>)
  40339e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  4033a0:	2000      	movs	r0, #0
			break;
  4033a2:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
  4033a4:	4b0e      	ldr	r3, [pc, #56]	; (4033e0 <hif_register_cb+0x78>)
  4033a6:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  4033a8:	2000      	movs	r0, #0
			break;
  4033aa:	bd38      	pop	{r3, r4, r5, pc}
  4033ac:	4604      	mov	r4, r0
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
  4033ae:	f240 22b9 	movw	r2, #697	; 0x2b9
  4033b2:	490c      	ldr	r1, [pc, #48]	; (4033e4 <hif_register_cb+0x7c>)
  4033b4:	480c      	ldr	r0, [pc, #48]	; (4033e8 <hif_register_cb+0x80>)
  4033b6:	4d0d      	ldr	r5, [pc, #52]	; (4033ec <hif_register_cb+0x84>)
  4033b8:	47a8      	blx	r5
  4033ba:	4621      	mov	r1, r4
  4033bc:	480c      	ldr	r0, [pc, #48]	; (4033f0 <hif_register_cb+0x88>)
  4033be:	47a8      	blx	r5
  4033c0:	200d      	movs	r0, #13
  4033c2:	4b0c      	ldr	r3, [pc, #48]	; (4033f4 <hif_register_cb+0x8c>)
  4033c4:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
  4033c6:	f06f 000b 	mvn.w	r0, #11
			break;
	}
	return ret;
}
  4033ca:	bd38      	pop	{r3, r4, r5, pc}
  4033cc:	2040c344 	.word	0x2040c344
  4033d0:	2040c350 	.word	0x2040c350
  4033d4:	2040c348 	.word	0x2040c348
  4033d8:	2040c340 	.word	0x2040c340
  4033dc:	2040c33c 	.word	0x2040c33c
  4033e0:	2040c34c 	.word	0x2040c34c
  4033e4:	0040cc04 	.word	0x0040cc04
  4033e8:	0040cba8 	.word	0x0040cba8
  4033ec:	00407719 	.word	0x00407719
  4033f0:	0040ce18 	.word	0x0040ce18
  4033f4:	00407741 	.word	0x00407741

004033f8 <hif_init>:
{
  4033f8:	b510      	push	{r4, lr}
	pfWifiCb = NULL;
  4033fa:	2400      	movs	r4, #0
  4033fc:	4b09      	ldr	r3, [pc, #36]	; (403424 <hif_init+0x2c>)
  4033fe:	601c      	str	r4, [r3, #0]
	pfIpCb = NULL;
  403400:	4b09      	ldr	r3, [pc, #36]	; (403428 <hif_init+0x30>)
  403402:	601c      	str	r4, [r3, #0]
	gu8ChipSleep = 0;
  403404:	4b09      	ldr	r3, [pc, #36]	; (40342c <hif_init+0x34>)
  403406:	701c      	strb	r4, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
  403408:	4b09      	ldr	r3, [pc, #36]	; (403430 <hif_init+0x38>)
  40340a:	701c      	strb	r4, [r3, #0]
	gu8Interrupt = 0;
  40340c:	4b09      	ldr	r3, [pc, #36]	; (403434 <hif_init+0x3c>)
  40340e:	701c      	strb	r4, [r3, #0]
	nm_bsp_register_isr(isr);
  403410:	4809      	ldr	r0, [pc, #36]	; (403438 <hif_init+0x40>)
  403412:	4b0a      	ldr	r3, [pc, #40]	; (40343c <hif_init+0x44>)
  403414:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
  403416:	490a      	ldr	r1, [pc, #40]	; (403440 <hif_init+0x48>)
  403418:	2003      	movs	r0, #3
  40341a:	4b0a      	ldr	r3, [pc, #40]	; (403444 <hif_init+0x4c>)
  40341c:	4798      	blx	r3
}
  40341e:	4620      	mov	r0, r4
  403420:	bd10      	pop	{r4, pc}
  403422:	bf00      	nop
  403424:	2040c350 	.word	0x2040c350
  403428:	2040c344 	.word	0x2040c344
  40342c:	2040c339 	.word	0x2040c339
  403430:	2040c338 	.word	0x2040c338
  403434:	2040c33b 	.word	0x2040c33b
  403438:	00402bd1 	.word	0x00402bd1
  40343c:	004028b5 	.word	0x004028b5
  403440:	00402be1 	.word	0x00402be1
  403444:	00403369 	.word	0x00403369

00403448 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  403448:	b530      	push	{r4, r5, lr}
  40344a:	b09f      	sub	sp, #124	; 0x7c
  40344c:	4615      	mov	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
  40344e:	282c      	cmp	r0, #44	; 0x2c
  403450:	d02f      	beq.n	4034b2 <m2m_wifi_cb+0x6a>
  403452:	4604      	mov	r4, r0
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
  403454:	281b      	cmp	r0, #27
  403456:	d03c      	beq.n	4034d2 <m2m_wifi_cb+0x8a>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
  403458:	2806      	cmp	r0, #6
  40345a:	d04a      	beq.n	4034f2 <m2m_wifi_cb+0xaa>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
  40345c:	280e      	cmp	r0, #14
  40345e:	d026      	beq.n	4034ae <m2m_wifi_cb+0x66>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
  403460:	2832      	cmp	r0, #50	; 0x32
  403462:	d056      	beq.n	403512 <m2m_wifi_cb+0xca>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
  403464:	282f      	cmp	r0, #47	; 0x2f
  403466:	d064      	beq.n	403532 <m2m_wifi_cb+0xea>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
  403468:	2834      	cmp	r0, #52	; 0x34
  40346a:	d077      	beq.n	40355c <m2m_wifi_cb+0x114>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
  40346c:	2811      	cmp	r0, #17
  40346e:	f000 8095 	beq.w	40359c <m2m_wifi_cb+0x154>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
  403472:	2813      	cmp	r0, #19
  403474:	f000 80aa 	beq.w	4035cc <m2m_wifi_cb+0x184>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
  403478:	2804      	cmp	r0, #4
  40347a:	f000 80b9 	beq.w	4035f0 <m2m_wifi_cb+0x1a8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
  40347e:	2865      	cmp	r0, #101	; 0x65
  403480:	f000 80c8 	beq.w	403614 <m2m_wifi_cb+0x1cc>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
  403484:	2809      	cmp	r0, #9
  403486:	f000 80d7 	beq.w	403638 <m2m_wifi_cb+0x1f0>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
  40348a:	282a      	cmp	r0, #42	; 0x2a
  40348c:	f000 80e6 	beq.w	40365c <m2m_wifi_cb+0x214>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
  403490:	2820      	cmp	r0, #32
  403492:	f000 80f5 	beq.w	403680 <m2m_wifi_cb+0x238>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
  403496:	f44f 7295 	mov.w	r2, #298	; 0x12a
  40349a:	4987      	ldr	r1, [pc, #540]	; (4036b8 <m2m_wifi_cb+0x270>)
  40349c:	4887      	ldr	r0, [pc, #540]	; (4036bc <m2m_wifi_cb+0x274>)
  40349e:	4d88      	ldr	r5, [pc, #544]	; (4036c0 <m2m_wifi_cb+0x278>)
  4034a0:	47a8      	blx	r5
  4034a2:	4621      	mov	r1, r4
  4034a4:	4887      	ldr	r0, [pc, #540]	; (4036c4 <m2m_wifi_cb+0x27c>)
  4034a6:	47a8      	blx	r5
  4034a8:	200d      	movs	r0, #13
  4034aa:	4b87      	ldr	r3, [pc, #540]	; (4036c8 <m2m_wifi_cb+0x280>)
  4034ac:	4798      	blx	r3
	}
}
  4034ae:	b01f      	add	sp, #124	; 0x7c
  4034b0:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
  4034b2:	2300      	movs	r3, #0
  4034b4:	2204      	movs	r2, #4
  4034b6:	a903      	add	r1, sp, #12
  4034b8:	4628      	mov	r0, r5
  4034ba:	4c84      	ldr	r4, [pc, #528]	; (4036cc <m2m_wifi_cb+0x284>)
  4034bc:	47a0      	blx	r4
  4034be:	2800      	cmp	r0, #0
  4034c0:	d1f5      	bne.n	4034ae <m2m_wifi_cb+0x66>
			if (gpfAppWifiCb)
  4034c2:	4b83      	ldr	r3, [pc, #524]	; (4036d0 <m2m_wifi_cb+0x288>)
  4034c4:	681b      	ldr	r3, [r3, #0]
  4034c6:	2b00      	cmp	r3, #0
  4034c8:	d0f1      	beq.n	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
  4034ca:	a903      	add	r1, sp, #12
  4034cc:	202c      	movs	r0, #44	; 0x2c
  4034ce:	4798      	blx	r3
  4034d0:	e7ed      	b.n	4034ae <m2m_wifi_cb+0x66>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
  4034d2:	2300      	movs	r3, #0
  4034d4:	2208      	movs	r2, #8
  4034d6:	a903      	add	r1, sp, #12
  4034d8:	4628      	mov	r0, r5
  4034da:	4c7c      	ldr	r4, [pc, #496]	; (4036cc <m2m_wifi_cb+0x284>)
  4034dc:	47a0      	blx	r4
  4034de:	2800      	cmp	r0, #0
  4034e0:	d1e5      	bne.n	4034ae <m2m_wifi_cb+0x66>
			if (gpfAppWifiCb)
  4034e2:	4b7b      	ldr	r3, [pc, #492]	; (4036d0 <m2m_wifi_cb+0x288>)
  4034e4:	681b      	ldr	r3, [r3, #0]
  4034e6:	2b00      	cmp	r3, #0
  4034e8:	d0e1      	beq.n	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
  4034ea:	a903      	add	r1, sp, #12
  4034ec:	201b      	movs	r0, #27
  4034ee:	4798      	blx	r3
  4034f0:	e7dd      	b.n	4034ae <m2m_wifi_cb+0x66>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
  4034f2:	2301      	movs	r3, #1
  4034f4:	2230      	movs	r2, #48	; 0x30
  4034f6:	a903      	add	r1, sp, #12
  4034f8:	4628      	mov	r0, r5
  4034fa:	4c74      	ldr	r4, [pc, #464]	; (4036cc <m2m_wifi_cb+0x284>)
  4034fc:	47a0      	blx	r4
  4034fe:	2800      	cmp	r0, #0
  403500:	d1d5      	bne.n	4034ae <m2m_wifi_cb+0x66>
			if(gpfAppWifiCb)
  403502:	4b73      	ldr	r3, [pc, #460]	; (4036d0 <m2m_wifi_cb+0x288>)
  403504:	681b      	ldr	r3, [r3, #0]
  403506:	2b00      	cmp	r3, #0
  403508:	d0d1      	beq.n	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
  40350a:	a903      	add	r1, sp, #12
  40350c:	2006      	movs	r0, #6
  40350e:	4798      	blx	r3
  403510:	e7cd      	b.n	4034ae <m2m_wifi_cb+0x66>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
  403512:	2300      	movs	r3, #0
  403514:	2210      	movs	r2, #16
  403516:	a903      	add	r1, sp, #12
  403518:	4628      	mov	r0, r5
  40351a:	4c6c      	ldr	r4, [pc, #432]	; (4036cc <m2m_wifi_cb+0x284>)
  40351c:	47a0      	blx	r4
  40351e:	2800      	cmp	r0, #0
  403520:	d1c5      	bne.n	4034ae <m2m_wifi_cb+0x66>
			if (gpfAppWifiCb)
  403522:	4b6b      	ldr	r3, [pc, #428]	; (4036d0 <m2m_wifi_cb+0x288>)
  403524:	681b      	ldr	r3, [r3, #0]
  403526:	2b00      	cmp	r3, #0
  403528:	d0c1      	beq.n	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
  40352a:	a903      	add	r1, sp, #12
  40352c:	2032      	movs	r0, #50	; 0x32
  40352e:	4798      	blx	r3
  403530:	e7bd      	b.n	4034ae <m2m_wifi_cb+0x66>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
  403532:	2264      	movs	r2, #100	; 0x64
  403534:	2100      	movs	r1, #0
  403536:	a803      	add	r0, sp, #12
  403538:	4b66      	ldr	r3, [pc, #408]	; (4036d4 <m2m_wifi_cb+0x28c>)
  40353a:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
  40353c:	2300      	movs	r3, #0
  40353e:	2264      	movs	r2, #100	; 0x64
  403540:	a903      	add	r1, sp, #12
  403542:	4628      	mov	r0, r5
  403544:	4c61      	ldr	r4, [pc, #388]	; (4036cc <m2m_wifi_cb+0x284>)
  403546:	47a0      	blx	r4
  403548:	2800      	cmp	r0, #0
  40354a:	d1b0      	bne.n	4034ae <m2m_wifi_cb+0x66>
			if (gpfAppWifiCb)
  40354c:	4b60      	ldr	r3, [pc, #384]	; (4036d0 <m2m_wifi_cb+0x288>)
  40354e:	681b      	ldr	r3, [r3, #0]
  403550:	2b00      	cmp	r3, #0
  403552:	d0ac      	beq.n	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
  403554:	a903      	add	r1, sp, #12
  403556:	202f      	movs	r0, #47	; 0x2f
  403558:	4798      	blx	r3
  40355a:	e7a8      	b.n	4034ae <m2m_wifi_cb+0x66>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
  40355c:	2300      	movs	r3, #0
  40355e:	2204      	movs	r2, #4
  403560:	a903      	add	r1, sp, #12
  403562:	4628      	mov	r0, r5
  403564:	4c59      	ldr	r4, [pc, #356]	; (4036cc <m2m_wifi_cb+0x284>)
  403566:	47a0      	blx	r4
  403568:	2800      	cmp	r0, #0
  40356a:	d1a0      	bne.n	4034ae <m2m_wifi_cb+0x66>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
  40356c:	485a      	ldr	r0, [pc, #360]	; (4036d8 <m2m_wifi_cb+0x290>)
  40356e:	4c54      	ldr	r4, [pc, #336]	; (4036c0 <m2m_wifi_cb+0x278>)
  403570:	47a0      	blx	r4
  403572:	9903      	ldr	r1, [sp, #12]
  403574:	b2cb      	uxtb	r3, r1
  403576:	9300      	str	r3, [sp, #0]
  403578:	f3c1 2307 	ubfx	r3, r1, #8, #8
  40357c:	f3c1 4207 	ubfx	r2, r1, #16, #8
  403580:	0e09      	lsrs	r1, r1, #24
  403582:	4856      	ldr	r0, [pc, #344]	; (4036dc <m2m_wifi_cb+0x294>)
  403584:	47a0      	blx	r4
  403586:	200d      	movs	r0, #13
  403588:	4b4f      	ldr	r3, [pc, #316]	; (4036c8 <m2m_wifi_cb+0x280>)
  40358a:	4798      	blx	r3
			if (gpfAppWifiCb)
  40358c:	4b50      	ldr	r3, [pc, #320]	; (4036d0 <m2m_wifi_cb+0x288>)
  40358e:	681b      	ldr	r3, [r3, #0]
  403590:	2b00      	cmp	r3, #0
  403592:	d08c      	beq.n	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
  403594:	2100      	movs	r1, #0
  403596:	2034      	movs	r0, #52	; 0x34
  403598:	4798      	blx	r3
  40359a:	e788      	b.n	4034ae <m2m_wifi_cb+0x66>
		gu8scanInProgress = 0;
  40359c:	2300      	movs	r3, #0
  40359e:	4a50      	ldr	r2, [pc, #320]	; (4036e0 <m2m_wifi_cb+0x298>)
  4035a0:	7013      	strb	r3, [r2, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
  4035a2:	2204      	movs	r2, #4
  4035a4:	a903      	add	r1, sp, #12
  4035a6:	4628      	mov	r0, r5
  4035a8:	4c48      	ldr	r4, [pc, #288]	; (4036cc <m2m_wifi_cb+0x284>)
  4035aa:	47a0      	blx	r4
  4035ac:	2800      	cmp	r0, #0
  4035ae:	f47f af7e 	bne.w	4034ae <m2m_wifi_cb+0x66>
			gu8ChNum = strState.u8NumofCh;
  4035b2:	f89d 200c 	ldrb.w	r2, [sp, #12]
  4035b6:	4b4b      	ldr	r3, [pc, #300]	; (4036e4 <m2m_wifi_cb+0x29c>)
  4035b8:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
  4035ba:	4b45      	ldr	r3, [pc, #276]	; (4036d0 <m2m_wifi_cb+0x288>)
  4035bc:	681b      	ldr	r3, [r3, #0]
  4035be:	2b00      	cmp	r3, #0
  4035c0:	f43f af75 	beq.w	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
  4035c4:	a903      	add	r1, sp, #12
  4035c6:	2011      	movs	r0, #17
  4035c8:	4798      	blx	r3
  4035ca:	e770      	b.n	4034ae <m2m_wifi_cb+0x66>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
  4035cc:	2300      	movs	r3, #0
  4035ce:	222c      	movs	r2, #44	; 0x2c
  4035d0:	a903      	add	r1, sp, #12
  4035d2:	4628      	mov	r0, r5
  4035d4:	4c3d      	ldr	r4, [pc, #244]	; (4036cc <m2m_wifi_cb+0x284>)
  4035d6:	47a0      	blx	r4
  4035d8:	2800      	cmp	r0, #0
  4035da:	f47f af68 	bne.w	4034ae <m2m_wifi_cb+0x66>
			if (gpfAppWifiCb)
  4035de:	4b3c      	ldr	r3, [pc, #240]	; (4036d0 <m2m_wifi_cb+0x288>)
  4035e0:	681b      	ldr	r3, [r3, #0]
  4035e2:	2b00      	cmp	r3, #0
  4035e4:	f43f af63 	beq.w	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
  4035e8:	a903      	add	r1, sp, #12
  4035ea:	2013      	movs	r0, #19
  4035ec:	4798      	blx	r3
  4035ee:	e75e      	b.n	4034ae <m2m_wifi_cb+0x66>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  4035f0:	2300      	movs	r3, #0
  4035f2:	2204      	movs	r2, #4
  4035f4:	a91c      	add	r1, sp, #112	; 0x70
  4035f6:	4628      	mov	r0, r5
  4035f8:	4c34      	ldr	r4, [pc, #208]	; (4036cc <m2m_wifi_cb+0x284>)
  4035fa:	47a0      	blx	r4
  4035fc:	2800      	cmp	r0, #0
  4035fe:	f47f af56 	bne.w	4034ae <m2m_wifi_cb+0x66>
			if (gpfAppWifiCb)
  403602:	4b33      	ldr	r3, [pc, #204]	; (4036d0 <m2m_wifi_cb+0x288>)
  403604:	681b      	ldr	r3, [r3, #0]
  403606:	2b00      	cmp	r3, #0
  403608:	f43f af51 	beq.w	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
  40360c:	a91c      	add	r1, sp, #112	; 0x70
  40360e:	2004      	movs	r0, #4
  403610:	4798      	blx	r3
  403612:	e74c      	b.n	4034ae <m2m_wifi_cb+0x66>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  403614:	2300      	movs	r3, #0
  403616:	2204      	movs	r2, #4
  403618:	a91c      	add	r1, sp, #112	; 0x70
  40361a:	4628      	mov	r0, r5
  40361c:	4c2b      	ldr	r4, [pc, #172]	; (4036cc <m2m_wifi_cb+0x284>)
  40361e:	47a0      	blx	r4
  403620:	2800      	cmp	r0, #0
  403622:	f47f af44 	bne.w	4034ae <m2m_wifi_cb+0x66>
			if (gpfAppWifiCb)
  403626:	4b2a      	ldr	r3, [pc, #168]	; (4036d0 <m2m_wifi_cb+0x288>)
  403628:	681b      	ldr	r3, [r3, #0]
  40362a:	2b00      	cmp	r3, #0
  40362c:	f43f af3f 	beq.w	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
  403630:	a91c      	add	r1, sp, #112	; 0x70
  403632:	2065      	movs	r0, #101	; 0x65
  403634:	4798      	blx	r3
  403636:	e73a      	b.n	4034ae <m2m_wifi_cb+0x66>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
  403638:	2301      	movs	r3, #1
  40363a:	2264      	movs	r2, #100	; 0x64
  40363c:	a903      	add	r1, sp, #12
  40363e:	4628      	mov	r0, r5
  403640:	4c22      	ldr	r4, [pc, #136]	; (4036cc <m2m_wifi_cb+0x284>)
  403642:	47a0      	blx	r4
  403644:	2800      	cmp	r0, #0
  403646:	f47f af32 	bne.w	4034ae <m2m_wifi_cb+0x66>
			if(gpfAppWifiCb)
  40364a:	4b21      	ldr	r3, [pc, #132]	; (4036d0 <m2m_wifi_cb+0x288>)
  40364c:	681b      	ldr	r3, [r3, #0]
  40364e:	2b00      	cmp	r3, #0
  403650:	f43f af2d 	beq.w	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
  403654:	a903      	add	r1, sp, #12
  403656:	2009      	movs	r0, #9
  403658:	4798      	blx	r3
  40365a:	e728      	b.n	4034ae <m2m_wifi_cb+0x66>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
  40365c:	2301      	movs	r3, #1
  40365e:	2204      	movs	r2, #4
  403660:	a903      	add	r1, sp, #12
  403662:	4628      	mov	r0, r5
  403664:	4c19      	ldr	r4, [pc, #100]	; (4036cc <m2m_wifi_cb+0x284>)
  403666:	47a0      	blx	r4
  403668:	2800      	cmp	r0, #0
  40366a:	f47f af20 	bne.w	4034ae <m2m_wifi_cb+0x66>
			if(gpfAppWifiCb)
  40366e:	4b18      	ldr	r3, [pc, #96]	; (4036d0 <m2m_wifi_cb+0x288>)
  403670:	681b      	ldr	r3, [r3, #0]
  403672:	2b00      	cmp	r3, #0
  403674:	f43f af1b 	beq.w	4034ae <m2m_wifi_cb+0x66>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
  403678:	a903      	add	r1, sp, #12
  40367a:	202a      	movs	r0, #42	; 0x2a
  40367c:	4798      	blx	r3
  40367e:	e716      	b.n	4034ae <m2m_wifi_cb+0x66>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
  403680:	2300      	movs	r3, #0
  403682:	2208      	movs	r2, #8
  403684:	a903      	add	r1, sp, #12
  403686:	4628      	mov	r0, r5
  403688:	4c10      	ldr	r4, [pc, #64]	; (4036cc <m2m_wifi_cb+0x284>)
  40368a:	47a0      	blx	r4
  40368c:	2800      	cmp	r0, #0
  40368e:	f47f af0e 	bne.w	4034ae <m2m_wifi_cb+0x66>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
  403692:	2301      	movs	r3, #1
  403694:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  403698:	9903      	ldr	r1, [sp, #12]
  40369a:	f105 0008 	add.w	r0, r5, #8
  40369e:	47a0      	blx	r4
  4036a0:	2800      	cmp	r0, #0
  4036a2:	f47f af04 	bne.w	4034ae <m2m_wifi_cb+0x66>
				if(gpfAppWifiCb)
  4036a6:	4b0a      	ldr	r3, [pc, #40]	; (4036d0 <m2m_wifi_cb+0x288>)
  4036a8:	681b      	ldr	r3, [r3, #0]
  4036aa:	2b00      	cmp	r3, #0
  4036ac:	f43f aeff 	beq.w	4034ae <m2m_wifi_cb+0x66>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
  4036b0:	a903      	add	r1, sp, #12
  4036b2:	2020      	movs	r0, #32
  4036b4:	4798      	blx	r3
  4036b6:	e6fa      	b.n	4034ae <m2m_wifi_cb+0x66>
  4036b8:	0040ce40 	.word	0x0040ce40
  4036bc:	0040cba8 	.word	0x0040cba8
  4036c0:	00407719 	.word	0x00407719
  4036c4:	0040ce9c 	.word	0x0040ce9c
  4036c8:	00407741 	.word	0x00407741
  4036cc:	00403249 	.word	0x00403249
  4036d0:	2040c354 	.word	0x2040c354
  4036d4:	00402ba9 	.word	0x00402ba9
  4036d8:	0040ce70 	.word	0x0040ce70
  4036dc:	0040ce7c 	.word	0x0040ce7c
  4036e0:	2040c359 	.word	0x2040c359
  4036e4:	2040c358 	.word	0x2040c358

004036e8 <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
  4036e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036ea:	b08b      	sub	sp, #44	; 0x2c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
  4036ec:	2301      	movs	r3, #1
  4036ee:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(param == NULL) {
  4036f2:	2800      	cmp	r0, #0
  4036f4:	d051      	beq.n	40379a <m2m_wifi_init+0xb2>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
  4036f6:	6802      	ldr	r2, [r0, #0]
  4036f8:	4b29      	ldr	r3, [pc, #164]	; (4037a0 <m2m_wifi_init+0xb8>)
  4036fa:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
  4036fc:	2200      	movs	r2, #0
  4036fe:	4b29      	ldr	r3, [pc, #164]	; (4037a4 <m2m_wifi_init+0xbc>)
  403700:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
  403702:	f10d 0007 	add.w	r0, sp, #7
  403706:	4b28      	ldr	r3, [pc, #160]	; (4037a8 <m2m_wifi_init+0xc0>)
  403708:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
  40370a:	4604      	mov	r4, r0
  40370c:	b110      	cbz	r0, 403714 <m2m_wifi_init+0x2c>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
  40370e:	4620      	mov	r0, r4
  403710:	b00b      	add	sp, #44	; 0x2c
  403712:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
  403714:	4b25      	ldr	r3, [pc, #148]	; (4037ac <m2m_wifi_init+0xc4>)
  403716:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
  403718:	4604      	mov	r4, r0
  40371a:	2800      	cmp	r0, #0
  40371c:	d139      	bne.n	403792 <m2m_wifi_init+0xaa>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
  40371e:	4924      	ldr	r1, [pc, #144]	; (4037b0 <m2m_wifi_init+0xc8>)
  403720:	2001      	movs	r0, #1
  403722:	4b24      	ldr	r3, [pc, #144]	; (4037b4 <m2m_wifi_init+0xcc>)
  403724:	4798      	blx	r3
	ret = nm_get_firmware_info(&strtmp);
  403726:	a802      	add	r0, sp, #8
  403728:	4b23      	ldr	r3, [pc, #140]	; (4037b8 <m2m_wifi_init+0xd0>)
  40372a:	4798      	blx	r3
  40372c:	4604      	mov	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
  40372e:	4f23      	ldr	r7, [pc, #140]	; (4037bc <m2m_wifi_init+0xd4>)
  403730:	4638      	mov	r0, r7
  403732:	4d23      	ldr	r5, [pc, #140]	; (4037c0 <m2m_wifi_init+0xd8>)
  403734:	47a8      	blx	r5
  403736:	f89d 300e 	ldrb.w	r3, [sp, #14]
  40373a:	f89d 200d 	ldrb.w	r2, [sp, #13]
  40373e:	f89d 100c 	ldrb.w	r1, [sp, #12]
  403742:	4820      	ldr	r0, [pc, #128]	; (4037c4 <m2m_wifi_init+0xdc>)
  403744:	47a8      	blx	r5
  403746:	200d      	movs	r0, #13
  403748:	4e1f      	ldr	r6, [pc, #124]	; (4037c8 <m2m_wifi_init+0xe0>)
  40374a:	47b0      	blx	r6
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
  40374c:	4638      	mov	r0, r7
  40374e:	47a8      	blx	r5
  403750:	f89d 3011 	ldrb.w	r3, [sp, #17]
  403754:	f89d 2010 	ldrb.w	r2, [sp, #16]
  403758:	f89d 100f 	ldrb.w	r1, [sp, #15]
  40375c:	481b      	ldr	r0, [pc, #108]	; (4037cc <m2m_wifi_init+0xe4>)
  40375e:	47a8      	blx	r5
  403760:	200d      	movs	r0, #13
  403762:	47b0      	blx	r6
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
  403764:	4638      	mov	r0, r7
  403766:	47a8      	blx	r5
  403768:	2300      	movs	r3, #0
  40376a:	2203      	movs	r2, #3
  40376c:	2113      	movs	r1, #19
  40376e:	4818      	ldr	r0, [pc, #96]	; (4037d0 <m2m_wifi_init+0xe8>)
  403770:	47a8      	blx	r5
  403772:	200d      	movs	r0, #13
  403774:	47b0      	blx	r6
	if(M2M_ERR_FW_VER_MISMATCH == ret)
  403776:	f114 0f0d 	cmn.w	r4, #13
  40377a:	d1c8      	bne.n	40370e <m2m_wifi_init+0x26>
		M2M_ERR("Mismatch Firmawre Version\n");
  40377c:	f240 12d5 	movw	r2, #469	; 0x1d5
  403780:	4914      	ldr	r1, [pc, #80]	; (4037d4 <m2m_wifi_init+0xec>)
  403782:	4815      	ldr	r0, [pc, #84]	; (4037d8 <m2m_wifi_init+0xf0>)
  403784:	47a8      	blx	r5
  403786:	4815      	ldr	r0, [pc, #84]	; (4037dc <m2m_wifi_init+0xf4>)
  403788:	4b15      	ldr	r3, [pc, #84]	; (4037e0 <m2m_wifi_init+0xf8>)
  40378a:	4798      	blx	r3
  40378c:	200d      	movs	r0, #13
  40378e:	47b0      	blx	r6
  403790:	e7bd      	b.n	40370e <m2m_wifi_init+0x26>
	nm_drv_deinit(NULL);
  403792:	2000      	movs	r0, #0
  403794:	4b13      	ldr	r3, [pc, #76]	; (4037e4 <m2m_wifi_init+0xfc>)
  403796:	4798      	blx	r3
  403798:	e7b9      	b.n	40370e <m2m_wifi_init+0x26>
		ret = M2M_ERR_FAIL;
  40379a:	f06f 040b 	mvn.w	r4, #11
  40379e:	e7b6      	b.n	40370e <m2m_wifi_init+0x26>
  4037a0:	2040c354 	.word	0x2040c354
  4037a4:	2040c359 	.word	0x2040c359
  4037a8:	004040f1 	.word	0x004040f1
  4037ac:	004033f9 	.word	0x004033f9
  4037b0:	00403449 	.word	0x00403449
  4037b4:	00403369 	.word	0x00403369
  4037b8:	00404041 	.word	0x00404041
  4037bc:	0040ce70 	.word	0x0040ce70
  4037c0:	00407719 	.word	0x00407719
  4037c4:	0040cf58 	.word	0x0040cf58
  4037c8:	00407741 	.word	0x00407741
  4037cc:	0040cf74 	.word	0x0040cf74
  4037d0:	0040cf90 	.word	0x0040cf90
  4037d4:	0040ce4c 	.word	0x0040ce4c
  4037d8:	0040cba8 	.word	0x0040cba8
  4037dc:	0040cfac 	.word	0x0040cfac
  4037e0:	004077f1 	.word	0x004077f1
  4037e4:	004041cd 	.word	0x004041cd

004037e8 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
  4037e8:	b508      	push	{r3, lr}
	return hif_handle_isr();
  4037ea:	4b01      	ldr	r3, [pc, #4]	; (4037f0 <m2m_wifi_handle_events+0x8>)
  4037ec:	4798      	blx	r3
}
  4037ee:	bd08      	pop	{r3, pc}
  4037f0:	00402ef5 	.word	0x00402ef5

004037f4 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
  4037f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4037f8:	b0a0      	sub	sp, #128	; 0x80
  4037fa:	4680      	mov	r8, r0
  4037fc:	460d      	mov	r5, r1
  4037fe:	4614      	mov	r4, r2
  403800:	461e      	mov	r6, r3
  403802:	f8bd 7098 	ldrh.w	r7, [sp, #152]	; 0x98
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
  403806:	2a01      	cmp	r2, #1
  403808:	d003      	beq.n	403812 <m2m_wifi_connect_sc+0x1e>
	{
		if(pvAuthInfo == NULL)
  40380a:	2b00      	cmp	r3, #0
  40380c:	d038      	beq.n	403880 <m2m_wifi_connect_sc+0x8c>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  40380e:	2a02      	cmp	r2, #2
  403810:	d045      	beq.n	40389e <m2m_wifi_connect_sc+0xaa>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
  403812:	1e6b      	subs	r3, r5, #1
  403814:	b2db      	uxtb	r3, r3
  403816:	2b1f      	cmp	r3, #31
  403818:	d87a      	bhi.n	403910 <m2m_wifi_connect_sc+0x11c>
		goto ERR1;
	}

	if(u16Ch>M2M_WIFI_CH_14)
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
  40381a:	2fff      	cmp	r7, #255	; 0xff
  40381c:	d002      	beq.n	403824 <m2m_wifi_connect_sc+0x30>
  40381e:	2f0d      	cmp	r7, #13
  403820:	f200 8085 	bhi.w	40392e <m2m_wifi_connect_sc+0x13a>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
  403824:	462a      	mov	r2, r5
  403826:	4641      	mov	r1, r8
  403828:	f10d 005a 	add.w	r0, sp, #90	; 0x5a
  40382c:	4b7d      	ldr	r3, [pc, #500]	; (403a24 <m2m_wifi_connect_sc+0x230>)
  40382e:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
  403830:	ab20      	add	r3, sp, #128	; 0x80
  403832:	441d      	add	r5, r3
  403834:	2300      	movs	r3, #0
  403836:	f805 3c26 	strb.w	r3, [r5, #-38]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
  40383a:	f8ad 7058 	strh.w	r7, [sp, #88]	; 0x58
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
  40383e:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  403842:	3300      	adds	r3, #0
  403844:	bf18      	it	ne
  403846:	2301      	movne	r3, #1
  403848:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
  40384c:	f88d 4055 	strb.w	r4, [sp, #85]	; 0x55

	if(u8SecType == M2M_WIFI_SEC_WEP)
  403850:	2c03      	cmp	r4, #3
  403852:	d07b      	beq.n	40394c <m2m_wifi_connect_sc+0x158>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
  403854:	2c02      	cmp	r4, #2
  403856:	f000 80b4 	beq.w	4039c2 <m2m_wifi_connect_sc+0x1ce>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
  40385a:	2c04      	cmp	r4, #4
  40385c:	f000 80cd 	beq.w	4039fa <m2m_wifi_connect_sc+0x206>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
  403860:	2c01      	cmp	r4, #1
  403862:	f040 80d0 	bne.w	403a06 <m2m_wifi_connect_sc+0x212>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
  403866:	2300      	movs	r3, #0
  403868:	9302      	str	r3, [sp, #8]
  40386a:	9301      	str	r3, [sp, #4]
  40386c:	9300      	str	r3, [sp, #0]
  40386e:	236c      	movs	r3, #108	; 0x6c
  403870:	aa05      	add	r2, sp, #20
  403872:	2128      	movs	r1, #40	; 0x28
  403874:	2001      	movs	r0, #1
  403876:	4c6c      	ldr	r4, [pc, #432]	; (403a28 <m2m_wifi_connect_sc+0x234>)
  403878:	47a0      	blx	r4

ERR1:
	return ret;
}
  40387a:	b020      	add	sp, #128	; 0x80
  40387c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			M2M_ERR("Key is not valid\n");
  403880:	f240 2203 	movw	r2, #515	; 0x203
  403884:	4969      	ldr	r1, [pc, #420]	; (403a2c <m2m_wifi_connect_sc+0x238>)
  403886:	486a      	ldr	r0, [pc, #424]	; (403a30 <m2m_wifi_connect_sc+0x23c>)
  403888:	4b6a      	ldr	r3, [pc, #424]	; (403a34 <m2m_wifi_connect_sc+0x240>)
  40388a:	4798      	blx	r3
  40388c:	486a      	ldr	r0, [pc, #424]	; (403a38 <m2m_wifi_connect_sc+0x244>)
  40388e:	4b6b      	ldr	r3, [pc, #428]	; (403a3c <m2m_wifi_connect_sc+0x248>)
  403890:	4798      	blx	r3
  403892:	200d      	movs	r0, #13
  403894:	4b6a      	ldr	r3, [pc, #424]	; (403a40 <m2m_wifi_connect_sc+0x24c>)
  403896:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
  403898:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  40389c:	e7ed      	b.n	40387a <m2m_wifi_connect_sc+0x86>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  40389e:	4618      	mov	r0, r3
  4038a0:	4b68      	ldr	r3, [pc, #416]	; (403a44 <m2m_wifi_connect_sc+0x250>)
  4038a2:	4798      	blx	r3
  4038a4:	2840      	cmp	r0, #64	; 0x40
  4038a6:	d1b4      	bne.n	403812 <m2m_wifi_connect_sc+0x1e>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
  4038a8:	7833      	ldrb	r3, [r6, #0]
  4038aa:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  4038ae:	b2d2      	uxtb	r2, r2
  4038b0:	2a06      	cmp	r2, #6
  4038b2:	d91e      	bls.n	4038f2 <m2m_wifi_connect_sc+0xfe>
  4038b4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4038b8:	b2d2      	uxtb	r2, r2
  4038ba:	2a36      	cmp	r2, #54	; 0x36
  4038bc:	d819      	bhi.n	4038f2 <m2m_wifi_connect_sc+0xfe>
  4038be:	3b47      	subs	r3, #71	; 0x47
  4038c0:	b2db      	uxtb	r3, r3
  4038c2:	2b19      	cmp	r3, #25
  4038c4:	d915      	bls.n	4038f2 <m2m_wifi_connect_sc+0xfe>
  4038c6:	4631      	mov	r1, r6
  4038c8:	f106 003f 	add.w	r0, r6, #63	; 0x3f
  4038cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4038d0:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  4038d4:	b2d2      	uxtb	r2, r2
  4038d6:	2a06      	cmp	r2, #6
  4038d8:	d90b      	bls.n	4038f2 <m2m_wifi_connect_sc+0xfe>
  4038da:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4038de:	b2d2      	uxtb	r2, r2
  4038e0:	2a36      	cmp	r2, #54	; 0x36
  4038e2:	d806      	bhi.n	4038f2 <m2m_wifi_connect_sc+0xfe>
  4038e4:	3b47      	subs	r3, #71	; 0x47
  4038e6:	b2db      	uxtb	r3, r3
  4038e8:	2b19      	cmp	r3, #25
  4038ea:	d902      	bls.n	4038f2 <m2m_wifi_connect_sc+0xfe>
			while(i < (M2M_MAX_PSK_LEN-1))
  4038ec:	4288      	cmp	r0, r1
  4038ee:	d1ed      	bne.n	4038cc <m2m_wifi_connect_sc+0xd8>
  4038f0:	e78f      	b.n	403812 <m2m_wifi_connect_sc+0x1e>
					M2M_ERR("Invalid Key\n");
  4038f2:	f240 220f 	movw	r2, #527	; 0x20f
  4038f6:	494d      	ldr	r1, [pc, #308]	; (403a2c <m2m_wifi_connect_sc+0x238>)
  4038f8:	484d      	ldr	r0, [pc, #308]	; (403a30 <m2m_wifi_connect_sc+0x23c>)
  4038fa:	4b4e      	ldr	r3, [pc, #312]	; (403a34 <m2m_wifi_connect_sc+0x240>)
  4038fc:	4798      	blx	r3
  4038fe:	4852      	ldr	r0, [pc, #328]	; (403a48 <m2m_wifi_connect_sc+0x254>)
  403900:	4b4e      	ldr	r3, [pc, #312]	; (403a3c <m2m_wifi_connect_sc+0x248>)
  403902:	4798      	blx	r3
  403904:	200d      	movs	r0, #13
  403906:	4b4e      	ldr	r3, [pc, #312]	; (403a40 <m2m_wifi_connect_sc+0x24c>)
  403908:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
  40390a:	f06f 000b 	mvn.w	r0, #11
					goto ERR1;
  40390e:	e7b4      	b.n	40387a <m2m_wifi_connect_sc+0x86>
		M2M_ERR("SSID LEN INVALID\n");
  403910:	f240 2219 	movw	r2, #537	; 0x219
  403914:	4945      	ldr	r1, [pc, #276]	; (403a2c <m2m_wifi_connect_sc+0x238>)
  403916:	4846      	ldr	r0, [pc, #280]	; (403a30 <m2m_wifi_connect_sc+0x23c>)
  403918:	4b46      	ldr	r3, [pc, #280]	; (403a34 <m2m_wifi_connect_sc+0x240>)
  40391a:	4798      	blx	r3
  40391c:	484b      	ldr	r0, [pc, #300]	; (403a4c <m2m_wifi_connect_sc+0x258>)
  40391e:	4b47      	ldr	r3, [pc, #284]	; (403a3c <m2m_wifi_connect_sc+0x248>)
  403920:	4798      	blx	r3
  403922:	200d      	movs	r0, #13
  403924:	4b46      	ldr	r3, [pc, #280]	; (403a40 <m2m_wifi_connect_sc+0x24c>)
  403926:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
  403928:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  40392c:	e7a5      	b.n	40387a <m2m_wifi_connect_sc+0x86>
			M2M_ERR("CH INVALID\n");
  40392e:	f240 2222 	movw	r2, #546	; 0x222
  403932:	493e      	ldr	r1, [pc, #248]	; (403a2c <m2m_wifi_connect_sc+0x238>)
  403934:	483e      	ldr	r0, [pc, #248]	; (403a30 <m2m_wifi_connect_sc+0x23c>)
  403936:	4b3f      	ldr	r3, [pc, #252]	; (403a34 <m2m_wifi_connect_sc+0x240>)
  403938:	4798      	blx	r3
  40393a:	4845      	ldr	r0, [pc, #276]	; (403a50 <m2m_wifi_connect_sc+0x25c>)
  40393c:	4b3f      	ldr	r3, [pc, #252]	; (403a3c <m2m_wifi_connect_sc+0x248>)
  40393e:	4798      	blx	r3
  403940:	200d      	movs	r0, #13
  403942:	4b3f      	ldr	r3, [pc, #252]	; (403a40 <m2m_wifi_connect_sc+0x24c>)
  403944:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
  403946:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  40394a:	e796      	b.n	40387a <m2m_wifi_connect_sc+0x86>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
  40394c:	7833      	ldrb	r3, [r6, #0]
  40394e:	3b01      	subs	r3, #1
  403950:	b2db      	uxtb	r3, r3
  403952:	f88d 3014 	strb.w	r3, [sp, #20]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
  403956:	2b03      	cmp	r3, #3
  403958:	d813      	bhi.n	403982 <m2m_wifi_connect_sc+0x18e>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
  40395a:	7872      	ldrb	r2, [r6, #1]
  40395c:	1e53      	subs	r3, r2, #1
  40395e:	f88d 3015 	strb.w	r3, [sp, #21]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
  403962:	f002 03ef 	and.w	r3, r2, #239	; 0xef
  403966:	2b0b      	cmp	r3, #11
  403968:	d11b      	bne.n	4039a2 <m2m_wifi_connect_sc+0x1ae>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
  40396a:	1cb1      	adds	r1, r6, #2
  40396c:	f10d 0016 	add.w	r0, sp, #22
  403970:	4b2c      	ldr	r3, [pc, #176]	; (403a24 <m2m_wifi_connect_sc+0x230>)
  403972:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
  403974:	7873      	ldrb	r3, [r6, #1]
  403976:	aa20      	add	r2, sp, #128	; 0x80
  403978:	4413      	add	r3, r2
  40397a:	2200      	movs	r2, #0
  40397c:	f803 2c6a 	strb.w	r2, [r3, #-106]
  403980:	e771      	b.n	403866 <m2m_wifi_connect_sc+0x72>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
  403982:	f240 2239 	movw	r2, #569	; 0x239
  403986:	4929      	ldr	r1, [pc, #164]	; (403a2c <m2m_wifi_connect_sc+0x238>)
  403988:	4829      	ldr	r0, [pc, #164]	; (403a30 <m2m_wifi_connect_sc+0x23c>)
  40398a:	4c2a      	ldr	r4, [pc, #168]	; (403a34 <m2m_wifi_connect_sc+0x240>)
  40398c:	47a0      	blx	r4
  40398e:	f89d 1014 	ldrb.w	r1, [sp, #20]
  403992:	4830      	ldr	r0, [pc, #192]	; (403a54 <m2m_wifi_connect_sc+0x260>)
  403994:	47a0      	blx	r4
  403996:	200d      	movs	r0, #13
  403998:	4b29      	ldr	r3, [pc, #164]	; (403a40 <m2m_wifi_connect_sc+0x24c>)
  40399a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
  40399c:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4039a0:	e76b      	b.n	40387a <m2m_wifi_connect_sc+0x86>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
  4039a2:	f44f 7210 	mov.w	r2, #576	; 0x240
  4039a6:	4921      	ldr	r1, [pc, #132]	; (403a2c <m2m_wifi_connect_sc+0x238>)
  4039a8:	4821      	ldr	r0, [pc, #132]	; (403a30 <m2m_wifi_connect_sc+0x23c>)
  4039aa:	4c22      	ldr	r4, [pc, #136]	; (403a34 <m2m_wifi_connect_sc+0x240>)
  4039ac:	47a0      	blx	r4
  4039ae:	f89d 1015 	ldrb.w	r1, [sp, #21]
  4039b2:	4829      	ldr	r0, [pc, #164]	; (403a58 <m2m_wifi_connect_sc+0x264>)
  4039b4:	47a0      	blx	r4
  4039b6:	200d      	movs	r0, #13
  4039b8:	4b21      	ldr	r3, [pc, #132]	; (403a40 <m2m_wifi_connect_sc+0x24c>)
  4039ba:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
  4039bc:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4039c0:	e75b      	b.n	40387a <m2m_wifi_connect_sc+0x86>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
  4039c2:	4630      	mov	r0, r6
  4039c4:	4b1f      	ldr	r3, [pc, #124]	; (403a44 <m2m_wifi_connect_sc+0x250>)
  4039c6:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
  4039c8:	1e43      	subs	r3, r0, #1
  4039ca:	b29b      	uxth	r3, r3
  4039cc:	2b3f      	cmp	r3, #63	; 0x3f
  4039ce:	d805      	bhi.n	4039dc <m2m_wifi_connect_sc+0x1e8>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
  4039d0:	1c42      	adds	r2, r0, #1
  4039d2:	4631      	mov	r1, r6
  4039d4:	a805      	add	r0, sp, #20
  4039d6:	4b13      	ldr	r3, [pc, #76]	; (403a24 <m2m_wifi_connect_sc+0x230>)
  4039d8:	4798      	blx	r3
  4039da:	e744      	b.n	403866 <m2m_wifi_connect_sc+0x72>
			M2M_ERR("Incorrect PSK key length\n");
  4039dc:	f240 224f 	movw	r2, #591	; 0x24f
  4039e0:	4912      	ldr	r1, [pc, #72]	; (403a2c <m2m_wifi_connect_sc+0x238>)
  4039e2:	4813      	ldr	r0, [pc, #76]	; (403a30 <m2m_wifi_connect_sc+0x23c>)
  4039e4:	4b13      	ldr	r3, [pc, #76]	; (403a34 <m2m_wifi_connect_sc+0x240>)
  4039e6:	4798      	blx	r3
  4039e8:	481c      	ldr	r0, [pc, #112]	; (403a5c <m2m_wifi_connect_sc+0x268>)
  4039ea:	4b14      	ldr	r3, [pc, #80]	; (403a3c <m2m_wifi_connect_sc+0x248>)
  4039ec:	4798      	blx	r3
  4039ee:	200d      	movs	r0, #13
  4039f0:	4b13      	ldr	r3, [pc, #76]	; (403a40 <m2m_wifi_connect_sc+0x24c>)
  4039f2:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
  4039f4:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4039f8:	e73f      	b.n	40387a <m2m_wifi_connect_sc+0x86>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
  4039fa:	223e      	movs	r2, #62	; 0x3e
  4039fc:	4631      	mov	r1, r6
  4039fe:	a805      	add	r0, sp, #20
  403a00:	4b08      	ldr	r3, [pc, #32]	; (403a24 <m2m_wifi_connect_sc+0x230>)
  403a02:	4798      	blx	r3
  403a04:	e72f      	b.n	403866 <m2m_wifi_connect_sc+0x72>
		M2M_ERR("undefined sec type\n");
  403a06:	f240 225f 	movw	r2, #607	; 0x25f
  403a0a:	4908      	ldr	r1, [pc, #32]	; (403a2c <m2m_wifi_connect_sc+0x238>)
  403a0c:	4808      	ldr	r0, [pc, #32]	; (403a30 <m2m_wifi_connect_sc+0x23c>)
  403a0e:	4b09      	ldr	r3, [pc, #36]	; (403a34 <m2m_wifi_connect_sc+0x240>)
  403a10:	4798      	blx	r3
  403a12:	4813      	ldr	r0, [pc, #76]	; (403a60 <m2m_wifi_connect_sc+0x26c>)
  403a14:	4b09      	ldr	r3, [pc, #36]	; (403a3c <m2m_wifi_connect_sc+0x248>)
  403a16:	4798      	blx	r3
  403a18:	200d      	movs	r0, #13
  403a1a:	4b09      	ldr	r3, [pc, #36]	; (403a40 <m2m_wifi_connect_sc+0x24c>)
  403a1c:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
  403a1e:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  403a22:	e72a      	b.n	40387a <m2m_wifi_connect_sc+0x86>
  403a24:	00402b95 	.word	0x00402b95
  403a28:	00402d0d 	.word	0x00402d0d
  403a2c:	0040ce5c 	.word	0x0040ce5c
  403a30:	0040cba8 	.word	0x0040cba8
  403a34:	00407719 	.word	0x00407719
  403a38:	0040ceb0 	.word	0x0040ceb0
  403a3c:	004077f1 	.word	0x004077f1
  403a40:	00407741 	.word	0x00407741
  403a44:	00402bb7 	.word	0x00402bb7
  403a48:	0040cec4 	.word	0x0040cec4
  403a4c:	0040ced0 	.word	0x0040ced0
  403a50:	0040cee4 	.word	0x0040cee4
  403a54:	0040cef0 	.word	0x0040cef0
  403a58:	0040cf0c 	.word	0x0040cf0c
  403a5c:	0040cf28 	.word	0x0040cf28
  403a60:	0040cf44 	.word	0x0040cf44

00403a64 <m2m_wifi_connect>:
{
  403a64:	b510      	push	{r4, lr}
  403a66:	b082      	sub	sp, #8
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
  403a68:	2400      	movs	r4, #0
  403a6a:	9401      	str	r4, [sp, #4]
  403a6c:	f8bd 4010 	ldrh.w	r4, [sp, #16]
  403a70:	9400      	str	r4, [sp, #0]
  403a72:	4c02      	ldr	r4, [pc, #8]	; (403a7c <m2m_wifi_connect+0x18>)
  403a74:	47a0      	blx	r4
}
  403a76:	b002      	add	sp, #8
  403a78:	bd10      	pop	{r4, pc}
  403a7a:	bf00      	nop
  403a7c:	004037f5 	.word	0x004037f5

00403a80 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
  403a80:	2000      	movs	r0, #0
  403a82:	4770      	bx	lr

00403a84 <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
  403a84:	b5f0      	push	{r4, r5, r6, r7, lr}
  403a86:	b083      	sub	sp, #12
  403a88:	4604      	mov	r4, r0
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  403a8a:	f44f 55a5 	mov.w	r5, #5280	; 0x14a0
  403a8e:	4e0a      	ldr	r6, [pc, #40]	; (403ab8 <chip_apply_conf+0x34>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  403a90:	4f0a      	ldr	r7, [pc, #40]	; (403abc <chip_apply_conf+0x38>)
		nm_write_reg(rNMI_GP_REG_1, val32);
  403a92:	4621      	mov	r1, r4
  403a94:	4628      	mov	r0, r5
  403a96:	47b0      	blx	r6
		if(val32 != 0) {		
  403a98:	b154      	cbz	r4, 403ab0 <chip_apply_conf+0x2c>
			uint32 reg = 0;
  403a9a:	a902      	add	r1, sp, #8
  403a9c:	2300      	movs	r3, #0
  403a9e:	f841 3d04 	str.w	r3, [r1, #-4]!
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  403aa2:	4628      	mov	r0, r5
  403aa4:	47b8      	blx	r7
			if(ret == M2M_SUCCESS) {
  403aa6:	2800      	cmp	r0, #0
  403aa8:	d1f3      	bne.n	403a92 <chip_apply_conf+0xe>
				if(reg == val32)
  403aaa:	9b01      	ldr	r3, [sp, #4]
  403aac:	429c      	cmp	r4, r3
  403aae:	d1f0      	bne.n	403a92 <chip_apply_conf+0xe>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
  403ab0:	2000      	movs	r0, #0
  403ab2:	b003      	add	sp, #12
  403ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403ab6:	bf00      	nop
  403ab8:	00403f7d 	.word	0x00403f7d
  403abc:	00403f71 	.word	0x00403f71

00403ac0 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
  403ac0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403ac4:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg, clk_status_reg,trials = 0;
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
  403ac6:	2001      	movs	r0, #1
  403ac8:	4b3f      	ldr	r3, [pc, #252]	; (403bc8 <nm_clkless_wake+0x108>)
  403aca:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
  403acc:	a901      	add	r1, sp, #4
  403ace:	2001      	movs	r0, #1
  403ad0:	4b3e      	ldr	r3, [pc, #248]	; (403bcc <nm_clkless_wake+0x10c>)
  403ad2:	4798      	blx	r3
	if(ret != M2M_SUCCESS) {
  403ad4:	4682      	mov	sl, r0
  403ad6:	b938      	cbnz	r0, 403ae8 <nm_clkless_wake+0x28>
  403ad8:	2400      	movs	r4, #0
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  403ada:	f04f 0801 	mov.w	r8, #1
  403ade:	f8df 9118 	ldr.w	r9, [pc, #280]	; 403bf8 <nm_clkless_wake+0x138>
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  403ae2:	4d39      	ldr	r5, [pc, #228]	; (403bc8 <nm_clkless_wake+0x108>)
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  403ae4:	4f3a      	ldr	r7, [pc, #232]	; (403bd0 <nm_clkless_wake+0x110>)
  403ae6:	e024      	b.n	403b32 <nm_clkless_wake+0x72>
		M2M_ERR("Bus error (1). Wake up failed\n");
  403ae8:	2272      	movs	r2, #114	; 0x72
  403aea:	493a      	ldr	r1, [pc, #232]	; (403bd4 <nm_clkless_wake+0x114>)
  403aec:	483a      	ldr	r0, [pc, #232]	; (403bd8 <nm_clkless_wake+0x118>)
  403aee:	4b3b      	ldr	r3, [pc, #236]	; (403bdc <nm_clkless_wake+0x11c>)
  403af0:	4798      	blx	r3
  403af2:	483b      	ldr	r0, [pc, #236]	; (403be0 <nm_clkless_wake+0x120>)
  403af4:	4b3b      	ldr	r3, [pc, #236]	; (403be4 <nm_clkless_wake+0x124>)
  403af6:	4798      	blx	r3
  403af8:	200d      	movs	r0, #13
  403afa:	4b3b      	ldr	r3, [pc, #236]	; (403be8 <nm_clkless_wake+0x128>)
  403afc:	4798      	blx	r3
		goto _WAKE_EXIT;
  403afe:	e00b      	b.n	403b18 <nm_clkless_wake+0x58>
					M2M_ERR("Bus error (2). Wake up failed\n");
  403b00:	2296      	movs	r2, #150	; 0x96
  403b02:	4934      	ldr	r1, [pc, #208]	; (403bd4 <nm_clkless_wake+0x114>)
  403b04:	4834      	ldr	r0, [pc, #208]	; (403bd8 <nm_clkless_wake+0x118>)
  403b06:	4b35      	ldr	r3, [pc, #212]	; (403bdc <nm_clkless_wake+0x11c>)
  403b08:	4798      	blx	r3
  403b0a:	4838      	ldr	r0, [pc, #224]	; (403bec <nm_clkless_wake+0x12c>)
  403b0c:	4b35      	ldr	r3, [pc, #212]	; (403be4 <nm_clkless_wake+0x124>)
  403b0e:	4798      	blx	r3
  403b10:	200d      	movs	r0, #13
  403b12:	4b35      	ldr	r3, [pc, #212]	; (403be8 <nm_clkless_wake+0x128>)
  403b14:	4798      	blx	r3
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403b16:	46b2      	mov	sl, r6
		}
	} while((clk_status_reg & 0x4) == 0);

_WAKE_EXIT:
	return ret;
}
  403b18:	4650      	mov	r0, sl
  403b1a:	b002      	add	sp, #8
  403b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			nm_write_reg(0x1, reg | (1 << 1));
  403b20:	9901      	ldr	r1, [sp, #4]
  403b22:	f041 0102 	orr.w	r1, r1, #2
  403b26:	4640      	mov	r0, r8
  403b28:	47c8      	blx	r9
	} while((clk_status_reg & 0x4) == 0);
  403b2a:	9b00      	ldr	r3, [sp, #0]
  403b2c:	f013 0f04 	tst.w	r3, #4
  403b30:	d1f2      	bne.n	403b18 <nm_clkless_wake+0x58>
		nm_write_reg(0x1, reg | (1 << 1));
  403b32:	9901      	ldr	r1, [sp, #4]
  403b34:	f041 0102 	orr.w	r1, r1, #2
  403b38:	4640      	mov	r0, r8
  403b3a:	47c8      	blx	r9
		nm_bsp_sleep(1);
  403b3c:	4640      	mov	r0, r8
  403b3e:	47a8      	blx	r5
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403b40:	4669      	mov	r1, sp
  403b42:	4b2b      	ldr	r3, [pc, #172]	; (403bf0 <nm_clkless_wake+0x130>)
  403b44:	6818      	ldr	r0, [r3, #0]
  403b46:	4b21      	ldr	r3, [pc, #132]	; (403bcc <nm_clkless_wake+0x10c>)
  403b48:	4798      	blx	r3
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  403b4a:	b908      	cbnz	r0, 403b50 <nm_clkless_wake+0x90>
  403b4c:	9b00      	ldr	r3, [sp, #0]
  403b4e:	b9bb      	cbnz	r3, 403b80 <nm_clkless_wake+0xc0>
			clk_status_reg_adr = 0xe;
  403b50:	4e27      	ldr	r6, [pc, #156]	; (403bf0 <nm_clkless_wake+0x130>)
  403b52:	230e      	movs	r3, #14
  403b54:	6033      	str	r3, [r6, #0]
			nm_bsp_sleep(1);
  403b56:	4640      	mov	r0, r8
  403b58:	47a8      	blx	r5
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403b5a:	4669      	mov	r1, sp
  403b5c:	6830      	ldr	r0, [r6, #0]
  403b5e:	4b1b      	ldr	r3, [pc, #108]	; (403bcc <nm_clkless_wake+0x10c>)
  403b60:	4798      	blx	r3
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  403b62:	b908      	cbnz	r0, 403b68 <nm_clkless_wake+0xa8>
  403b64:	9b00      	ldr	r3, [sp, #0]
  403b66:	b95b      	cbnz	r3, 403b80 <nm_clkless_wake+0xc0>
				clk_status_reg_adr = 0x13;
  403b68:	4e21      	ldr	r6, [pc, #132]	; (403bf0 <nm_clkless_wake+0x130>)
  403b6a:	2313      	movs	r3, #19
  403b6c:	6033      	str	r3, [r6, #0]
				nm_bsp_sleep(1);
  403b6e:	4640      	mov	r0, r8
  403b70:	47a8      	blx	r5
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403b72:	4669      	mov	r1, sp
  403b74:	6830      	ldr	r0, [r6, #0]
  403b76:	4b15      	ldr	r3, [pc, #84]	; (403bcc <nm_clkless_wake+0x10c>)
  403b78:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  403b7a:	4606      	mov	r6, r0
  403b7c:	2800      	cmp	r0, #0
  403b7e:	d1bf      	bne.n	403b00 <nm_clkless_wake+0x40>
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403b80:	4e1b      	ldr	r6, [pc, #108]	; (403bf0 <nm_clkless_wake+0x130>)
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  403b82:	9b00      	ldr	r3, [sp, #0]
  403b84:	f013 0f04 	tst.w	r3, #4
  403b88:	d1c6      	bne.n	403b18 <nm_clkless_wake+0x58>
  403b8a:	3401      	adds	r4, #1
  403b8c:	fba7 2304 	umull	r2, r3, r7, r4
  403b90:	085b      	lsrs	r3, r3, #1
  403b92:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  403b96:	429c      	cmp	r4, r3
  403b98:	d1c2      	bne.n	403b20 <nm_clkless_wake+0x60>
			nm_bsp_sleep(2);
  403b9a:	2002      	movs	r0, #2
  403b9c:	47a8      	blx	r5
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  403b9e:	4669      	mov	r1, sp
  403ba0:	6830      	ldr	r0, [r6, #0]
  403ba2:	4b0a      	ldr	r3, [pc, #40]	; (403bcc <nm_clkless_wake+0x10c>)
  403ba4:	4798      	blx	r3
			if((clk_status_reg & 0x4) == 0)
  403ba6:	9b00      	ldr	r3, [sp, #0]
  403ba8:	f013 0f04 	tst.w	r3, #4
  403bac:	d1e9      	bne.n	403b82 <nm_clkless_wake+0xc2>
				M2M_ERR("clocks still OFF. Wake up failed\n");
  403bae:	22aa      	movs	r2, #170	; 0xaa
  403bb0:	4908      	ldr	r1, [pc, #32]	; (403bd4 <nm_clkless_wake+0x114>)
  403bb2:	4809      	ldr	r0, [pc, #36]	; (403bd8 <nm_clkless_wake+0x118>)
  403bb4:	4b09      	ldr	r3, [pc, #36]	; (403bdc <nm_clkless_wake+0x11c>)
  403bb6:	4798      	blx	r3
  403bb8:	480e      	ldr	r0, [pc, #56]	; (403bf4 <nm_clkless_wake+0x134>)
  403bba:	4b0a      	ldr	r3, [pc, #40]	; (403be4 <nm_clkless_wake+0x124>)
  403bbc:	4798      	blx	r3
  403bbe:	200d      	movs	r0, #13
  403bc0:	4b09      	ldr	r3, [pc, #36]	; (403be8 <nm_clkless_wake+0x128>)
  403bc2:	4798      	blx	r3
  403bc4:	e7dd      	b.n	403b82 <nm_clkless_wake+0xc2>
  403bc6:	bf00      	nop
  403bc8:	004027e9 	.word	0x004027e9
  403bcc:	00403f71 	.word	0x00403f71
  403bd0:	aaaaaaab 	.word	0xaaaaaaab
  403bd4:	0040cfc8 	.word	0x0040cfc8
  403bd8:	0040cba8 	.word	0x0040cba8
  403bdc:	00407719 	.word	0x00407719
  403be0:	0040d02c 	.word	0x0040d02c
  403be4:	004077f1 	.word	0x004077f1
  403be8:	00407741 	.word	0x00407741
  403bec:	0040d04c 	.word	0x0040d04c
  403bf0:	20400014 	.word	0x20400014
  403bf4:	0040d06c 	.word	0x0040d06c
  403bf8:	00403f7d 	.word	0x00403f7d

00403bfc <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
  403bfc:	b500      	push	{lr}
  403bfe:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
  403c00:	a901      	add	r1, sp, #4
  403c02:	f241 4008 	movw	r0, #5128	; 0x1408
  403c06:	4b15      	ldr	r3, [pc, #84]	; (403c5c <enable_interrupts+0x60>)
  403c08:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403c0a:	b9e8      	cbnz	r0, 403c48 <enable_interrupts+0x4c>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 8);
  403c0c:	9901      	ldr	r1, [sp, #4]
  403c0e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  403c12:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
  403c14:	f241 4008 	movw	r0, #5128	; 0x1408
  403c18:	4b11      	ldr	r3, [pc, #68]	; (403c60 <enable_interrupts+0x64>)
  403c1a:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403c1c:	b9b8      	cbnz	r0, 403c4e <enable_interrupts+0x52>
		return M2M_ERR_BUS_FAIL;
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
  403c1e:	a901      	add	r1, sp, #4
  403c20:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  403c24:	4b0d      	ldr	r3, [pc, #52]	; (403c5c <enable_interrupts+0x60>)
  403c26:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403c28:	b9a0      	cbnz	r0, 403c54 <enable_interrupts+0x58>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
  403c2a:	9901      	ldr	r1, [sp, #4]
  403c2c:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  403c30:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
  403c32:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  403c36:	4b0a      	ldr	r3, [pc, #40]	; (403c60 <enable_interrupts+0x64>)
  403c38:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  403c3a:	2800      	cmp	r0, #0
		return M2M_ERR_BUS_FAIL;
  403c3c:	bf18      	it	ne
  403c3e:	f06f 0005 	mvnne.w	r0, #5
	}
	return M2M_SUCCESS;
}
  403c42:	b003      	add	sp, #12
  403c44:	f85d fb04 	ldr.w	pc, [sp], #4
		return M2M_ERR_BUS_FAIL;
  403c48:	f06f 0005 	mvn.w	r0, #5
  403c4c:	e7f9      	b.n	403c42 <enable_interrupts+0x46>
		return M2M_ERR_BUS_FAIL;
  403c4e:	f06f 0005 	mvn.w	r0, #5
  403c52:	e7f6      	b.n	403c42 <enable_interrupts+0x46>
		return M2M_ERR_BUS_FAIL;
  403c54:	f06f 0005 	mvn.w	r0, #5
  403c58:	e7f3      	b.n	403c42 <enable_interrupts+0x46>
  403c5a:	bf00      	nop
  403c5c:	00403f71 	.word	0x00403f71
  403c60:	00403f7d 	.word	0x00403f7d

00403c64 <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
  403c64:	b510      	push	{r4, lr}
  403c66:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
  403c68:	4b25      	ldr	r3, [pc, #148]	; (403d00 <nmi_get_chipid+0x9c>)
  403c6a:	681c      	ldr	r4, [r3, #0]
  403c6c:	b124      	cbz	r4, 403c78 <nmi_get_chipid+0x14>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
  403c6e:	4b24      	ldr	r3, [pc, #144]	; (403d00 <nmi_get_chipid+0x9c>)
  403c70:	681c      	ldr	r4, [r3, #0]
}
  403c72:	4620      	mov	r0, r4
  403c74:	b002      	add	sp, #8
  403c76:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
  403c78:	4619      	mov	r1, r3
  403c7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  403c7e:	4b21      	ldr	r3, [pc, #132]	; (403d04 <nmi_get_chipid+0xa0>)
  403c80:	4798      	blx	r3
  403c82:	b118      	cbz	r0, 403c8c <nmi_get_chipid+0x28>
			chipid = 0;
  403c84:	2200      	movs	r2, #0
  403c86:	4b1e      	ldr	r3, [pc, #120]	; (403d00 <nmi_get_chipid+0x9c>)
  403c88:	601a      	str	r2, [r3, #0]
			return 0;
  403c8a:	e7f2      	b.n	403c72 <nmi_get_chipid+0xe>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
  403c8c:	a901      	add	r1, sp, #4
  403c8e:	f241 30f4 	movw	r0, #5108	; 0x13f4
  403c92:	4b1c      	ldr	r3, [pc, #112]	; (403d04 <nmi_get_chipid+0xa0>)
  403c94:	4798      	blx	r3
  403c96:	b118      	cbz	r0, 403ca0 <nmi_get_chipid+0x3c>
			chipid = 0;
  403c98:	2200      	movs	r2, #0
  403c9a:	4b19      	ldr	r3, [pc, #100]	; (403d00 <nmi_get_chipid+0x9c>)
  403c9c:	601a      	str	r2, [r3, #0]
			return 0;
  403c9e:	e7e8      	b.n	403c72 <nmi_get_chipid+0xe>
		if (chipid == 0x1002a0)  {
  403ca0:	4b17      	ldr	r3, [pc, #92]	; (403d00 <nmi_get_chipid+0x9c>)
  403ca2:	681b      	ldr	r3, [r3, #0]
  403ca4:	4a18      	ldr	r2, [pc, #96]	; (403d08 <nmi_get_chipid+0xa4>)
  403ca6:	4293      	cmp	r3, r2
  403ca8:	d00d      	beq.n	403cc6 <nmi_get_chipid+0x62>
		} else if(chipid == 0x1002b0) {
  403caa:	4a18      	ldr	r2, [pc, #96]	; (403d0c <nmi_get_chipid+0xa8>)
  403cac:	4293      	cmp	r3, r2
  403cae:	d011      	beq.n	403cd4 <nmi_get_chipid+0x70>
		} else if(chipid == 0x1000F0) { 
  403cb0:	4a17      	ldr	r2, [pc, #92]	; (403d10 <nmi_get_chipid+0xac>)
  403cb2:	4293      	cmp	r3, r2
  403cb4:	d018      	beq.n	403ce8 <nmi_get_chipid+0x84>
		chipid |= 0x050000;
  403cb6:	4a12      	ldr	r2, [pc, #72]	; (403d00 <nmi_get_chipid+0x9c>)
		chipid &= ~(0x0f0000);
  403cb8:	6813      	ldr	r3, [r2, #0]
  403cba:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
		chipid |= 0x050000;
  403cbe:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  403cc2:	6013      	str	r3, [r2, #0]
  403cc4:	e7d3      	b.n	403c6e <nmi_get_chipid+0xa>
			if (rfrevid == 0x1) { /* 1002A0 */
  403cc6:	9b01      	ldr	r3, [sp, #4]
  403cc8:	2b01      	cmp	r3, #1
  403cca:	d0f4      	beq.n	403cb6 <nmi_get_chipid+0x52>
				chipid = 0x1002a1;
  403ccc:	3201      	adds	r2, #1
  403cce:	4b0c      	ldr	r3, [pc, #48]	; (403d00 <nmi_get_chipid+0x9c>)
  403cd0:	601a      	str	r2, [r3, #0]
  403cd2:	e7f0      	b.n	403cb6 <nmi_get_chipid+0x52>
			if(rfrevid == 3) { /* 1002B0 */
  403cd4:	9b01      	ldr	r3, [sp, #4]
  403cd6:	2b03      	cmp	r3, #3
  403cd8:	d0ed      	beq.n	403cb6 <nmi_get_chipid+0x52>
			} else if(rfrevid == 4) { /* 1002B1 */
  403cda:	2b04      	cmp	r3, #4
				chipid = 0x1002b1;
  403cdc:	bf0c      	ite	eq
  403cde:	3201      	addeq	r2, #1
				chipid = 0x1002b2;
  403ce0:	4a0c      	ldrne	r2, [pc, #48]	; (403d14 <nmi_get_chipid+0xb0>)
  403ce2:	4b07      	ldr	r3, [pc, #28]	; (403d00 <nmi_get_chipid+0x9c>)
  403ce4:	601a      	str	r2, [r3, #0]
  403ce6:	e7e6      	b.n	403cb6 <nmi_get_chipid+0x52>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
  403ce8:	4905      	ldr	r1, [pc, #20]	; (403d00 <nmi_get_chipid+0x9c>)
  403cea:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
  403cee:	4b05      	ldr	r3, [pc, #20]	; (403d04 <nmi_get_chipid+0xa0>)
  403cf0:	4798      	blx	r3
  403cf2:	2800      	cmp	r0, #0
  403cf4:	d0df      	beq.n	403cb6 <nmi_get_chipid+0x52>
			chipid = 0;
  403cf6:	2200      	movs	r2, #0
  403cf8:	4b01      	ldr	r3, [pc, #4]	; (403d00 <nmi_get_chipid+0x9c>)
  403cfa:	601a      	str	r2, [r3, #0]
			return 0;
  403cfc:	e7b9      	b.n	403c72 <nmi_get_chipid+0xe>
  403cfe:	bf00      	nop
  403d00:	2040c35c 	.word	0x2040c35c
  403d04:	00403f71 	.word	0x00403f71
  403d08:	001002a0 	.word	0x001002a0
  403d0c:	001002b0 	.word	0x001002b0
  403d10:	001000f0 	.word	0x001000f0
  403d14:	001002b2 	.word	0x001002b2

00403d18 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
  403d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d1c:	4607      	mov	r7, r0
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  403d1e:	f241 0514 	movw	r5, #4116	; 0x1014
  403d22:	4c28      	ldr	r4, [pc, #160]	; (403dc4 <wait_for_bootrom+0xac>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  403d24:	4e28      	ldr	r6, [pc, #160]	; (403dc8 <wait_for_bootrom+0xb0>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  403d26:	4628      	mov	r0, r5
  403d28:	47a0      	blx	r4
		if (reg & 0x80000000) {
  403d2a:	2800      	cmp	r0, #0
  403d2c:	db02      	blt.n	403d34 <wait_for_bootrom+0x1c>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  403d2e:	2001      	movs	r0, #1
  403d30:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  403d32:	e7f8      	b.n	403d26 <wait_for_bootrom+0xe>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
  403d34:	4825      	ldr	r0, [pc, #148]	; (403dcc <wait_for_bootrom+0xb4>)
  403d36:	4b23      	ldr	r3, [pc, #140]	; (403dc4 <wait_for_bootrom+0xac>)
  403d38:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
  403d3a:	f010 0f01 	tst.w	r0, #1
  403d3e:	d110      	bne.n	403d62 <wait_for_bootrom+0x4a>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  403d40:	f8df 8084 	ldr.w	r8, [pc, #132]	; 403dc8 <wait_for_bootrom+0xb0>
			reg = nm_read_reg(BOOTROM_REG);
  403d44:	4e1f      	ldr	r6, [pc, #124]	; (403dc4 <wait_for_bootrom+0xac>)

			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  403d46:	4d22      	ldr	r5, [pc, #136]	; (403dd0 <wait_for_bootrom+0xb8>)
			nm_bsp_sleep(1);
  403d48:	2001      	movs	r0, #1
  403d4a:	47c0      	blx	r8
			reg = nm_read_reg(BOOTROM_REG);
  403d4c:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  403d50:	47b0      	blx	r6
  403d52:	4604      	mov	r4, r0
			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  403d54:	462a      	mov	r2, r5
  403d56:	4601      	mov	r1, r0
  403d58:	481e      	ldr	r0, [pc, #120]	; (403dd4 <wait_for_bootrom+0xbc>)
  403d5a:	4b1f      	ldr	r3, [pc, #124]	; (403dd8 <wait_for_bootrom+0xc0>)
  403d5c:	4798      	blx	r3
		while(reg != M2M_FINISH_BOOT_ROM)
  403d5e:	42ac      	cmp	r4, r5
  403d60:	d1f2      	bne.n	403d48 <wait_for_bootrom+0x30>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
  403d62:	2f02      	cmp	r7, #2
  403d64:	d019      	beq.n	403d9a <wait_for_bootrom+0x82>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
  403d66:	2f03      	cmp	r7, #3
  403d68:	d022      	beq.n	403db0 <wait_for_bootrom+0x98>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
  403d6a:	2f04      	cmp	r7, #4
  403d6c:	bf14      	ite	ne
  403d6e:	2400      	movne	r4, #0
  403d70:	2480      	moveq	r4, #128	; 0x80
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
  403d72:	4b1a      	ldr	r3, [pc, #104]	; (403ddc <wait_for_bootrom+0xc4>)
  403d74:	4798      	blx	r3
  403d76:	f3c0 000b 	ubfx	r0, r0, #0, #12
  403d7a:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
  403d7e:	bf0c      	ite	eq
  403d80:	f044 0002 	orreq.w	r0, r4, #2
	}
	else
	{
		chip_apply_conf(u32GpReg1);
  403d84:	4620      	movne	r0, r4
  403d86:	4b16      	ldr	r3, [pc, #88]	; (403de0 <wait_for_bootrom+0xc8>)
  403d88:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
  403d8a:	4916      	ldr	r1, [pc, #88]	; (403de4 <wait_for_bootrom+0xcc>)
  403d8c:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  403d90:	4b15      	ldr	r3, [pc, #84]	; (403de8 <wait_for_bootrom+0xd0>)
  403d92:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
  403d94:	2000      	movs	r0, #0
  403d96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  403d9a:	4914      	ldr	r1, [pc, #80]	; (403dec <wait_for_bootrom+0xd4>)
  403d9c:	4814      	ldr	r0, [pc, #80]	; (403df0 <wait_for_bootrom+0xd8>)
  403d9e:	4c12      	ldr	r4, [pc, #72]	; (403de8 <wait_for_bootrom+0xd0>)
  403da0:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
  403da2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  403da6:	f241 008c 	movw	r0, #4236	; 0x108c
  403daa:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
  403dac:	2400      	movs	r4, #0
  403dae:	e7e0      	b.n	403d72 <wait_for_bootrom+0x5a>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  403db0:	490e      	ldr	r1, [pc, #56]	; (403dec <wait_for_bootrom+0xd4>)
  403db2:	480f      	ldr	r0, [pc, #60]	; (403df0 <wait_for_bootrom+0xd8>)
  403db4:	4c0c      	ldr	r4, [pc, #48]	; (403de8 <wait_for_bootrom+0xd0>)
  403db6:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
  403db8:	2100      	movs	r1, #0
  403dba:	f241 008c 	movw	r0, #4236	; 0x108c
  403dbe:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
  403dc0:	2400      	movs	r4, #0
  403dc2:	e7d6      	b.n	403d72 <wait_for_bootrom+0x5a>
  403dc4:	00403f65 	.word	0x00403f65
  403dc8:	004027e9 	.word	0x004027e9
  403dcc:	000207bc 	.word	0x000207bc
  403dd0:	10add09e 	.word	0x10add09e
  403dd4:	0040d090 	.word	0x0040d090
  403dd8:	00407719 	.word	0x00407719
  403ddc:	00403c65 	.word	0x00403c65
  403de0:	00403a85 	.word	0x00403a85
  403de4:	ef522f61 	.word	0xef522f61
  403de8:	00403f7d 	.word	0x00403f7d
  403dec:	3c1cd57d 	.word	0x3c1cd57d
  403df0:	000207ac 	.word	0x000207ac

00403df4 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
  403df4:	b5f0      	push	{r4, r5, r6, r7, lr}
  403df6:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
  403df8:	f241 038c 	movw	r3, #4236	; 0x108c
  403dfc:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
  403dfe:	4b18      	ldr	r3, [pc, #96]	; (403e60 <wait_for_firmware_start+0x6c>)
  403e00:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
  403e02:	3802      	subs	r0, #2
  403e04:	b2c0      	uxtb	r0, r0
  403e06:	2801      	cmp	r0, #1
  403e08:	d911      	bls.n	403e2e <wait_for_firmware_start+0x3a>
{
  403e0a:	f04f 34ff 	mov.w	r4, #4294967295
  403e0e:	2000      	movs	r0, #0
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  403e10:	2702      	movs	r7, #2
  403e12:	4e14      	ldr	r6, [pc, #80]	; (403e64 <wait_for_firmware_start+0x70>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  403e14:	4d14      	ldr	r5, [pc, #80]	; (403e68 <wait_for_firmware_start+0x74>)
	while (checkValue != reg)
  403e16:	9b00      	ldr	r3, [sp, #0]
  403e18:	4298      	cmp	r0, r3
  403e1a:	d012      	beq.n	403e42 <wait_for_firmware_start+0x4e>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  403e1c:	4638      	mov	r0, r7
  403e1e:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
  403e20:	9801      	ldr	r0, [sp, #4]
  403e22:	47a8      	blx	r5
		if(++cnt >= u32Timeout)
  403e24:	3c01      	subs	r4, #1
  403e26:	d1f6      	bne.n	403e16 <wait_for_firmware_start+0x22>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
  403e28:	f06f 0004 	mvn.w	r0, #4
  403e2c:	e00e      	b.n	403e4c <wait_for_firmware_start+0x58>
		regAddress = NMI_REV_REG;
  403e2e:	4b0f      	ldr	r3, [pc, #60]	; (403e6c <wait_for_firmware_start+0x78>)
  403e30:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
  403e32:	f1a3 5322 	sub.w	r3, r3, #679477248	; 0x28800000
  403e36:	f5a3 1311 	sub.w	r3, r3, #2375680	; 0x244000
  403e3a:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
  403e3e:	9300      	str	r3, [sp, #0]
  403e40:	e7e3      	b.n	403e0a <wait_for_firmware_start+0x16>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
  403e42:	9a00      	ldr	r2, [sp, #0]
  403e44:	4b06      	ldr	r3, [pc, #24]	; (403e60 <wait_for_firmware_start+0x6c>)
  403e46:	429a      	cmp	r2, r3
  403e48:	d002      	beq.n	403e50 <wait_for_firmware_start+0x5c>
	sint8 ret = M2M_SUCCESS;
  403e4a:	2000      	movs	r0, #0
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
  403e4c:	b003      	add	sp, #12
  403e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nm_write_reg(NMI_STATE_REG, 0);
  403e50:	2100      	movs	r1, #0
  403e52:	f241 008c 	movw	r0, #4236	; 0x108c
  403e56:	4b06      	ldr	r3, [pc, #24]	; (403e70 <wait_for_firmware_start+0x7c>)
  403e58:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
  403e5a:	2000      	movs	r0, #0
  403e5c:	e7f6      	b.n	403e4c <wait_for_firmware_start+0x58>
  403e5e:	bf00      	nop
  403e60:	02532636 	.word	0x02532636
  403e64:	004027e9 	.word	0x004027e9
  403e68:	00403f65 	.word	0x00403f65
  403e6c:	000207ac 	.word	0x000207ac
  403e70:	00403f7d 	.word	0x00403f7d

00403e74 <chip_deinit>:

sint8 chip_deinit(void)
{
  403e74:	b5f0      	push	{r4, r5, r6, r7, lr}
  403e76:	b083      	sub	sp, #12
	uint32 reg = 0;
  403e78:	a902      	add	r1, sp, #8
  403e7a:	2300      	movs	r3, #0
  403e7c:	f841 3d04 	str.w	r3, [r1, #-4]!
	uint8 timeout = 10;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  403e80:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  403e84:	4b27      	ldr	r3, [pc, #156]	; (403f24 <chip_deinit+0xb0>)
  403e86:	4798      	blx	r3
	if (ret != M2M_SUCCESS) {
  403e88:	bb28      	cbnz	r0, 403ed6 <chip_deinit+0x62>
		M2M_ERR("failed to de-initialize\n");
	}
	reg &= ~(1 << 10);
  403e8a:	9901      	ldr	r1, [sp, #4]
  403e8c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  403e90:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  403e92:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  403e96:	4b24      	ldr	r3, [pc, #144]	; (403f28 <chip_deinit+0xb4>)
  403e98:	4798      	blx	r3

	if (ret != M2M_SUCCESS) {
  403e9a:	4605      	mov	r5, r0
  403e9c:	bb40      	cbnz	r0, 403ef0 <chip_deinit+0x7c>
  403e9e:	240a      	movs	r4, #10
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  403ea0:	4e20      	ldr	r6, [pc, #128]	; (403f24 <chip_deinit+0xb0>)
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  403ea2:	4f21      	ldr	r7, [pc, #132]	; (403f28 <chip_deinit+0xb4>)
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  403ea4:	a901      	add	r1, sp, #4
  403ea6:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  403eaa:	47b0      	blx	r6
		if (ret != M2M_SUCCESS) {
  403eac:	4605      	mov	r5, r0
  403eae:	2800      	cmp	r0, #0
  403eb0:	d12b      	bne.n	403f0a <chip_deinit+0x96>
		if ((reg & (1 << 10))) {
  403eb2:	9901      	ldr	r1, [sp, #4]
  403eb4:	f411 6f80 	tst.w	r1, #1024	; 0x400
  403eb8:	d00a      	beq.n	403ed0 <chip_deinit+0x5c>
			reg &= ~(1 << 10);
  403eba:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  403ebe:	9101      	str	r1, [sp, #4]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  403ec0:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  403ec4:	47b8      	blx	r7
  403ec6:	4605      	mov	r5, r0
  403ec8:	1e63      	subs	r3, r4, #1
			timeout--;
		} else {
			break;
		}

	} while (timeout);
  403eca:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  403ece:	d1e9      	bne.n	403ea4 <chip_deinit+0x30>

	return ret;
}
  403ed0:	4628      	mov	r0, r5
  403ed2:	b003      	add	sp, #12
  403ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		M2M_ERR("failed to de-initialize\n");
  403ed6:	f240 2231 	movw	r2, #561	; 0x231
  403eda:	4914      	ldr	r1, [pc, #80]	; (403f2c <chip_deinit+0xb8>)
  403edc:	4814      	ldr	r0, [pc, #80]	; (403f30 <chip_deinit+0xbc>)
  403ede:	4b15      	ldr	r3, [pc, #84]	; (403f34 <chip_deinit+0xc0>)
  403ee0:	4798      	blx	r3
  403ee2:	4815      	ldr	r0, [pc, #84]	; (403f38 <chip_deinit+0xc4>)
  403ee4:	4b15      	ldr	r3, [pc, #84]	; (403f3c <chip_deinit+0xc8>)
  403ee6:	4798      	blx	r3
  403ee8:	200d      	movs	r0, #13
  403eea:	4b15      	ldr	r3, [pc, #84]	; (403f40 <chip_deinit+0xcc>)
  403eec:	4798      	blx	r3
  403eee:	e7cc      	b.n	403e8a <chip_deinit+0x16>
		M2M_ERR("Error while writing reg\n");
  403ef0:	f240 2237 	movw	r2, #567	; 0x237
  403ef4:	490d      	ldr	r1, [pc, #52]	; (403f2c <chip_deinit+0xb8>)
  403ef6:	480e      	ldr	r0, [pc, #56]	; (403f30 <chip_deinit+0xbc>)
  403ef8:	4b0e      	ldr	r3, [pc, #56]	; (403f34 <chip_deinit+0xc0>)
  403efa:	4798      	blx	r3
  403efc:	4811      	ldr	r0, [pc, #68]	; (403f44 <chip_deinit+0xd0>)
  403efe:	4b0f      	ldr	r3, [pc, #60]	; (403f3c <chip_deinit+0xc8>)
  403f00:	4798      	blx	r3
  403f02:	200d      	movs	r0, #13
  403f04:	4b0e      	ldr	r3, [pc, #56]	; (403f40 <chip_deinit+0xcc>)
  403f06:	4798      	blx	r3
		return ret;
  403f08:	e7e2      	b.n	403ed0 <chip_deinit+0x5c>
			M2M_ERR("Error while reading reg\n");
  403f0a:	f240 223e 	movw	r2, #574	; 0x23e
  403f0e:	4907      	ldr	r1, [pc, #28]	; (403f2c <chip_deinit+0xb8>)
  403f10:	4807      	ldr	r0, [pc, #28]	; (403f30 <chip_deinit+0xbc>)
  403f12:	4b08      	ldr	r3, [pc, #32]	; (403f34 <chip_deinit+0xc0>)
  403f14:	4798      	blx	r3
  403f16:	480c      	ldr	r0, [pc, #48]	; (403f48 <chip_deinit+0xd4>)
  403f18:	4b08      	ldr	r3, [pc, #32]	; (403f3c <chip_deinit+0xc8>)
  403f1a:	4798      	blx	r3
  403f1c:	200d      	movs	r0, #13
  403f1e:	4b08      	ldr	r3, [pc, #32]	; (403f40 <chip_deinit+0xcc>)
  403f20:	4798      	blx	r3
			return ret;
  403f22:	e7d5      	b.n	403ed0 <chip_deinit+0x5c>
  403f24:	00403f71 	.word	0x00403f71
  403f28:	00403f7d 	.word	0x00403f7d
  403f2c:	0040cfd8 	.word	0x0040cfd8
  403f30:	0040cba8 	.word	0x0040cba8
  403f34:	00407719 	.word	0x00407719
  403f38:	0040cfe4 	.word	0x0040cfe4
  403f3c:	004077f1 	.word	0x004077f1
  403f40:	00407741 	.word	0x00407741
  403f44:	0040cffc 	.word	0x0040cffc
  403f48:	0040d014 	.word	0x0040d014

00403f4c <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
  403f4c:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
  403f4e:	4b01      	ldr	r3, [pc, #4]	; (403f54 <nm_bus_iface_init+0x8>)
  403f50:	4798      	blx	r3

	return ret;
}
  403f52:	bd08      	pop	{r3, pc}
  403f54:	0040295d 	.word	0x0040295d

00403f58 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
  403f58:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
  403f5a:	4b01      	ldr	r3, [pc, #4]	; (403f60 <nm_bus_iface_deinit+0x8>)
  403f5c:	4798      	blx	r3

	return ret;
}
  403f5e:	bd08      	pop	{r3, pc}
  403f60:	00402b55 	.word	0x00402b55

00403f64 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
  403f64:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
  403f66:	4b01      	ldr	r3, [pc, #4]	; (403f6c <nm_read_reg+0x8>)
  403f68:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
  403f6a:	bd08      	pop	{r3, pc}
  403f6c:	0040480d 	.word	0x0040480d

00403f70 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  403f70:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
  403f72:	4b01      	ldr	r3, [pc, #4]	; (403f78 <nm_read_reg_with_ret+0x8>)
  403f74:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
  403f76:	bd08      	pop	{r3, pc}
  403f78:	00404825 	.word	0x00404825

00403f7c <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
  403f7c:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
  403f7e:	4b01      	ldr	r3, [pc, #4]	; (403f84 <nm_write_reg+0x8>)
  403f80:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
  403f82:	bd08      	pop	{r3, pc}
  403f84:	0040483d 	.word	0x0040483d

00403f88 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  403f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403f8c:	4607      	mov	r7, r0
  403f8e:	4689      	mov	r9, r1
  403f90:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  403f92:	4b12      	ldr	r3, [pc, #72]	; (403fdc <nm_read_block+0x54>)
  403f94:	f8b3 8000 	ldrh.w	r8, [r3]
  403f98:	f1a8 0808 	sub.w	r8, r8, #8
  403f9c:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  403fa0:	4542      	cmp	r2, r8
  403fa2:	d919      	bls.n	403fd8 <nm_read_block+0x50>
  403fa4:	4644      	mov	r4, r8
  403fa6:	2600      	movs	r6, #0
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  403fa8:	f8df a034 	ldr.w	sl, [pc, #52]	; 403fe0 <nm_read_block+0x58>
  403fac:	4642      	mov	r2, r8
  403fae:	eb09 0106 	add.w	r1, r9, r6
  403fb2:	4638      	mov	r0, r7
  403fb4:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  403fb6:	4603      	mov	r3, r0
  403fb8:	b958      	cbnz	r0, 403fd2 <nm_read_block+0x4a>
			u32Sz -= u16MaxTrxSz;
  403fba:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  403fbc:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  403fbe:	4427      	add	r7, r4
		if(u32Sz <= u16MaxTrxSz)
  403fc0:	42a5      	cmp	r5, r4
  403fc2:	d8f3      	bhi.n	403fac <nm_read_block+0x24>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  403fc4:	b2aa      	uxth	r2, r5
  403fc6:	eb09 0106 	add.w	r1, r9, r6
  403fca:	4638      	mov	r0, r7
  403fcc:	4b04      	ldr	r3, [pc, #16]	; (403fe0 <nm_read_block+0x58>)
  403fce:	4798      	blx	r3
  403fd0:	4603      	mov	r3, r0
		}
	}

	return s8Ret;
}
  403fd2:	4618      	mov	r0, r3
  403fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32 off = 0;
  403fd8:	2600      	movs	r6, #0
  403fda:	e7f3      	b.n	403fc4 <nm_read_block+0x3c>
  403fdc:	20400010 	.word	0x20400010
  403fe0:	0040497d 	.word	0x0040497d

00403fe4 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  403fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403fe8:	4607      	mov	r7, r0
  403fea:	4689      	mov	r9, r1
  403fec:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  403fee:	4b12      	ldr	r3, [pc, #72]	; (404038 <nm_write_block+0x54>)
  403ff0:	f8b3 8000 	ldrh.w	r8, [r3]
  403ff4:	f1a8 0808 	sub.w	r8, r8, #8
  403ff8:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  403ffc:	4542      	cmp	r2, r8
  403ffe:	d919      	bls.n	404034 <nm_write_block+0x50>
  404000:	4644      	mov	r4, r8
  404002:	2600      	movs	r6, #0
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  404004:	f8df a034 	ldr.w	sl, [pc, #52]	; 40403c <nm_write_block+0x58>
  404008:	4642      	mov	r2, r8
  40400a:	eb09 0106 	add.w	r1, r9, r6
  40400e:	4638      	mov	r0, r7
  404010:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  404012:	4603      	mov	r3, r0
  404014:	b958      	cbnz	r0, 40402e <nm_write_block+0x4a>
			u32Sz -= u16MaxTrxSz;
  404016:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  404018:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  40401a:	4427      	add	r7, r4
		if(u32Sz <= u16MaxTrxSz)
  40401c:	42a5      	cmp	r5, r4
  40401e:	d8f3      	bhi.n	404008 <nm_write_block+0x24>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  404020:	b2aa      	uxth	r2, r5
  404022:	eb09 0106 	add.w	r1, r9, r6
  404026:	4638      	mov	r0, r7
  404028:	4b04      	ldr	r3, [pc, #16]	; (40403c <nm_write_block+0x58>)
  40402a:	4798      	blx	r3
  40402c:	4603      	mov	r3, r0
		}
	}

	return s8Ret;
}
  40402e:	4618      	mov	r0, r3
  404030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32 off = 0;
  404034:	2600      	movs	r6, #0
  404036:	e7f3      	b.n	404020 <nm_write_block+0x3c>
  404038:	20400010 	.word	0x20400010
  40403c:	00404a51 	.word	0x00404a51

00404040 <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
  404040:	b530      	push	{r4, r5, lr}
  404042:	b083      	sub	sp, #12
  404044:	4604      	mov	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
  404046:	a902      	add	r1, sp, #8
  404048:	2300      	movs	r3, #0
  40404a:	f841 3d04 	str.w	r3, [r1, #-4]!
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
  40404e:	4824      	ldr	r0, [pc, #144]	; (4040e0 <nm_get_firmware_info+0xa0>)
  404050:	4b24      	ldr	r3, [pc, #144]	; (4040e4 <nm_get_firmware_info+0xa4>)
  404052:	4798      	blx	r3
  404054:	4605      	mov	r5, r0
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
  404056:	9a01      	ldr	r2, [sp, #4]
  404058:	4b23      	ldr	r3, [pc, #140]	; (4040e8 <nm_get_firmware_info+0xa8>)
  40405a:	429a      	cmp	r2, r3
  40405c:	d039      	beq.n	4040d2 <nm_get_firmware_info+0x92>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
  40405e:	9b01      	ldr	r3, [sp, #4]
  404060:	0c1a      	lsrs	r2, r3, #16
  404062:	b291      	uxth	r1, r2
  404064:	0a08      	lsrs	r0, r1, #8
  404066:	71e0      	strb	r0, [r4, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
  404068:	f3c1 1103 	ubfx	r1, r1, #4, #4
  40406c:	7221      	strb	r1, [r4, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
  40406e:	f002 020f 	and.w	r2, r2, #15
  404072:	7262      	strb	r2, [r4, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
  404074:	b29a      	uxth	r2, r3
  404076:	0a11      	lsrs	r1, r2, #8
  404078:	7121      	strb	r1, [r4, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
  40407a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  40407e:	7162      	strb	r2, [r4, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
  404080:	f003 030f 	and.w	r3, r3, #15
  404084:	71a3      	strb	r3, [r4, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
  404086:	4b19      	ldr	r3, [pc, #100]	; (4040ec <nm_get_firmware_info+0xac>)
  404088:	4798      	blx	r3
  40408a:	6020      	str	r0, [r4, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
  40408c:	7922      	ldrb	r2, [r4, #4]
  40408e:	79a3      	ldrb	r3, [r4, #6]
  404090:	f003 030f 	and.w	r3, r3, #15
  404094:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  404098:	7962      	ldrb	r2, [r4, #5]
  40409a:	0112      	lsls	r2, r2, #4
  40409c:	b2d2      	uxtb	r2, r2
  40409e:	4313      	orrs	r3, r2
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
  4040a0:	79e1      	ldrb	r1, [r4, #7]
  4040a2:	7a62      	ldrb	r2, [r4, #9]
  4040a4:	f002 020f 	and.w	r2, r2, #15
  4040a8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  4040ac:	7a21      	ldrb	r1, [r4, #8]
  4040ae:	0109      	lsls	r1, r1, #4
  4040b0:	b2c9      	uxtb	r1, r1
	if(curr_drv_ver <  min_req_drv_ver) {
  4040b2:	430a      	orrs	r2, r1
  4040b4:	f241 3130 	movw	r1, #4912	; 0x1330
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
  4040b8:	428a      	cmp	r2, r1
  4040ba:	bf88      	it	hi
  4040bc:	f06f 050c 	mvnhi.w	r5, #12
	}
	if(curr_drv_ver >  curr_firm_ver) {
  4040c0:	f241 322f 	movw	r2, #4911	; 0x132f
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
  4040c4:	4293      	cmp	r3, r2
	}
	return ret;
}
  4040c6:	bf8c      	ite	hi
  4040c8:	4628      	movhi	r0, r5
  4040ca:	f06f 000c 	mvnls.w	r0, #12
  4040ce:	b003      	add	sp, #12
  4040d0:	bd30      	pop	{r4, r5, pc}
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
  4040d2:	a901      	add	r1, sp, #4
  4040d4:	f241 0048 	movw	r0, #4168	; 0x1048
  4040d8:	4b02      	ldr	r3, [pc, #8]	; (4040e4 <nm_get_firmware_info+0xa4>)
  4040da:	4798      	blx	r3
  4040dc:	4605      	mov	r5, r0
  4040de:	e7be      	b.n	40405e <nm_get_firmware_info+0x1e>
  4040e0:	000207ac 	.word	0x000207ac
  4040e4:	00403f71 	.word	0x00403f71
  4040e8:	d75dc1c3 	.word	0xd75dc1c3
  4040ec:	00403c65 	.word	0x00403c65

004040f0 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
  4040f0:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
  4040f2:	2800      	cmp	r0, #0
  4040f4:	d03a      	beq.n	40416c <nm_drv_init+0x7c>
		u8Mode = *((uint8 *)arg);
  4040f6:	7804      	ldrb	r4, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
  4040f8:	1e63      	subs	r3, r4, #1
  4040fa:	b2db      	uxtb	r3, r3
			u8Mode = M2M_WIFI_MODE_NORMAL;
  4040fc:	2b04      	cmp	r3, #4
  4040fe:	bf28      	it	cs
  404100:	2401      	movcs	r4, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
  404102:	2000      	movs	r0, #0
  404104:	4b21      	ldr	r3, [pc, #132]	; (40418c <nm_drv_init+0x9c>)
  404106:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  404108:	4605      	mov	r5, r0
  40410a:	2800      	cmp	r0, #0
  40410c:	d130      	bne.n	404170 <nm_drv_init+0x80>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
  40410e:	4820      	ldr	r0, [pc, #128]	; (404190 <nm_drv_init+0xa0>)
  404110:	4d20      	ldr	r5, [pc, #128]	; (404194 <nm_drv_init+0xa4>)
  404112:	47a8      	blx	r5
  404114:	4b20      	ldr	r3, [pc, #128]	; (404198 <nm_drv_init+0xa8>)
  404116:	4798      	blx	r3
  404118:	4601      	mov	r1, r0
  40411a:	4820      	ldr	r0, [pc, #128]	; (40419c <nm_drv_init+0xac>)
  40411c:	47a8      	blx	r5
  40411e:	200d      	movs	r0, #13
  404120:	4b1f      	ldr	r3, [pc, #124]	; (4041a0 <nm_drv_init+0xb0>)
  404122:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
  404124:	4b1f      	ldr	r3, [pc, #124]	; (4041a4 <nm_drv_init+0xb4>)
  404126:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
  404128:	4620      	mov	r0, r4
  40412a:	4b1f      	ldr	r3, [pc, #124]	; (4041a8 <nm_drv_init+0xb8>)
  40412c:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  40412e:	4605      	mov	r5, r0
  404130:	b9c0      	cbnz	r0, 404164 <nm_drv_init+0x74>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
  404132:	4620      	mov	r0, r4
  404134:	4b1d      	ldr	r3, [pc, #116]	; (4041ac <nm_drv_init+0xbc>)
  404136:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  404138:	4605      	mov	r5, r0
  40413a:	b998      	cbnz	r0, 404164 <nm_drv_init+0x74>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
  40413c:	3c02      	subs	r4, #2
  40413e:	b2e4      	uxtb	r4, r4
  404140:	2c01      	cmp	r4, #1
  404142:	d911      	bls.n	404168 <nm_drv_init+0x78>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
  404144:	4b1a      	ldr	r3, [pc, #104]	; (4041b0 <nm_drv_init+0xc0>)
  404146:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  404148:	4605      	mov	r5, r0
  40414a:	b168      	cbz	r0, 404168 <nm_drv_init+0x78>
		M2M_ERR("failed to enable interrupts..\n");
  40414c:	f44f 72ae 	mov.w	r2, #348	; 0x15c
  404150:	4918      	ldr	r1, [pc, #96]	; (4041b4 <nm_drv_init+0xc4>)
  404152:	4819      	ldr	r0, [pc, #100]	; (4041b8 <nm_drv_init+0xc8>)
  404154:	4b0f      	ldr	r3, [pc, #60]	; (404194 <nm_drv_init+0xa4>)
  404156:	4798      	blx	r3
  404158:	4818      	ldr	r0, [pc, #96]	; (4041bc <nm_drv_init+0xcc>)
  40415a:	4b19      	ldr	r3, [pc, #100]	; (4041c0 <nm_drv_init+0xd0>)
  40415c:	4798      	blx	r3
  40415e:	200d      	movs	r0, #13
  404160:	4b0f      	ldr	r3, [pc, #60]	; (4041a0 <nm_drv_init+0xb0>)
  404162:	4798      	blx	r3
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
  404164:	4b17      	ldr	r3, [pc, #92]	; (4041c4 <nm_drv_init+0xd4>)
  404166:	4798      	blx	r3
ERR1:
	return ret;
}
  404168:	4628      	mov	r0, r5
  40416a:	bd38      	pop	{r3, r4, r5, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
  40416c:	2401      	movs	r4, #1
  40416e:	e7c8      	b.n	404102 <nm_drv_init+0x12>
		M2M_ERR("[nmi start]: fail init bus\n");
  404170:	f44f 7292 	mov.w	r2, #292	; 0x124
  404174:	490f      	ldr	r1, [pc, #60]	; (4041b4 <nm_drv_init+0xc4>)
  404176:	4810      	ldr	r0, [pc, #64]	; (4041b8 <nm_drv_init+0xc8>)
  404178:	4b06      	ldr	r3, [pc, #24]	; (404194 <nm_drv_init+0xa4>)
  40417a:	4798      	blx	r3
  40417c:	4812      	ldr	r0, [pc, #72]	; (4041c8 <nm_drv_init+0xd8>)
  40417e:	4b10      	ldr	r3, [pc, #64]	; (4041c0 <nm_drv_init+0xd0>)
  404180:	4798      	blx	r3
  404182:	200d      	movs	r0, #13
  404184:	4b06      	ldr	r3, [pc, #24]	; (4041a0 <nm_drv_init+0xb0>)
  404186:	4798      	blx	r3
		goto ERR1;
  404188:	e7ee      	b.n	404168 <nm_drv_init+0x78>
  40418a:	bf00      	nop
  40418c:	00403f4d 	.word	0x00403f4d
  404190:	0040ce70 	.word	0x0040ce70
  404194:	00407719 	.word	0x00407719
  404198:	00403c65 	.word	0x00403c65
  40419c:	0040d158 	.word	0x0040d158
  4041a0:	00407741 	.word	0x00407741
  4041a4:	00404855 	.word	0x00404855
  4041a8:	00403d19 	.word	0x00403d19
  4041ac:	00403df5 	.word	0x00403df5
  4041b0:	00403bfd 	.word	0x00403bfd
  4041b4:	0040d0a0 	.word	0x0040d0a0
  4041b8:	0040cba8 	.word	0x0040cba8
  4041bc:	0040d11c 	.word	0x0040d11c
  4041c0:	004077f1 	.word	0x004077f1
  4041c4:	00403f59 	.word	0x00403f59
  4041c8:	0040d13c 	.word	0x0040d13c

004041cc <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
  4041cc:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
  4041ce:	4b1c      	ldr	r3, [pc, #112]	; (404240 <nm_drv_deinit+0x74>)
  4041d0:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4041d2:	b958      	cbnz	r0, 4041ec <nm_drv_deinit+0x20>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
  4041d4:	2000      	movs	r0, #0
  4041d6:	4b1b      	ldr	r3, [pc, #108]	; (404244 <nm_drv_deinit+0x78>)
  4041d8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4041da:	4604      	mov	r4, r0
  4041dc:	b9a8      	cbnz	r0, 40420a <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
  4041de:	4b1a      	ldr	r3, [pc, #104]	; (404248 <nm_drv_deinit+0x7c>)
  4041e0:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4041e2:	4604      	mov	r4, r0
  4041e4:	b9f0      	cbnz	r0, 404224 <nm_drv_deinit+0x58>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
  4041e6:	4b19      	ldr	r3, [pc, #100]	; (40424c <nm_drv_deinit+0x80>)
  4041e8:	4798      	blx	r3
  4041ea:	e00c      	b.n	404206 <nm_drv_deinit+0x3a>
  4041ec:	4604      	mov	r4, r0
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
  4041ee:	f44f 72ba 	mov.w	r2, #372	; 0x174
  4041f2:	4917      	ldr	r1, [pc, #92]	; (404250 <nm_drv_deinit+0x84>)
  4041f4:	4817      	ldr	r0, [pc, #92]	; (404254 <nm_drv_deinit+0x88>)
  4041f6:	4b18      	ldr	r3, [pc, #96]	; (404258 <nm_drv_deinit+0x8c>)
  4041f8:	4798      	blx	r3
  4041fa:	4818      	ldr	r0, [pc, #96]	; (40425c <nm_drv_deinit+0x90>)
  4041fc:	4b18      	ldr	r3, [pc, #96]	; (404260 <nm_drv_deinit+0x94>)
  4041fe:	4798      	blx	r3
  404200:	200d      	movs	r0, #13
  404202:	4b18      	ldr	r3, [pc, #96]	; (404264 <nm_drv_deinit+0x98>)
  404204:	4798      	blx	r3
#endif

ERR1:
	return ret;
}
  404206:	4620      	mov	r0, r4
  404208:	bd10      	pop	{r4, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
  40420a:	f240 127b 	movw	r2, #379	; 0x17b
  40420e:	4910      	ldr	r1, [pc, #64]	; (404250 <nm_drv_deinit+0x84>)
  404210:	4810      	ldr	r0, [pc, #64]	; (404254 <nm_drv_deinit+0x88>)
  404212:	4b11      	ldr	r3, [pc, #68]	; (404258 <nm_drv_deinit+0x8c>)
  404214:	4798      	blx	r3
  404216:	4814      	ldr	r0, [pc, #80]	; (404268 <nm_drv_deinit+0x9c>)
  404218:	4b11      	ldr	r3, [pc, #68]	; (404260 <nm_drv_deinit+0x94>)
  40421a:	4798      	blx	r3
  40421c:	200d      	movs	r0, #13
  40421e:	4b11      	ldr	r3, [pc, #68]	; (404264 <nm_drv_deinit+0x98>)
  404220:	4798      	blx	r3
		goto ERR1;
  404222:	e7f0      	b.n	404206 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: fail init bus\n");
  404224:	f240 1281 	movw	r2, #385	; 0x181
  404228:	4909      	ldr	r1, [pc, #36]	; (404250 <nm_drv_deinit+0x84>)
  40422a:	480a      	ldr	r0, [pc, #40]	; (404254 <nm_drv_deinit+0x88>)
  40422c:	4b0a      	ldr	r3, [pc, #40]	; (404258 <nm_drv_deinit+0x8c>)
  40422e:	4798      	blx	r3
  404230:	480e      	ldr	r0, [pc, #56]	; (40426c <nm_drv_deinit+0xa0>)
  404232:	4b0b      	ldr	r3, [pc, #44]	; (404260 <nm_drv_deinit+0x94>)
  404234:	4798      	blx	r3
  404236:	200d      	movs	r0, #13
  404238:	4b0a      	ldr	r3, [pc, #40]	; (404264 <nm_drv_deinit+0x98>)
  40423a:	4798      	blx	r3
		goto ERR1;
  40423c:	e7e3      	b.n	404206 <nm_drv_deinit+0x3a>
  40423e:	bf00      	nop
  404240:	00403e75 	.word	0x00403e75
  404244:	004052f1 	.word	0x004052f1
  404248:	00403f59 	.word	0x00403f59
  40424c:	00404801 	.word	0x00404801
  404250:	0040d0ac 	.word	0x0040d0ac
  404254:	0040cba8 	.word	0x0040cba8
  404258:	00407719 	.word	0x00407719
  40425c:	0040d0bc 	.word	0x0040d0bc
  404260:	004077f1 	.word	0x004077f1
  404264:	00407741 	.word	0x00407741
  404268:	0040d0dc 	.word	0x0040d0dc
  40426c:	0040d100 	.word	0x0040d100

00404270 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
  404270:	b500      	push	{lr}
  404272:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
  404274:	2300      	movs	r3, #0
  404276:	9301      	str	r3, [sp, #4]
	spi.pu8OutBuf = b;
  404278:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
  40427a:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  40427e:	a901      	add	r1, sp, #4
  404280:	2003      	movs	r0, #3
  404282:	4b02      	ldr	r3, [pc, #8]	; (40428c <nmi_spi_read+0x1c>)
  404284:	4798      	blx	r3
}
  404286:	b005      	add	sp, #20
  404288:	f85d fb04 	ldr.w	pc, [sp], #4
  40428c:	00402a79 	.word	0x00402a79

00404290 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  404290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404294:	b082      	sub	sp, #8
  404296:	4605      	mov	r5, r0

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
  404298:	f100 033b 	add.w	r3, r0, #59	; 0x3b
  40429c:	b2db      	uxtb	r3, r3
  40429e:	2b01      	cmp	r3, #1
  4042a0:	d928      	bls.n	4042f4 <spi_cmd_rsp+0x64>
  4042a2:	28cf      	cmp	r0, #207	; 0xcf
  4042a4:	d026      	beq.n	4042f4 <spi_cmd_rsp+0x64>
{
  4042a6:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  4042a8:	f04f 0801 	mov.w	r8, #1
  4042ac:	4f25      	ldr	r7, [pc, #148]	; (404344 <spi_cmd_rsp+0xb4>)
  4042ae:	4641      	mov	r1, r8
  4042b0:	f10d 0007 	add.w	r0, sp, #7
  4042b4:	47b8      	blx	r7
  4042b6:	4606      	mov	r6, r0
  4042b8:	bb28      	cbnz	r0, 404306 <spi_cmd_rsp+0x76>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
  4042ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4042be:	42ab      	cmp	r3, r5
  4042c0:	d02f      	beq.n	404322 <spi_cmd_rsp+0x92>
  4042c2:	1e63      	subs	r3, r4, #1
  4042c4:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  4042c8:	d1f1      	bne.n	4042ae <spi_cmd_rsp+0x1e>
  4042ca:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  4042cc:	2701      	movs	r7, #1
  4042ce:	4d1d      	ldr	r5, [pc, #116]	; (404344 <spi_cmd_rsp+0xb4>)
  4042d0:	4639      	mov	r1, r7
  4042d2:	f10d 0007 	add.w	r0, sp, #7
  4042d6:	47a8      	blx	r5
  4042d8:	bb28      	cbnz	r0, 404326 <spi_cmd_rsp+0x96>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
  4042da:	f89d 3007 	ldrb.w	r3, [sp, #7]
  4042de:	2b00      	cmp	r3, #0
  4042e0:	d02e      	beq.n	404340 <spi_cmd_rsp+0xb0>
  4042e2:	1e63      	subs	r3, r4, #1
  4042e4:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  4042e8:	d1f2      	bne.n	4042d0 <spi_cmd_rsp+0x40>
	sint8 result = N_OK;
  4042ea:	2601      	movs	r6, #1

_fail_:

	return result;
}
  4042ec:	4630      	mov	r0, r6
  4042ee:	b002      	add	sp, #8
  4042f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  4042f4:	2101      	movs	r1, #1
  4042f6:	f10d 0007 	add.w	r0, sp, #7
  4042fa:	4b12      	ldr	r3, [pc, #72]	; (404344 <spi_cmd_rsp+0xb4>)
  4042fc:	4798      	blx	r3
  4042fe:	2800      	cmp	r0, #0
  404300:	d0d1      	beq.n	4042a6 <spi_cmd_rsp+0x16>
			result = N_FAIL;
  404302:	2600      	movs	r6, #0
  404304:	e7f2      	b.n	4042ec <spi_cmd_rsp+0x5c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  404306:	f240 1227 	movw	r2, #295	; 0x127
  40430a:	490f      	ldr	r1, [pc, #60]	; (404348 <spi_cmd_rsp+0xb8>)
  40430c:	480f      	ldr	r0, [pc, #60]	; (40434c <spi_cmd_rsp+0xbc>)
  40430e:	4b10      	ldr	r3, [pc, #64]	; (404350 <spi_cmd_rsp+0xc0>)
  404310:	4798      	blx	r3
  404312:	4810      	ldr	r0, [pc, #64]	; (404354 <spi_cmd_rsp+0xc4>)
  404314:	4b10      	ldr	r3, [pc, #64]	; (404358 <spi_cmd_rsp+0xc8>)
  404316:	4798      	blx	r3
  404318:	200d      	movs	r0, #13
  40431a:	4b10      	ldr	r3, [pc, #64]	; (40435c <spi_cmd_rsp+0xcc>)
  40431c:	4798      	blx	r3
			result = N_FAIL;
  40431e:	2600      	movs	r6, #0
			goto _fail_;
  404320:	e7e4      	b.n	4042ec <spi_cmd_rsp+0x5c>
  404322:	240b      	movs	r4, #11
  404324:	e7d2      	b.n	4042cc <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  404326:	f240 1235 	movw	r2, #309	; 0x135
  40432a:	4907      	ldr	r1, [pc, #28]	; (404348 <spi_cmd_rsp+0xb8>)
  40432c:	4807      	ldr	r0, [pc, #28]	; (40434c <spi_cmd_rsp+0xbc>)
  40432e:	4b08      	ldr	r3, [pc, #32]	; (404350 <spi_cmd_rsp+0xc0>)
  404330:	4798      	blx	r3
  404332:	4808      	ldr	r0, [pc, #32]	; (404354 <spi_cmd_rsp+0xc4>)
  404334:	4b08      	ldr	r3, [pc, #32]	; (404358 <spi_cmd_rsp+0xc8>)
  404336:	4798      	blx	r3
  404338:	200d      	movs	r0, #13
  40433a:	4b08      	ldr	r3, [pc, #32]	; (40435c <spi_cmd_rsp+0xcc>)
  40433c:	4798      	blx	r3
			goto _fail_;
  40433e:	e7d5      	b.n	4042ec <spi_cmd_rsp+0x5c>
	sint8 result = N_OK;
  404340:	2601      	movs	r6, #1
  404342:	e7d3      	b.n	4042ec <spi_cmd_rsp+0x5c>
  404344:	00404271 	.word	0x00404271
  404348:	0040d170 	.word	0x0040d170
  40434c:	0040cba8 	.word	0x0040cba8
  404350:	00407719 	.word	0x00407719
  404354:	0040d5a8 	.word	0x0040d5a8
  404358:	004077f1 	.word	0x004077f1
  40435c:	00407741 	.word	0x00407741

00404360 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
  404360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404364:	b085      	sub	sp, #20
  404366:	4683      	mov	fp, r0
  404368:	468a      	mov	sl, r1
  40436a:	4617      	mov	r7, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
  40436c:	f04f 0900 	mov.w	r9, #0
		/**
			Data Respnose header
		**/
		retry = 10;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  404370:	4d3a      	ldr	r5, [pc, #232]	; (40445c <spi_data_read+0xfc>)
  404372:	e029      	b.n	4043c8 <spi_data_read+0x68>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
  404374:	f240 1257 	movw	r2, #343	; 0x157
  404378:	4939      	ldr	r1, [pc, #228]	; (404460 <spi_data_read+0x100>)
  40437a:	483a      	ldr	r0, [pc, #232]	; (404464 <spi_data_read+0x104>)
  40437c:	4b3a      	ldr	r3, [pc, #232]	; (404468 <spi_data_read+0x108>)
  40437e:	4798      	blx	r3
  404380:	483a      	ldr	r0, [pc, #232]	; (40446c <spi_data_read+0x10c>)
  404382:	4b3b      	ldr	r3, [pc, #236]	; (404470 <spi_data_read+0x110>)
  404384:	4798      	blx	r3
  404386:	200d      	movs	r0, #13
  404388:	4b3a      	ldr	r3, [pc, #232]	; (404474 <spi_data_read+0x114>)
  40438a:	4798      	blx	r3
  40438c:	2300      	movs	r3, #0
  40438e:	9301      	str	r3, [sp, #4]
		sz -= nbytes;

	} while (sz);

	return result;
}
  404390:	9801      	ldr	r0, [sp, #4]
  404392:	b005      	add	sp, #20
  404394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (retry <= 0) {
  404398:	2c00      	cmp	r4, #0
  40439a:	dd2e      	ble.n	4043fa <spi_data_read+0x9a>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
  40439c:	4641      	mov	r1, r8
  40439e:	eb0b 0009 	add.w	r0, fp, r9
  4043a2:	47a8      	blx	r5
  4043a4:	4604      	mov	r4, r0
  4043a6:	2800      	cmp	r0, #0
  4043a8:	d135      	bne.n	404416 <spi_data_read+0xb6>
		if(!clockless)
  4043aa:	b91f      	cbnz	r7, 4043b4 <spi_data_read+0x54>
			if (!gu8Crc_off) {
  4043ac:	4b32      	ldr	r3, [pc, #200]	; (404478 <spi_data_read+0x118>)
  4043ae:	781b      	ldrb	r3, [r3, #0]
  4043b0:	2b00      	cmp	r3, #0
  4043b2:	d03d      	beq.n	404430 <spi_data_read+0xd0>
		ix += nbytes;
  4043b4:	44c1      	add	r9, r8
  4043b6:	fa0f f989 	sxth.w	r9, r9
		sz -= nbytes;
  4043ba:	ebaa 0a08 	sub.w	sl, sl, r8
  4043be:	fa1f fa8a 	uxth.w	sl, sl
	} while (sz);
  4043c2:	f1ba 0f00 	cmp.w	sl, #0
  4043c6:	d046      	beq.n	404456 <spi_data_read+0xf6>
  4043c8:	46d0      	mov	r8, sl
  4043ca:	f5ba 5f00 	cmp.w	sl, #8192	; 0x2000
  4043ce:	bf28      	it	cs
  4043d0:	f44f 5800 	movcs.w	r8, #8192	; 0x2000
		retry = 10;
  4043d4:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  4043d6:	2601      	movs	r6, #1
  4043d8:	4631      	mov	r1, r6
  4043da:	f10d 000b 	add.w	r0, sp, #11
  4043de:	47a8      	blx	r5
  4043e0:	9001      	str	r0, [sp, #4]
  4043e2:	2800      	cmp	r0, #0
  4043e4:	d1c6      	bne.n	404374 <spi_data_read+0x14>
			if (((rsp >> 4) & 0xf) == 0xf)
  4043e6:	f89d 300b 	ldrb.w	r3, [sp, #11]
  4043ea:	091b      	lsrs	r3, r3, #4
  4043ec:	2b0f      	cmp	r3, #15
  4043ee:	d0d3      	beq.n	404398 <spi_data_read+0x38>
  4043f0:	3c01      	subs	r4, #1
  4043f2:	b224      	sxth	r4, r4
		} while (retry--);
  4043f4:	f1b4 3fff 	cmp.w	r4, #4294967295
  4043f8:	d1ee      	bne.n	4043d8 <spi_data_read+0x78>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
  4043fa:	f240 1263 	movw	r2, #355	; 0x163
  4043fe:	4918      	ldr	r1, [pc, #96]	; (404460 <spi_data_read+0x100>)
  404400:	4818      	ldr	r0, [pc, #96]	; (404464 <spi_data_read+0x104>)
  404402:	4c19      	ldr	r4, [pc, #100]	; (404468 <spi_data_read+0x108>)
  404404:	47a0      	blx	r4
  404406:	f89d 100b 	ldrb.w	r1, [sp, #11]
  40440a:	481c      	ldr	r0, [pc, #112]	; (40447c <spi_data_read+0x11c>)
  40440c:	47a0      	blx	r4
  40440e:	200d      	movs	r0, #13
  404410:	4b18      	ldr	r3, [pc, #96]	; (404474 <spi_data_read+0x114>)
  404412:	4798      	blx	r3
			break;
  404414:	e7bc      	b.n	404390 <spi_data_read+0x30>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
  404416:	f44f 72b6 	mov.w	r2, #364	; 0x16c
  40441a:	4911      	ldr	r1, [pc, #68]	; (404460 <spi_data_read+0x100>)
  40441c:	4811      	ldr	r0, [pc, #68]	; (404464 <spi_data_read+0x104>)
  40441e:	4b12      	ldr	r3, [pc, #72]	; (404468 <spi_data_read+0x108>)
  404420:	4798      	blx	r3
  404422:	4817      	ldr	r0, [pc, #92]	; (404480 <spi_data_read+0x120>)
  404424:	4b12      	ldr	r3, [pc, #72]	; (404470 <spi_data_read+0x110>)
  404426:	4798      	blx	r3
  404428:	200d      	movs	r0, #13
  40442a:	4b12      	ldr	r3, [pc, #72]	; (404474 <spi_data_read+0x114>)
  40442c:	4798      	blx	r3
			break;
  40442e:	e7af      	b.n	404390 <spi_data_read+0x30>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
  404430:	2102      	movs	r1, #2
  404432:	a803      	add	r0, sp, #12
  404434:	47a8      	blx	r5
  404436:	2800      	cmp	r0, #0
  404438:	d0bc      	beq.n	4043b4 <spi_data_read+0x54>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
  40443a:	f240 1277 	movw	r2, #375	; 0x177
  40443e:	4908      	ldr	r1, [pc, #32]	; (404460 <spi_data_read+0x100>)
  404440:	4808      	ldr	r0, [pc, #32]	; (404464 <spi_data_read+0x104>)
  404442:	4b09      	ldr	r3, [pc, #36]	; (404468 <spi_data_read+0x108>)
  404444:	4798      	blx	r3
  404446:	480f      	ldr	r0, [pc, #60]	; (404484 <spi_data_read+0x124>)
  404448:	4b09      	ldr	r3, [pc, #36]	; (404470 <spi_data_read+0x110>)
  40444a:	4798      	blx	r3
  40444c:	200d      	movs	r0, #13
  40444e:	4b09      	ldr	r3, [pc, #36]	; (404474 <spi_data_read+0x114>)
  404450:	4798      	blx	r3
					result = N_FAIL;
  404452:	9401      	str	r4, [sp, #4]
					break;
  404454:	e79c      	b.n	404390 <spi_data_read+0x30>
  404456:	2301      	movs	r3, #1
  404458:	9301      	str	r3, [sp, #4]
  40445a:	e799      	b.n	404390 <spi_data_read+0x30>
  40445c:	00404271 	.word	0x00404271
  404460:	0040d17c 	.word	0x0040d17c
  404464:	0040cba8 	.word	0x0040cba8
  404468:	00407719 	.word	0x00407719
  40446c:	0040d5dc 	.word	0x0040d5dc
  404470:	004077f1 	.word	0x004077f1
  404474:	00407741 	.word	0x00407741
  404478:	2040c360 	.word	0x2040c360
  40447c:	0040d610 	.word	0x0040d610
  404480:	0040d640 	.word	0x0040d640
  404484:	0040d670 	.word	0x0040d670

00404488 <nmi_spi_write>:
{
  404488:	b500      	push	{lr}
  40448a:	b085      	sub	sp, #20
	spi.pu8InBuf = b;
  40448c:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
  40448e:	2300      	movs	r3, #0
  404490:	9302      	str	r3, [sp, #8]
	spi.u16Sz = sz;
  404492:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  404496:	a901      	add	r1, sp, #4
  404498:	2003      	movs	r0, #3
  40449a:	4b02      	ldr	r3, [pc, #8]	; (4044a4 <nmi_spi_write+0x1c>)
  40449c:	4798      	blx	r3
}
  40449e:	b005      	add	sp, #20
  4044a0:	f85d fb04 	ldr.w	pc, [sp], #4
  4044a4:	00402a79 	.word	0x00402a79

004044a8 <spi_cmd>:
{
  4044a8:	b570      	push	{r4, r5, r6, lr}
  4044aa:	b084      	sub	sp, #16
  4044ac:	f89d 4020 	ldrb.w	r4, [sp, #32]
	bc[0] = cmd;
  4044b0:	f88d 0004 	strb.w	r0, [sp, #4]
	switch (cmd) {
  4044b4:	38c1      	subs	r0, #193	; 0xc1
  4044b6:	280e      	cmp	r0, #14
  4044b8:	f200 80a4 	bhi.w	404604 <spi_cmd+0x15c>
  4044bc:	e8df f000 	tbb	[pc, r0]
  4044c0:	19664545 	.word	0x19664545
  4044c4:	5454332a 	.word	0x5454332a
  4044c8:	a2a2087f 	.word	0xa2a2087f
  4044cc:	a2a2      	.short	0xa2a2
  4044ce:	3c          	.byte	0x3c
  4044cf:	00          	.byte	0x00
		bc[1] = (uint8)(adr >> 16);
  4044d0:	0c0b      	lsrs	r3, r1, #16
  4044d2:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  4044d6:	0a0b      	lsrs	r3, r1, #8
  4044d8:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)adr;
  4044dc:	f88d 1007 	strb.w	r1, [sp, #7]
		len = 5;
  4044e0:	2105      	movs	r1, #5
		if (!gu8Crc_off)
  4044e2:	4b56      	ldr	r3, [pc, #344]	; (40463c <spi_cmd+0x194>)
  4044e4:	781b      	ldrb	r3, [r3, #0]
  4044e6:	2b00      	cmp	r3, #0
  4044e8:	f000 808e 	beq.w	404608 <spi_cmd+0x160>
			len-=1;
  4044ec:	3901      	subs	r1, #1
  4044ee:	b2c9      	uxtb	r1, r1
  4044f0:	e09c      	b.n	40462c <spi_cmd+0x184>
		bc[1] = (uint8)(adr >> 8);
  4044f2:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  4044f6:	b944      	cbnz	r4, 40450a <spi_cmd+0x62>
		bc[1] = (uint8)(adr >> 8);
  4044f8:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)adr;
  4044fc:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = 0x00;
  404500:	2300      	movs	r3, #0
  404502:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  404506:	2105      	movs	r1, #5
		break;
  404508:	e7eb      	b.n	4044e2 <spi_cmd+0x3a>
		if(clockless)  bc[1] |= (1 << 7);
  40450a:	f063 037f 	orn	r3, r3, #127	; 0x7f
  40450e:	f88d 3005 	strb.w	r3, [sp, #5]
  404512:	e7f3      	b.n	4044fc <spi_cmd+0x54>
		bc[1] = 0x00;
  404514:	2300      	movs	r3, #0
  404516:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  40451a:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  40451e:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  404522:	2105      	movs	r1, #5
		break;
  404524:	e7dd      	b.n	4044e2 <spi_cmd+0x3a>
		bc[1] = 0x00;
  404526:	2300      	movs	r3, #0
  404528:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  40452c:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  404530:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  404534:	2105      	movs	r1, #5
		break;
  404536:	e7d4      	b.n	4044e2 <spi_cmd+0x3a>
		bc[1] = 0xff;
  404538:	23ff      	movs	r3, #255	; 0xff
  40453a:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0xff;
  40453e:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0xff;
  404542:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  404546:	2105      	movs	r1, #5
		break;
  404548:	e7cb      	b.n	4044e2 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 16);
  40454a:	0c0a      	lsrs	r2, r1, #16
  40454c:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  404550:	0a0a      	lsrs	r2, r1, #8
  404552:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  404556:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 8);
  40455a:	0a1a      	lsrs	r2, r3, #8
  40455c:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz);
  404560:	f88d 3009 	strb.w	r3, [sp, #9]
		len = 7;
  404564:	2107      	movs	r1, #7
		break;
  404566:	e7bc      	b.n	4044e2 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 16);
  404568:	0c0a      	lsrs	r2, r1, #16
  40456a:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  40456e:	0a0a      	lsrs	r2, r1, #8
  404570:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  404574:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 16);
  404578:	0c1a      	lsrs	r2, r3, #16
  40457a:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz >> 8);
  40457e:	0a1a      	lsrs	r2, r3, #8
  404580:	f88d 2009 	strb.w	r2, [sp, #9]
		bc[6] = (uint8)(sz);
  404584:	f88d 300a 	strb.w	r3, [sp, #10]
		len = 8;
  404588:	2108      	movs	r1, #8
		break;
  40458a:	e7aa      	b.n	4044e2 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 8);
  40458c:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  404590:	b984      	cbnz	r4, 4045b4 <spi_cmd+0x10c>
		bc[1] = (uint8)(adr >> 8);
  404592:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr);
  404596:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = (uint8)(u32data >> 24);
  40459a:	0e13      	lsrs	r3, r2, #24
  40459c:	f88d 3007 	strb.w	r3, [sp, #7]
		bc[4] = (uint8)(u32data >> 16);
  4045a0:	0c13      	lsrs	r3, r2, #16
  4045a2:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 8);
  4045a6:	0a13      	lsrs	r3, r2, #8
  4045a8:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data);
  4045ac:	f88d 200a 	strb.w	r2, [sp, #10]
		len = 8;
  4045b0:	2108      	movs	r1, #8
		break;
  4045b2:	e796      	b.n	4044e2 <spi_cmd+0x3a>
		if(clockless)  bc[1] |= (1 << 7);
  4045b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
  4045b8:	f88d 3005 	strb.w	r3, [sp, #5]
  4045bc:	e7eb      	b.n	404596 <spi_cmd+0xee>
		bc[1] = (uint8)(adr >> 16);
  4045be:	0c0b      	lsrs	r3, r1, #16
  4045c0:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  4045c4:	0a0b      	lsrs	r3, r1, #8
  4045c6:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)(adr);
  4045ca:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(u32data >> 24);
  4045ce:	0e13      	lsrs	r3, r2, #24
  4045d0:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 16);
  4045d4:	0c13      	lsrs	r3, r2, #16
  4045d6:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data >> 8);
  4045da:	0a13      	lsrs	r3, r2, #8
  4045dc:	f88d 300a 	strb.w	r3, [sp, #10]
		bc[7] = (uint8)(u32data);
  4045e0:	f88d 200b 	strb.w	r2, [sp, #11]
		len = 9;
  4045e4:	2109      	movs	r1, #9
		break;
  4045e6:	e77c      	b.n	4044e2 <spi_cmd+0x3a>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
  4045e8:	f44f 7284 	mov.w	r2, #264	; 0x108
  4045ec:	4914      	ldr	r1, [pc, #80]	; (404640 <spi_cmd+0x198>)
  4045ee:	4815      	ldr	r0, [pc, #84]	; (404644 <spi_cmd+0x19c>)
  4045f0:	4b15      	ldr	r3, [pc, #84]	; (404648 <spi_cmd+0x1a0>)
  4045f2:	4798      	blx	r3
  4045f4:	4815      	ldr	r0, [pc, #84]	; (40464c <spi_cmd+0x1a4>)
  4045f6:	4b16      	ldr	r3, [pc, #88]	; (404650 <spi_cmd+0x1a8>)
  4045f8:	4798      	blx	r3
  4045fa:	200d      	movs	r0, #13
  4045fc:	4b15      	ldr	r3, [pc, #84]	; (404654 <spi_cmd+0x1ac>)
  4045fe:	4798      	blx	r3
			result = N_FAIL;
  404600:	2000      	movs	r0, #0
  404602:	e019      	b.n	404638 <spi_cmd+0x190>
	switch (cmd) {
  404604:	2000      	movs	r0, #0
  404606:	e017      	b.n	404638 <spi_cmd+0x190>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  404608:	1e4e      	subs	r6, r1, #1
  40460a:	ab01      	add	r3, sp, #4
  40460c:	199d      	adds	r5, r3, r6
  40460e:	207f      	movs	r0, #127	; 0x7f
  404610:	461a      	mov	r2, r3
	return crc7_syndrome_table[(crc << 1) ^ data];
  404612:	4c11      	ldr	r4, [pc, #68]	; (404658 <spi_cmd+0x1b0>)
  404614:	f812 3b01 	ldrb.w	r3, [r2], #1
  404618:	ea83 0340 	eor.w	r3, r3, r0, lsl #1
  40461c:	5ce0      	ldrb	r0, [r4, r3]
	while (len--)
  40461e:	4295      	cmp	r5, r2
  404620:	d1f8      	bne.n	404614 <spi_cmd+0x16c>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  404622:	ab04      	add	r3, sp, #16
  404624:	441e      	add	r6, r3
  404626:	0043      	lsls	r3, r0, #1
  404628:	f806 3c0c 	strb.w	r3, [r6, #-12]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
  40462c:	a801      	add	r0, sp, #4
  40462e:	4b0b      	ldr	r3, [pc, #44]	; (40465c <spi_cmd+0x1b4>)
  404630:	4798      	blx	r3
  404632:	2800      	cmp	r0, #0
  404634:	d1d8      	bne.n	4045e8 <spi_cmd+0x140>
  404636:	2001      	movs	r0, #1
}
  404638:	b004      	add	sp, #16
  40463a:	bd70      	pop	{r4, r5, r6, pc}
  40463c:	2040c360 	.word	0x2040c360
  404640:	0040d168 	.word	0x0040d168
  404644:	0040cba8 	.word	0x0040cba8
  404648:	00407719 	.word	0x00407719
  40464c:	0040d57c 	.word	0x0040d57c
  404650:	004077f1 	.word	0x004077f1
  404654:	00407741 	.word	0x00407741
  404658:	0040d1e4 	.word	0x0040d1e4
  40465c:	00404489 	.word	0x00404489

00404660 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
  404660:	b570      	push	{r4, r5, r6, lr}
  404662:	b082      	sub	sp, #8
  404664:	4604      	mov	r4, r0
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
  404666:	2831      	cmp	r0, #49	; 0x31
  404668:	bf35      	itete	cc
  40466a:	2301      	movcc	r3, #1
  40466c:	2300      	movcs	r3, #0
  40466e:	25c3      	movcc	r5, #195	; 0xc3
  404670:	25c9      	movcs	r5, #201	; 0xc9
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
  404672:	9300      	str	r3, [sp, #0]
  404674:	2304      	movs	r3, #4
  404676:	460a      	mov	r2, r1
  404678:	4601      	mov	r1, r0
  40467a:	4628      	mov	r0, r5
  40467c:	4e16      	ldr	r6, [pc, #88]	; (4046d8 <spi_write_reg+0x78>)
  40467e:	47b0      	blx	r6
	if (result != N_OK) {
  404680:	2801      	cmp	r0, #1
  404682:	d00e      	beq.n	4046a2 <spi_write_reg+0x42>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
  404684:	f240 12eb 	movw	r2, #491	; 0x1eb
  404688:	4914      	ldr	r1, [pc, #80]	; (4046dc <spi_write_reg+0x7c>)
  40468a:	4815      	ldr	r0, [pc, #84]	; (4046e0 <spi_write_reg+0x80>)
  40468c:	4d15      	ldr	r5, [pc, #84]	; (4046e4 <spi_write_reg+0x84>)
  40468e:	47a8      	blx	r5
  404690:	4621      	mov	r1, r4
  404692:	4815      	ldr	r0, [pc, #84]	; (4046e8 <spi_write_reg+0x88>)
  404694:	47a8      	blx	r5
  404696:	200d      	movs	r0, #13
  404698:	4b14      	ldr	r3, [pc, #80]	; (4046ec <spi_write_reg+0x8c>)
  40469a:	4798      	blx	r3
		return N_FAIL;
  40469c:	2000      	movs	r0, #0
	}

	return result;

#endif
}
  40469e:	b002      	add	sp, #8
  4046a0:	bd70      	pop	{r4, r5, r6, pc}
	result = spi_cmd_rsp(cmd);
  4046a2:	4628      	mov	r0, r5
  4046a4:	4b12      	ldr	r3, [pc, #72]	; (4046f0 <spi_write_reg+0x90>)
  4046a6:	4798      	blx	r3
	if (result != N_OK) {
  4046a8:	2801      	cmp	r0, #1
  4046aa:	d0f8      	beq.n	40469e <spi_write_reg+0x3e>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
  4046ac:	f240 12f1 	movw	r2, #497	; 0x1f1
  4046b0:	490a      	ldr	r1, [pc, #40]	; (4046dc <spi_write_reg+0x7c>)
  4046b2:	480b      	ldr	r0, [pc, #44]	; (4046e0 <spi_write_reg+0x80>)
  4046b4:	4d0b      	ldr	r5, [pc, #44]	; (4046e4 <spi_write_reg+0x84>)
  4046b6:	47a8      	blx	r5
  4046b8:	4621      	mov	r1, r4
  4046ba:	480e      	ldr	r0, [pc, #56]	; (4046f4 <spi_write_reg+0x94>)
  4046bc:	47a8      	blx	r5
  4046be:	200d      	movs	r0, #13
  4046c0:	4b0a      	ldr	r3, [pc, #40]	; (4046ec <spi_write_reg+0x8c>)
  4046c2:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4046c4:	2400      	movs	r4, #0
  4046c6:	9400      	str	r4, [sp, #0]
  4046c8:	4623      	mov	r3, r4
  4046ca:	4622      	mov	r2, r4
  4046cc:	4621      	mov	r1, r4
  4046ce:	20cf      	movs	r0, #207	; 0xcf
  4046d0:	4d01      	ldr	r5, [pc, #4]	; (4046d8 <spi_write_reg+0x78>)
  4046d2:	47a8      	blx	r5
		return N_FAIL;
  4046d4:	4620      	mov	r0, r4
  4046d6:	e7e2      	b.n	40469e <spi_write_reg+0x3e>
  4046d8:	004044a9 	.word	0x004044a9
  4046dc:	0040d19c 	.word	0x0040d19c
  4046e0:	0040cba8 	.word	0x0040cba8
  4046e4:	00407719 	.word	0x00407719
  4046e8:	0040d724 	.word	0x0040d724
  4046ec:	00407741 	.word	0x00407741
  4046f0:	00404291 	.word	0x00404291
  4046f4:	0040d750 	.word	0x0040d750

004046f8 <spi_read_reg>:

	return N_OK;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
  4046f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4046fc:	b084      	sub	sp, #16
  4046fe:	4604      	mov	r4, r0
  404700:	4688      	mov	r8, r1
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
		clockless = 0;
  404702:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  404706:	bf35      	itete	cc
  404708:	2601      	movcc	r6, #1
  40470a:	2600      	movcs	r6, #0
  40470c:	25c4      	movcc	r5, #196	; 0xc4
  40470e:	25ca      	movcs	r5, #202	; 0xca
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
  404710:	9600      	str	r6, [sp, #0]
  404712:	2304      	movs	r3, #4
  404714:	2200      	movs	r2, #0
  404716:	4601      	mov	r1, r0
  404718:	4628      	mov	r0, r5
  40471a:	4f2e      	ldr	r7, [pc, #184]	; (4047d4 <spi_read_reg+0xdc>)
  40471c:	47b8      	blx	r7
	if (result != N_OK) {
  40471e:	2801      	cmp	r0, #1
  404720:	d00f      	beq.n	404742 <spi_read_reg+0x4a>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
  404722:	f240 2245 	movw	r2, #581	; 0x245
  404726:	492c      	ldr	r1, [pc, #176]	; (4047d8 <spi_read_reg+0xe0>)
  404728:	482c      	ldr	r0, [pc, #176]	; (4047dc <spi_read_reg+0xe4>)
  40472a:	4d2d      	ldr	r5, [pc, #180]	; (4047e0 <spi_read_reg+0xe8>)
  40472c:	47a8      	blx	r5
  40472e:	4621      	mov	r1, r4
  404730:	482c      	ldr	r0, [pc, #176]	; (4047e4 <spi_read_reg+0xec>)
  404732:	47a8      	blx	r5
  404734:	200d      	movs	r0, #13
  404736:	4b2c      	ldr	r3, [pc, #176]	; (4047e8 <spi_read_reg+0xf0>)
  404738:	4798      	blx	r3
		return N_FAIL;
  40473a:	2000      	movs	r0, #0
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
}
  40473c:	b004      	add	sp, #16
  40473e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	result = spi_cmd_rsp(cmd);
  404742:	4628      	mov	r0, r5
  404744:	4b29      	ldr	r3, [pc, #164]	; (4047ec <spi_read_reg+0xf4>)
  404746:	4798      	blx	r3
	if (result != N_OK) {
  404748:	2801      	cmp	r0, #1
  40474a:	d015      	beq.n	404778 <spi_read_reg+0x80>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
  40474c:	f240 224b 	movw	r2, #587	; 0x24b
  404750:	4921      	ldr	r1, [pc, #132]	; (4047d8 <spi_read_reg+0xe0>)
  404752:	4822      	ldr	r0, [pc, #136]	; (4047dc <spi_read_reg+0xe4>)
  404754:	4d22      	ldr	r5, [pc, #136]	; (4047e0 <spi_read_reg+0xe8>)
  404756:	47a8      	blx	r5
  404758:	4621      	mov	r1, r4
  40475a:	4825      	ldr	r0, [pc, #148]	; (4047f0 <spi_read_reg+0xf8>)
  40475c:	47a8      	blx	r5
  40475e:	200d      	movs	r0, #13
  404760:	4b21      	ldr	r3, [pc, #132]	; (4047e8 <spi_read_reg+0xf0>)
  404762:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  404764:	2400      	movs	r4, #0
  404766:	9400      	str	r4, [sp, #0]
  404768:	4623      	mov	r3, r4
  40476a:	4622      	mov	r2, r4
  40476c:	4621      	mov	r1, r4
  40476e:	20cf      	movs	r0, #207	; 0xcf
  404770:	4d18      	ldr	r5, [pc, #96]	; (4047d4 <spi_read_reg+0xdc>)
  404772:	47a8      	blx	r5
		return N_FAIL;
  404774:	4620      	mov	r0, r4
  404776:	e7e1      	b.n	40473c <spi_read_reg+0x44>
	result = spi_data_read(&tmp[0], 4, clockless);
  404778:	4632      	mov	r2, r6
  40477a:	2104      	movs	r1, #4
  40477c:	a803      	add	r0, sp, #12
  40477e:	4b1d      	ldr	r3, [pc, #116]	; (4047f4 <spi_read_reg+0xfc>)
  404780:	4798      	blx	r3
	if (result != N_OK) {
  404782:	2801      	cmp	r0, #1
  404784:	d110      	bne.n	4047a8 <spi_read_reg+0xb0>
		((uint32)tmp[1] << 8) |
  404786:	f89d 200d 	ldrb.w	r2, [sp, #13]
		((uint32)tmp[2] << 16) |
  40478a:	f89d 300e 	ldrb.w	r3, [sp, #14]
  40478e:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
  404790:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	*u32data = tmp[0] |
  404794:	f89d 200c 	ldrb.w	r2, [sp, #12]
		((uint32)tmp[1] << 8) |
  404798:	4313      	orrs	r3, r2
		((uint32)tmp[3] << 24);
  40479a:	f89d 200f 	ldrb.w	r2, [sp, #15]
		((uint32)tmp[2] << 16) |
  40479e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
	*u32data = tmp[0] |
  4047a2:	f8c8 3000 	str.w	r3, [r8]
	return N_OK;
  4047a6:	e7c9      	b.n	40473c <spi_read_reg+0x44>
		M2M_ERR("[nmi spi]: Failed data read...\n");
  4047a8:	f240 2253 	movw	r2, #595	; 0x253
  4047ac:	490a      	ldr	r1, [pc, #40]	; (4047d8 <spi_read_reg+0xe0>)
  4047ae:	480b      	ldr	r0, [pc, #44]	; (4047dc <spi_read_reg+0xe4>)
  4047b0:	4b0b      	ldr	r3, [pc, #44]	; (4047e0 <spi_read_reg+0xe8>)
  4047b2:	4798      	blx	r3
  4047b4:	4810      	ldr	r0, [pc, #64]	; (4047f8 <spi_read_reg+0x100>)
  4047b6:	4b11      	ldr	r3, [pc, #68]	; (4047fc <spi_read_reg+0x104>)
  4047b8:	4798      	blx	r3
  4047ba:	200d      	movs	r0, #13
  4047bc:	4b0a      	ldr	r3, [pc, #40]	; (4047e8 <spi_read_reg+0xf0>)
  4047be:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4047c0:	2400      	movs	r4, #0
  4047c2:	9400      	str	r4, [sp, #0]
  4047c4:	4623      	mov	r3, r4
  4047c6:	4622      	mov	r2, r4
  4047c8:	4621      	mov	r1, r4
  4047ca:	20cf      	movs	r0, #207	; 0xcf
  4047cc:	4d01      	ldr	r5, [pc, #4]	; (4047d4 <spi_read_reg+0xdc>)
  4047ce:	47a8      	blx	r5
		return N_FAIL;
  4047d0:	4620      	mov	r0, r4
  4047d2:	e7b3      	b.n	40473c <spi_read_reg+0x44>
  4047d4:	004044a9 	.word	0x004044a9
  4047d8:	0040d1bc 	.word	0x0040d1bc
  4047dc:	0040cba8 	.word	0x0040cba8
  4047e0:	00407719 	.word	0x00407719
  4047e4:	0040d6a4 	.word	0x0040d6a4
  4047e8:	00407741 	.word	0x00407741
  4047ec:	00404291 	.word	0x00404291
  4047f0:	0040d6d0 	.word	0x0040d6d0
  4047f4:	00404361 	.word	0x00404361
  4047f8:	0040d704 	.word	0x0040d704
  4047fc:	004077f1 	.word	0x004077f1

00404800 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
  404800:	2000      	movs	r0, #0
  404802:	4b01      	ldr	r3, [pc, #4]	; (404808 <nm_spi_deinit+0x8>)
  404804:	7018      	strb	r0, [r3, #0]
	return M2M_SUCCESS;
}
  404806:	4770      	bx	lr
  404808:	2040c360 	.word	0x2040c360

0040480c <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
  40480c:	b500      	push	{lr}
  40480e:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
  404810:	a901      	add	r1, sp, #4
  404812:	4b03      	ldr	r3, [pc, #12]	; (404820 <nm_spi_read_reg+0x14>)
  404814:	4798      	blx	r3

	return u32Val;
}
  404816:	9801      	ldr	r0, [sp, #4]
  404818:	b003      	add	sp, #12
  40481a:	f85d fb04 	ldr.w	pc, [sp], #4
  40481e:	bf00      	nop
  404820:	004046f9 	.word	0x004046f9

00404824 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  404824:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
  404826:	4b04      	ldr	r3, [pc, #16]	; (404838 <nm_spi_read_reg_with_ret+0x14>)
  404828:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  40482a:	2801      	cmp	r0, #1

	return s8Ret;
}
  40482c:	bf0c      	ite	eq
  40482e:	2000      	moveq	r0, #0
  404830:	f06f 0005 	mvnne.w	r0, #5
  404834:	bd08      	pop	{r3, pc}
  404836:	bf00      	nop
  404838:	004046f9 	.word	0x004046f9

0040483c <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
  40483c:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
  40483e:	4b04      	ldr	r3, [pc, #16]	; (404850 <nm_spi_write_reg+0x14>)
  404840:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  404842:	2801      	cmp	r0, #1

	return s8Ret;
}
  404844:	bf0c      	ite	eq
  404846:	2000      	moveq	r0, #0
  404848:	f06f 0005 	mvnne.w	r0, #5
  40484c:	bd08      	pop	{r3, pc}
  40484e:	bf00      	nop
  404850:	00404661 	.word	0x00404661

00404854 <nm_spi_init>:
{
  404854:	b510      	push	{r4, lr}
  404856:	b082      	sub	sp, #8
	uint32 reg =0;
  404858:	2300      	movs	r3, #0
  40485a:	a902      	add	r1, sp, #8
  40485c:	f841 3d08 	str.w	r3, [r1, #-8]!
	gu8Crc_off = 0;
  404860:	4a38      	ldr	r2, [pc, #224]	; (404944 <nm_spi_init+0xf0>)
  404862:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
  404864:	f64e 0024 	movw	r0, #59428	; 0xe824
  404868:	4b37      	ldr	r3, [pc, #220]	; (404948 <nm_spi_init+0xf4>)
  40486a:	4798      	blx	r3
  40486c:	b348      	cbz	r0, 4048c2 <nm_spi_init+0x6e>
	if(gu8Crc_off == 0)
  40486e:	4b35      	ldr	r3, [pc, #212]	; (404944 <nm_spi_init+0xf0>)
  404870:	781b      	ldrb	r3, [r3, #0]
  404872:	b97b      	cbnz	r3, 404894 <nm_spi_init+0x40>
		reg &= ~0x70;
  404874:	9900      	ldr	r1, [sp, #0]
  404876:	f021 017c 	bic.w	r1, r1, #124	; 0x7c
		reg |= (0x5 << 4);
  40487a:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  40487e:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
  404880:	f64e 0024 	movw	r0, #59428	; 0xe824
  404884:	4b31      	ldr	r3, [pc, #196]	; (40494c <nm_spi_init+0xf8>)
  404886:	4798      	blx	r3
  404888:	4604      	mov	r4, r0
  40488a:	2800      	cmp	r0, #0
  40488c:	d03d      	beq.n	40490a <nm_spi_init+0xb6>
		gu8Crc_off = 1;
  40488e:	2201      	movs	r2, #1
  404890:	4b2c      	ldr	r3, [pc, #176]	; (404944 <nm_spi_init+0xf0>)
  404892:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
  404894:	a901      	add	r1, sp, #4
  404896:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  40489a:	4b2b      	ldr	r3, [pc, #172]	; (404948 <nm_spi_init+0xf4>)
  40489c:	4798      	blx	r3
  40489e:	2800      	cmp	r0, #0
  4048a0:	d040      	beq.n	404924 <nm_spi_init+0xd0>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
  4048a2:	f64e 0024 	movw	r0, #59428	; 0xe824
  4048a6:	4b2a      	ldr	r3, [pc, #168]	; (404950 <nm_spi_init+0xfc>)
  4048a8:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
  4048aa:	f020 0170 	bic.w	r1, r0, #112	; 0x70
	nm_spi_write_reg(SPI_BASE+0x24, val32);
  4048ae:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  4048b2:	f64e 0024 	movw	r0, #59428	; 0xe824
  4048b6:	4b27      	ldr	r3, [pc, #156]	; (404954 <nm_spi_init+0x100>)
  4048b8:	4798      	blx	r3
	return M2M_SUCCESS;
  4048ba:	2400      	movs	r4, #0
}
  4048bc:	4620      	mov	r0, r4
  4048be:	b002      	add	sp, #8
  4048c0:	bd10      	pop	{r4, pc}
		gu8Crc_off = 1;
  4048c2:	2201      	movs	r2, #1
  4048c4:	4b1f      	ldr	r3, [pc, #124]	; (404944 <nm_spi_init+0xf0>)
  4048c6:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
  4048c8:	f240 22c5 	movw	r2, #709	; 0x2c5
  4048cc:	4922      	ldr	r1, [pc, #136]	; (404958 <nm_spi_init+0x104>)
  4048ce:	4823      	ldr	r0, [pc, #140]	; (40495c <nm_spi_init+0x108>)
  4048d0:	4b23      	ldr	r3, [pc, #140]	; (404960 <nm_spi_init+0x10c>)
  4048d2:	4798      	blx	r3
  4048d4:	4823      	ldr	r0, [pc, #140]	; (404964 <nm_spi_init+0x110>)
  4048d6:	4b24      	ldr	r3, [pc, #144]	; (404968 <nm_spi_init+0x114>)
  4048d8:	4798      	blx	r3
  4048da:	200d      	movs	r0, #13
  4048dc:	4b23      	ldr	r3, [pc, #140]	; (40496c <nm_spi_init+0x118>)
  4048de:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
  4048e0:	4669      	mov	r1, sp
  4048e2:	f64e 0024 	movw	r0, #59428	; 0xe824
  4048e6:	4b18      	ldr	r3, [pc, #96]	; (404948 <nm_spi_init+0xf4>)
  4048e8:	4798      	blx	r3
  4048ea:	4604      	mov	r4, r0
  4048ec:	2800      	cmp	r0, #0
  4048ee:	d1be      	bne.n	40486e <nm_spi_init+0x1a>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
  4048f0:	f44f 7232 	mov.w	r2, #712	; 0x2c8
  4048f4:	4918      	ldr	r1, [pc, #96]	; (404958 <nm_spi_init+0x104>)
  4048f6:	4819      	ldr	r0, [pc, #100]	; (40495c <nm_spi_init+0x108>)
  4048f8:	4b19      	ldr	r3, [pc, #100]	; (404960 <nm_spi_init+0x10c>)
  4048fa:	4798      	blx	r3
  4048fc:	481c      	ldr	r0, [pc, #112]	; (404970 <nm_spi_init+0x11c>)
  4048fe:	4b1a      	ldr	r3, [pc, #104]	; (404968 <nm_spi_init+0x114>)
  404900:	4798      	blx	r3
  404902:	200d      	movs	r0, #13
  404904:	4b19      	ldr	r3, [pc, #100]	; (40496c <nm_spi_init+0x118>)
  404906:	4798      	blx	r3
			return 0;
  404908:	e7d8      	b.n	4048bc <nm_spi_init+0x68>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
  40490a:	f240 22d2 	movw	r2, #722	; 0x2d2
  40490e:	4912      	ldr	r1, [pc, #72]	; (404958 <nm_spi_init+0x104>)
  404910:	4812      	ldr	r0, [pc, #72]	; (40495c <nm_spi_init+0x108>)
  404912:	4b13      	ldr	r3, [pc, #76]	; (404960 <nm_spi_init+0x10c>)
  404914:	4798      	blx	r3
  404916:	4817      	ldr	r0, [pc, #92]	; (404974 <nm_spi_init+0x120>)
  404918:	4b13      	ldr	r3, [pc, #76]	; (404968 <nm_spi_init+0x114>)
  40491a:	4798      	blx	r3
  40491c:	200d      	movs	r0, #13
  40491e:	4b13      	ldr	r3, [pc, #76]	; (40496c <nm_spi_init+0x118>)
  404920:	4798      	blx	r3
			return 0;
  404922:	e7cb      	b.n	4048bc <nm_spi_init+0x68>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
  404924:	f44f 7237 	mov.w	r2, #732	; 0x2dc
  404928:	490b      	ldr	r1, [pc, #44]	; (404958 <nm_spi_init+0x104>)
  40492a:	480c      	ldr	r0, [pc, #48]	; (40495c <nm_spi_init+0x108>)
  40492c:	4b0c      	ldr	r3, [pc, #48]	; (404960 <nm_spi_init+0x10c>)
  40492e:	4798      	blx	r3
  404930:	4811      	ldr	r0, [pc, #68]	; (404978 <nm_spi_init+0x124>)
  404932:	4b0d      	ldr	r3, [pc, #52]	; (404968 <nm_spi_init+0x114>)
  404934:	4798      	blx	r3
  404936:	200d      	movs	r0, #13
  404938:	4b0c      	ldr	r3, [pc, #48]	; (40496c <nm_spi_init+0x118>)
  40493a:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
  40493c:	f06f 0405 	mvn.w	r4, #5
  404940:	e7bc      	b.n	4048bc <nm_spi_init+0x68>
  404942:	bf00      	nop
  404944:	2040c360 	.word	0x2040c360
  404948:	004046f9 	.word	0x004046f9
  40494c:	00404661 	.word	0x00404661
  404950:	0040480d 	.word	0x0040480d
  404954:	0040483d 	.word	0x0040483d
  404958:	0040d1d8 	.word	0x0040d1d8
  40495c:	0040cba8 	.word	0x0040cba8
  404960:	00407719 	.word	0x00407719
  404964:	0040d2e4 	.word	0x0040d2e4
  404968:	004077f1 	.word	0x004077f1
  40496c:	00407741 	.word	0x00407741
  404970:	0040d334 	.word	0x0040d334
  404974:	0040d360 	.word	0x0040d360
  404978:	0040d394 	.word	0x0040d394

0040497c <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  40497c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40497e:	b083      	sub	sp, #12
  404980:	4604      	mov	r4, r0
  404982:	460f      	mov	r7, r1
  404984:	4615      	mov	r5, r2
	result = spi_cmd(cmd, addr, 0, size,0);
  404986:	2200      	movs	r2, #0
  404988:	9200      	str	r2, [sp, #0]
  40498a:	462b      	mov	r3, r5
  40498c:	4601      	mov	r1, r0
  40498e:	20c8      	movs	r0, #200	; 0xc8
  404990:	4e24      	ldr	r6, [pc, #144]	; (404a24 <nm_spi_read_block+0xa8>)
  404992:	47b0      	blx	r6
	if (result != N_OK) {
  404994:	2801      	cmp	r0, #1
  404996:	d00f      	beq.n	4049b8 <nm_spi_read_block+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
  404998:	f44f 721d 	mov.w	r2, #628	; 0x274
  40499c:	4922      	ldr	r1, [pc, #136]	; (404a28 <nm_spi_read_block+0xac>)
  40499e:	4823      	ldr	r0, [pc, #140]	; (404a2c <nm_spi_read_block+0xb0>)
  4049a0:	4d23      	ldr	r5, [pc, #140]	; (404a30 <nm_spi_read_block+0xb4>)
  4049a2:	47a8      	blx	r5
  4049a4:	4621      	mov	r1, r4
  4049a6:	4823      	ldr	r0, [pc, #140]	; (404a34 <nm_spi_read_block+0xb8>)
  4049a8:	47a8      	blx	r5
  4049aa:	200d      	movs	r0, #13
  4049ac:	4b22      	ldr	r3, [pc, #136]	; (404a38 <nm_spi_read_block+0xbc>)
  4049ae:	4798      	blx	r3
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  4049b0:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  4049b4:	b003      	add	sp, #12
  4049b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = spi_cmd_rsp(cmd);
  4049b8:	20c8      	movs	r0, #200	; 0xc8
  4049ba:	4b20      	ldr	r3, [pc, #128]	; (404a3c <nm_spi_read_block+0xc0>)
  4049bc:	4798      	blx	r3
	if (result != N_OK) {
  4049be:	2801      	cmp	r0, #1
  4049c0:	d013      	beq.n	4049ea <nm_spi_read_block+0x6e>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
  4049c2:	f240 227a 	movw	r2, #634	; 0x27a
  4049c6:	4918      	ldr	r1, [pc, #96]	; (404a28 <nm_spi_read_block+0xac>)
  4049c8:	4818      	ldr	r0, [pc, #96]	; (404a2c <nm_spi_read_block+0xb0>)
  4049ca:	4d19      	ldr	r5, [pc, #100]	; (404a30 <nm_spi_read_block+0xb4>)
  4049cc:	47a8      	blx	r5
  4049ce:	4621      	mov	r1, r4
  4049d0:	481b      	ldr	r0, [pc, #108]	; (404a40 <nm_spi_read_block+0xc4>)
  4049d2:	47a8      	blx	r5
  4049d4:	200d      	movs	r0, #13
  4049d6:	4b18      	ldr	r3, [pc, #96]	; (404a38 <nm_spi_read_block+0xbc>)
  4049d8:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4049da:	2100      	movs	r1, #0
  4049dc:	9100      	str	r1, [sp, #0]
  4049de:	460b      	mov	r3, r1
  4049e0:	460a      	mov	r2, r1
  4049e2:	20cf      	movs	r0, #207	; 0xcf
  4049e4:	4c0f      	ldr	r4, [pc, #60]	; (404a24 <nm_spi_read_block+0xa8>)
  4049e6:	47a0      	blx	r4
  4049e8:	e7e2      	b.n	4049b0 <nm_spi_read_block+0x34>
	result = spi_data_read(buf, size,0);
  4049ea:	2200      	movs	r2, #0
  4049ec:	4629      	mov	r1, r5
  4049ee:	4638      	mov	r0, r7
  4049f0:	4b14      	ldr	r3, [pc, #80]	; (404a44 <nm_spi_read_block+0xc8>)
  4049f2:	4798      	blx	r3
	if (result != N_OK) {
  4049f4:	2801      	cmp	r0, #1
  4049f6:	d013      	beq.n	404a20 <nm_spi_read_block+0xa4>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
  4049f8:	f44f 7221 	mov.w	r2, #644	; 0x284
  4049fc:	490a      	ldr	r1, [pc, #40]	; (404a28 <nm_spi_read_block+0xac>)
  4049fe:	480b      	ldr	r0, [pc, #44]	; (404a2c <nm_spi_read_block+0xb0>)
  404a00:	4b0b      	ldr	r3, [pc, #44]	; (404a30 <nm_spi_read_block+0xb4>)
  404a02:	4798      	blx	r3
  404a04:	4810      	ldr	r0, [pc, #64]	; (404a48 <nm_spi_read_block+0xcc>)
  404a06:	4b11      	ldr	r3, [pc, #68]	; (404a4c <nm_spi_read_block+0xd0>)
  404a08:	4798      	blx	r3
  404a0a:	200d      	movs	r0, #13
  404a0c:	4b0a      	ldr	r3, [pc, #40]	; (404a38 <nm_spi_read_block+0xbc>)
  404a0e:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  404a10:	2100      	movs	r1, #0
  404a12:	9100      	str	r1, [sp, #0]
  404a14:	460b      	mov	r3, r1
  404a16:	460a      	mov	r2, r1
  404a18:	20cf      	movs	r0, #207	; 0xcf
  404a1a:	4c02      	ldr	r4, [pc, #8]	; (404a24 <nm_spi_read_block+0xa8>)
  404a1c:	47a0      	blx	r4
  404a1e:	e7c7      	b.n	4049b0 <nm_spi_read_block+0x34>
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  404a20:	2000      	movs	r0, #0
  404a22:	e7c7      	b.n	4049b4 <nm_spi_read_block+0x38>
  404a24:	004044a9 	.word	0x004044a9
  404a28:	0040d1cc 	.word	0x0040d1cc
  404a2c:	0040cba8 	.word	0x0040cba8
  404a30:	00407719 	.word	0x00407719
  404a34:	0040d3b8 	.word	0x0040d3b8
  404a38:	00407741 	.word	0x00407741
  404a3c:	00404291 	.word	0x00404291
  404a40:	0040d3e8 	.word	0x0040d3e8
  404a44:	00404361 	.word	0x00404361
  404a48:	0040d420 	.word	0x0040d420
  404a4c:	004077f1 	.word	0x004077f1

00404a50 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  404a50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404a54:	b085      	sub	sp, #20
  404a56:	4604      	mov	r4, r0
  404a58:	4688      	mov	r8, r1
  404a5a:	4615      	mov	r5, r2
	result = spi_cmd(cmd, addr, 0, size,0);
  404a5c:	2200      	movs	r2, #0
  404a5e:	9200      	str	r2, [sp, #0]
  404a60:	462b      	mov	r3, r5
  404a62:	4601      	mov	r1, r0
  404a64:	20c7      	movs	r0, #199	; 0xc7
  404a66:	4e52      	ldr	r6, [pc, #328]	; (404bb0 <nm_spi_write_block+0x160>)
  404a68:	47b0      	blx	r6
	if (result != N_OK) {
  404a6a:	2801      	cmp	r0, #1
  404a6c:	d010      	beq.n	404a90 <nm_spi_write_block+0x40>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
  404a6e:	f240 220f 	movw	r2, #527	; 0x20f
  404a72:	4950      	ldr	r1, [pc, #320]	; (404bb4 <nm_spi_write_block+0x164>)
  404a74:	4850      	ldr	r0, [pc, #320]	; (404bb8 <nm_spi_write_block+0x168>)
  404a76:	4d51      	ldr	r5, [pc, #324]	; (404bbc <nm_spi_write_block+0x16c>)
  404a78:	47a8      	blx	r5
  404a7a:	4621      	mov	r1, r4
  404a7c:	4850      	ldr	r0, [pc, #320]	; (404bc0 <nm_spi_write_block+0x170>)
  404a7e:	47a8      	blx	r5
  404a80:	200d      	movs	r0, #13
  404a82:	4b50      	ldr	r3, [pc, #320]	; (404bc4 <nm_spi_write_block+0x174>)
  404a84:	4798      	blx	r3
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  404a86:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  404a8a:	b005      	add	sp, #20
  404a8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	result = spi_cmd_rsp(cmd);
  404a90:	20c7      	movs	r0, #199	; 0xc7
  404a92:	4b4d      	ldr	r3, [pc, #308]	; (404bc8 <nm_spi_write_block+0x178>)
  404a94:	4798      	blx	r3
	if (result != N_OK) {
  404a96:	2801      	cmp	r0, #1
  404a98:	d013      	beq.n	404ac2 <nm_spi_write_block+0x72>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
  404a9a:	f240 2215 	movw	r2, #533	; 0x215
  404a9e:	4945      	ldr	r1, [pc, #276]	; (404bb4 <nm_spi_write_block+0x164>)
  404aa0:	4845      	ldr	r0, [pc, #276]	; (404bb8 <nm_spi_write_block+0x168>)
  404aa2:	4d46      	ldr	r5, [pc, #280]	; (404bbc <nm_spi_write_block+0x16c>)
  404aa4:	47a8      	blx	r5
  404aa6:	4621      	mov	r1, r4
  404aa8:	4848      	ldr	r0, [pc, #288]	; (404bcc <nm_spi_write_block+0x17c>)
  404aaa:	47a8      	blx	r5
  404aac:	200d      	movs	r0, #13
  404aae:	4b45      	ldr	r3, [pc, #276]	; (404bc4 <nm_spi_write_block+0x174>)
  404ab0:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  404ab2:	2100      	movs	r1, #0
  404ab4:	9100      	str	r1, [sp, #0]
  404ab6:	460b      	mov	r3, r1
  404ab8:	460a      	mov	r2, r1
  404aba:	20cf      	movs	r0, #207	; 0xcf
  404abc:	4c3c      	ldr	r4, [pc, #240]	; (404bb0 <nm_spi_write_block+0x160>)
  404abe:	47a0      	blx	r4
  404ac0:	e7e1      	b.n	404a86 <nm_spi_write_block+0x36>
	uint8 cmd, order, crc[2] = {0};
  404ac2:	2400      	movs	r4, #0
  404ac4:	f8ad 400c 	strh.w	r4, [sp, #12]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  404ac8:	4f41      	ldr	r7, [pc, #260]	; (404bd0 <nm_spi_write_block+0x180>)
		if (!gu8Crc_off) {
  404aca:	f8df 9120 	ldr.w	r9, [pc, #288]	; 404bec <nm_spi_write_block+0x19c>
  404ace:	e01d      	b.n	404b0c <nm_spi_write_block+0xbc>
				order = 0x2;
  404ad0:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  404ad4:	bf94      	ite	ls
  404ad6:	2303      	movls	r3, #3
  404ad8:	2302      	movhi	r3, #2
		cmd |= order;
  404ada:	f063 030f 	orn	r3, r3, #15
  404ade:	f88d 300b 	strb.w	r3, [sp, #11]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  404ae2:	2101      	movs	r1, #1
  404ae4:	f10d 000b 	add.w	r0, sp, #11
  404ae8:	47b8      	blx	r7
  404aea:	b9e8      	cbnz	r0, 404b28 <nm_spi_write_block+0xd8>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
  404aec:	4631      	mov	r1, r6
  404aee:	eb08 0004 	add.w	r0, r8, r4
  404af2:	47b8      	blx	r7
  404af4:	2800      	cmp	r0, #0
  404af6:	d139      	bne.n	404b6c <nm_spi_write_block+0x11c>
		if (!gu8Crc_off) {
  404af8:	f899 3000 	ldrb.w	r3, [r9]
  404afc:	2b00      	cmp	r3, #0
  404afe:	d042      	beq.n	404b86 <nm_spi_write_block+0x136>
		ix += nbytes;
  404b00:	4434      	add	r4, r6
  404b02:	b224      	sxth	r4, r4
		sz -= nbytes;
  404b04:	1bad      	subs	r5, r5, r6
  404b06:	b2ad      	uxth	r5, r5
	} while (sz);
  404b08:	2d00      	cmp	r5, #0
  404b0a:	d04e      	beq.n	404baa <nm_spi_write_block+0x15a>
  404b0c:	462e      	mov	r6, r5
  404b0e:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  404b12:	bf28      	it	cs
  404b14:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
		if (ix == 0)  {
  404b18:	2c00      	cmp	r4, #0
  404b1a:	d1d9      	bne.n	404ad0 <nm_spi_write_block+0x80>
				order = 0x1;
  404b1c:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  404b20:	bf94      	ite	ls
  404b22:	2303      	movls	r3, #3
  404b24:	2301      	movhi	r3, #1
  404b26:	e7d8      	b.n	404ada <nm_spi_write_block+0x8a>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
  404b28:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  404b2c:	4929      	ldr	r1, [pc, #164]	; (404bd4 <nm_spi_write_block+0x184>)
  404b2e:	4822      	ldr	r0, [pc, #136]	; (404bb8 <nm_spi_write_block+0x168>)
  404b30:	4b22      	ldr	r3, [pc, #136]	; (404bbc <nm_spi_write_block+0x16c>)
  404b32:	4798      	blx	r3
  404b34:	4828      	ldr	r0, [pc, #160]	; (404bd8 <nm_spi_write_block+0x188>)
  404b36:	4b29      	ldr	r3, [pc, #164]	; (404bdc <nm_spi_write_block+0x18c>)
  404b38:	4798      	blx	r3
  404b3a:	200d      	movs	r0, #13
  404b3c:	4b21      	ldr	r3, [pc, #132]	; (404bc4 <nm_spi_write_block+0x174>)
  404b3e:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed block data write...\n");
  404b40:	f240 2226 	movw	r2, #550	; 0x226
  404b44:	491b      	ldr	r1, [pc, #108]	; (404bb4 <nm_spi_write_block+0x164>)
  404b46:	481c      	ldr	r0, [pc, #112]	; (404bb8 <nm_spi_write_block+0x168>)
  404b48:	4b1c      	ldr	r3, [pc, #112]	; (404bbc <nm_spi_write_block+0x16c>)
  404b4a:	4798      	blx	r3
  404b4c:	4824      	ldr	r0, [pc, #144]	; (404be0 <nm_spi_write_block+0x190>)
  404b4e:	4b23      	ldr	r3, [pc, #140]	; (404bdc <nm_spi_write_block+0x18c>)
  404b50:	4798      	blx	r3
  404b52:	200d      	movs	r0, #13
  404b54:	4b1b      	ldr	r3, [pc, #108]	; (404bc4 <nm_spi_write_block+0x174>)
  404b56:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  404b58:	2400      	movs	r4, #0
  404b5a:	9400      	str	r4, [sp, #0]
  404b5c:	4623      	mov	r3, r4
  404b5e:	4622      	mov	r2, r4
  404b60:	4621      	mov	r1, r4
  404b62:	20cf      	movs	r0, #207	; 0xcf
  404b64:	4d12      	ldr	r5, [pc, #72]	; (404bb0 <nm_spi_write_block+0x160>)
  404b66:	47a8      	blx	r5
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  404b68:	4620      	mov	r0, r4
  404b6a:	e78e      	b.n	404a8a <nm_spi_write_block+0x3a>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
  404b6c:	f240 12b1 	movw	r2, #433	; 0x1b1
  404b70:	4918      	ldr	r1, [pc, #96]	; (404bd4 <nm_spi_write_block+0x184>)
  404b72:	4811      	ldr	r0, [pc, #68]	; (404bb8 <nm_spi_write_block+0x168>)
  404b74:	4b11      	ldr	r3, [pc, #68]	; (404bbc <nm_spi_write_block+0x16c>)
  404b76:	4798      	blx	r3
  404b78:	481a      	ldr	r0, [pc, #104]	; (404be4 <nm_spi_write_block+0x194>)
  404b7a:	4b18      	ldr	r3, [pc, #96]	; (404bdc <nm_spi_write_block+0x18c>)
  404b7c:	4798      	blx	r3
  404b7e:	200d      	movs	r0, #13
  404b80:	4b10      	ldr	r3, [pc, #64]	; (404bc4 <nm_spi_write_block+0x174>)
  404b82:	4798      	blx	r3
  404b84:	e7dc      	b.n	404b40 <nm_spi_write_block+0xf0>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
  404b86:	2102      	movs	r1, #2
  404b88:	a803      	add	r0, sp, #12
  404b8a:	47b8      	blx	r7
  404b8c:	2800      	cmp	r0, #0
  404b8e:	d0b7      	beq.n	404b00 <nm_spi_write_block+0xb0>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
  404b90:	f240 12bb 	movw	r2, #443	; 0x1bb
  404b94:	490f      	ldr	r1, [pc, #60]	; (404bd4 <nm_spi_write_block+0x184>)
  404b96:	4808      	ldr	r0, [pc, #32]	; (404bb8 <nm_spi_write_block+0x168>)
  404b98:	4b08      	ldr	r3, [pc, #32]	; (404bbc <nm_spi_write_block+0x16c>)
  404b9a:	4798      	blx	r3
  404b9c:	4812      	ldr	r0, [pc, #72]	; (404be8 <nm_spi_write_block+0x198>)
  404b9e:	4b0f      	ldr	r3, [pc, #60]	; (404bdc <nm_spi_write_block+0x18c>)
  404ba0:	4798      	blx	r3
  404ba2:	200d      	movs	r0, #13
  404ba4:	4b07      	ldr	r3, [pc, #28]	; (404bc4 <nm_spi_write_block+0x174>)
  404ba6:	4798      	blx	r3
  404ba8:	e7ca      	b.n	404b40 <nm_spi_write_block+0xf0>
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  404baa:	2000      	movs	r0, #0
  404bac:	e76d      	b.n	404a8a <nm_spi_write_block+0x3a>
  404bae:	bf00      	nop
  404bb0:	004044a9 	.word	0x004044a9
  404bb4:	0040d1ac 	.word	0x0040d1ac
  404bb8:	0040cba8 	.word	0x0040cba8
  404bbc:	00407719 	.word	0x00407719
  404bc0:	0040d448 	.word	0x0040d448
  404bc4:	00407741 	.word	0x00407741
  404bc8:	00404291 	.word	0x00404291
  404bcc:	0040d478 	.word	0x0040d478
  404bd0:	00404489 	.word	0x00404489
  404bd4:	0040d18c 	.word	0x0040d18c
  404bd8:	0040d4b0 	.word	0x0040d4b0
  404bdc:	004077f1 	.word	0x004077f1
  404be0:	0040d554 	.word	0x0040d554
  404be4:	0040d4e8 	.word	0x0040d4e8
  404be8:	0040d51c 	.word	0x0040d51c
  404bec:	2040c360 	.word	0x2040c360

00404bf0 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
  404bf0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bf4:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
  404bf8:	b194      	cbz	r4, 404c20 <Socket_ReadSocketData+0x30>
  404bfa:	4681      	mov	r9, r0
  404bfc:	460e      	mov	r6, r1
  404bfe:	4692      	mov	sl, r2
  404c00:	4698      	mov	r8, r3
  404c02:	0103      	lsls	r3, r0, #4
  404c04:	4923      	ldr	r1, [pc, #140]	; (404c94 <Socket_ReadSocketData+0xa4>)
  404c06:	58cb      	ldr	r3, [r1, r3]
  404c08:	b153      	cbz	r3, 404c20 <Socket_ReadSocketData+0x30>
  404c0a:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  404c0e:	889b      	ldrh	r3, [r3, #4]
  404c10:	b29b      	uxth	r3, r3
  404c12:	b12b      	cbz	r3, 404c20 <Socket_ReadSocketData+0x30>
  404c14:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  404c18:	7a9b      	ldrb	r3, [r3, #10]
  404c1a:	b2db      	uxtb	r3, r3
  404c1c:	2b01      	cmp	r3, #1
  404c1e:	d001      	beq.n	404c24 <Socket_ReadSocketData+0x34>
  404c20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
  404c24:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  404c26:	eb01 1700 	add.w	r7, r1, r0, lsl #4
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  404c2a:	f8df b080 	ldr.w	fp, [pc, #128]	; 404cac <Socket_ReadSocketData+0xbc>
  404c2e:	e006      	b.n	404c3e <Socket_ReadSocketData+0x4e>
  404c30:	4625      	mov	r5, r4
			u8SetRxDone = 1;
  404c32:	2301      	movs	r3, #1
  404c34:	e00b      	b.n	404c4e <Socket_ReadSocketData+0x5e>
				pstrRecv->u16RemainingSize	-= u16Read;

				if (gpfAppSocketCb)
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
  404c36:	1b64      	subs	r4, r4, r5
  404c38:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
  404c3a:	44a8      	add	r8, r5
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
  404c3c:	b1ec      	cbz	r4, 404c7a <Socket_ReadSocketData+0x8a>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  404c3e:	88bb      	ldrh	r3, [r7, #4]
  404c40:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
  404c42:	b21b      	sxth	r3, r3
  404c44:	2b00      	cmp	r3, #0
  404c46:	ddf3      	ble.n	404c30 <Socket_ReadSocketData+0x40>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
  404c48:	88bd      	ldrh	r5, [r7, #4]
  404c4a:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
  404c4c:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  404c4e:	6839      	ldr	r1, [r7, #0]
  404c50:	462a      	mov	r2, r5
  404c52:	4640      	mov	r0, r8
  404c54:	47d8      	blx	fp
  404c56:	b990      	cbnz	r0, 404c7e <Socket_ReadSocketData+0x8e>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
  404c58:	683b      	ldr	r3, [r7, #0]
  404c5a:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
  404c5c:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
  404c5e:	88f3      	ldrh	r3, [r6, #6]
  404c60:	1b5b      	subs	r3, r3, r5
  404c62:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
  404c64:	4b0c      	ldr	r3, [pc, #48]	; (404c98 <Socket_ReadSocketData+0xa8>)
  404c66:	681b      	ldr	r3, [r3, #0]
  404c68:	2b00      	cmp	r3, #0
  404c6a:	d0e4      	beq.n	404c36 <Socket_ReadSocketData+0x46>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
  404c6c:	4b0a      	ldr	r3, [pc, #40]	; (404c98 <Socket_ReadSocketData+0xa8>)
  404c6e:	681b      	ldr	r3, [r3, #0]
  404c70:	4632      	mov	r2, r6
  404c72:	4651      	mov	r1, sl
  404c74:	4648      	mov	r0, r9
  404c76:	4798      	blx	r3
  404c78:	e7dd      	b.n	404c36 <Socket_ReadSocketData+0x46>
  404c7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
  404c7e:	4807      	ldr	r0, [pc, #28]	; (404c9c <Socket_ReadSocketData+0xac>)
  404c80:	4d07      	ldr	r5, [pc, #28]	; (404ca0 <Socket_ReadSocketData+0xb0>)
  404c82:	47a8      	blx	r5
  404c84:	4621      	mov	r1, r4
  404c86:	4807      	ldr	r0, [pc, #28]	; (404ca4 <Socket_ReadSocketData+0xb4>)
  404c88:	47a8      	blx	r5
  404c8a:	200d      	movs	r0, #13
  404c8c:	4b06      	ldr	r3, [pc, #24]	; (404ca8 <Socket_ReadSocketData+0xb8>)
  404c8e:	4798      	blx	r3
	}
}
  404c90:	e7c6      	b.n	404c20 <Socket_ReadSocketData+0x30>
  404c92:	bf00      	nop
  404c94:	2040cacc 	.word	0x2040cacc
  404c98:	2040cb7c 	.word	0x2040cb7c
  404c9c:	0040ce70 	.word	0x0040ce70
  404ca0:	00407719 	.word	0x00407719
  404ca4:	0040d788 	.word	0x0040d788
  404ca8:	00407741 	.word	0x00407741
  404cac:	00403249 	.word	0x00403249

00404cb0 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
  404cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  404cb2:	b099      	sub	sp, #100	; 0x64
  404cb4:	4614      	mov	r4, r2
	if(u8OpCode == SOCKET_CMD_BIND)
  404cb6:	2841      	cmp	r0, #65	; 0x41
  404cb8:	d049      	beq.n	404d4e <m2m_ip_cb+0x9e>
  404cba:	460d      	mov	r5, r1
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
  404cbc:	2842      	cmp	r0, #66	; 0x42
  404cbe:	d05f      	beq.n	404d80 <m2m_ip_cb+0xd0>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
  404cc0:	2843      	cmp	r0, #67	; 0x43
  404cc2:	d075      	beq.n	404db0 <m2m_ip_cb+0x100>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
  404cc4:	2844      	cmp	r0, #68	; 0x44
  404cc6:	f000 80b0 	beq.w	404e2a <m2m_ip_cb+0x17a>
  404cca:	284b      	cmp	r0, #75	; 0x4b
  404ccc:	f000 80ad 	beq.w	404e2a <m2m_ip_cb+0x17a>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
  404cd0:	284a      	cmp	r0, #74	; 0x4a
  404cd2:	f000 80cc 	beq.w	404e6e <m2m_ip_cb+0x1be>
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
  404cd6:	f1a0 0346 	sub.w	r3, r0, #70	; 0x46
  404cda:	b2db      	uxtb	r3, r3
  404cdc:	2b07      	cmp	r3, #7
  404cde:	f200 80f4 	bhi.w	404eca <m2m_ip_cb+0x21a>
  404ce2:	2285      	movs	r2, #133	; 0x85
  404ce4:	fa22 f303 	lsr.w	r3, r2, r3
  404ce8:	f013 0f01 	tst.w	r3, #1
  404cec:	f000 80ed 	beq.w	404eca <m2m_ip_cb+0x21a>
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
  404cf0:	2848      	cmp	r0, #72	; 0x48
  404cf2:	bf14      	ite	ne
  404cf4:	2706      	movne	r7, #6
  404cf6:	2709      	moveq	r7, #9

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
  404cf8:	2300      	movs	r3, #0
  404cfa:	2210      	movs	r2, #16
  404cfc:	a903      	add	r1, sp, #12
  404cfe:	4620      	mov	r0, r4
  404d00:	4e93      	ldr	r6, [pc, #588]	; (404f50 <m2m_ip_cb+0x2a0>)
  404d02:	47b0      	blx	r6
  404d04:	2800      	cmp	r0, #0
  404d06:	f040 80b0 	bne.w	404e6a <m2m_ip_cb+0x1ba>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
  404d0a:	f99d 0018 	ldrsb.w	r0, [sp, #24]
			u16SessionID = strRecvReply.u16SessionID;
  404d0e:	f8bd 101a 	ldrh.w	r1, [sp, #26]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
  404d12:	4a90      	ldr	r2, [pc, #576]	; (404f54 <m2m_ip_cb+0x2a4>)
  404d14:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  404d18:	2300      	movs	r3, #0
  404d1a:	7313      	strb	r3, [r2, #12]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
  404d1c:	f9bd e014 	ldrsh.w	lr, [sp, #20]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
  404d20:	f8bd 3016 	ldrh.w	r3, [sp, #22]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
  404d24:	f8bd 600e 	ldrh.w	r6, [sp, #14]
  404d28:	f8ad 6026 	strh.w	r6, [sp, #38]	; 0x26
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
  404d2c:	9e04      	ldr	r6, [sp, #16]
  404d2e:	960a      	str	r6, [sp, #40]	; 0x28

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  404d30:	88d2      	ldrh	r2, [r2, #6]
  404d32:	b292      	uxth	r2, r2
  404d34:	4291      	cmp	r1, r2
  404d36:	f000 80ac 	beq.w	404e92 <m2m_ip_cb+0x1e2>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
  404d3a:	2d10      	cmp	r5, #16
  404d3c:	f240 8095 	bls.w	404e6a <m2m_ip_cb+0x1ba>
					hif_receive(0, NULL, 0, 1);
  404d40:	2301      	movs	r3, #1
  404d42:	2200      	movs	r2, #0
  404d44:	4611      	mov	r1, r2
  404d46:	4610      	mov	r0, r2
  404d48:	4c81      	ldr	r4, [pc, #516]	; (404f50 <m2m_ip_cb+0x2a0>)
  404d4a:	47a0      	blx	r4
	{
  404d4c:	e08d      	b.n	404e6a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
  404d4e:	2300      	movs	r3, #0
  404d50:	2204      	movs	r2, #4
  404d52:	a907      	add	r1, sp, #28
  404d54:	4620      	mov	r0, r4
  404d56:	4c7e      	ldr	r4, [pc, #504]	; (404f50 <m2m_ip_cb+0x2a0>)
  404d58:	47a0      	blx	r4
  404d5a:	2800      	cmp	r0, #0
  404d5c:	f040 8085 	bne.w	404e6a <m2m_ip_cb+0x1ba>
			strBind.status = strBindReply.s8Status;
  404d60:	f89d 301d 	ldrb.w	r3, [sp, #29]
  404d64:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  404d68:	4b7b      	ldr	r3, [pc, #492]	; (404f58 <m2m_ip_cb+0x2a8>)
  404d6a:	681b      	ldr	r3, [r3, #0]
  404d6c:	2b00      	cmp	r3, #0
  404d6e:	d07c      	beq.n	404e6a <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
  404d70:	4b79      	ldr	r3, [pc, #484]	; (404f58 <m2m_ip_cb+0x2a8>)
  404d72:	681b      	ldr	r3, [r3, #0]
  404d74:	aa03      	add	r2, sp, #12
  404d76:	2101      	movs	r1, #1
  404d78:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  404d7c:	4798      	blx	r3
  404d7e:	e074      	b.n	404e6a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
  404d80:	2300      	movs	r3, #0
  404d82:	2204      	movs	r2, #4
  404d84:	a907      	add	r1, sp, #28
  404d86:	4620      	mov	r0, r4
  404d88:	4c71      	ldr	r4, [pc, #452]	; (404f50 <m2m_ip_cb+0x2a0>)
  404d8a:	47a0      	blx	r4
  404d8c:	2800      	cmp	r0, #0
  404d8e:	d16c      	bne.n	404e6a <m2m_ip_cb+0x1ba>
			strListen.status = strListenReply.s8Status;
  404d90:	f89d 301d 	ldrb.w	r3, [sp, #29]
  404d94:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  404d98:	4b6f      	ldr	r3, [pc, #444]	; (404f58 <m2m_ip_cb+0x2a8>)
  404d9a:	681b      	ldr	r3, [r3, #0]
  404d9c:	2b00      	cmp	r3, #0
  404d9e:	d064      	beq.n	404e6a <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
  404da0:	4b6d      	ldr	r3, [pc, #436]	; (404f58 <m2m_ip_cb+0x2a8>)
  404da2:	681b      	ldr	r3, [r3, #0]
  404da4:	aa03      	add	r2, sp, #12
  404da6:	2102      	movs	r1, #2
  404da8:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  404dac:	4798      	blx	r3
  404dae:	e05c      	b.n	404e6a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
  404db0:	2300      	movs	r3, #0
  404db2:	220c      	movs	r2, #12
  404db4:	eb0d 0102 	add.w	r1, sp, r2
  404db8:	4620      	mov	r0, r4
  404dba:	4c65      	ldr	r4, [pc, #404]	; (404f50 <m2m_ip_cb+0x2a0>)
  404dbc:	47a0      	blx	r4
  404dbe:	2800      	cmp	r0, #0
  404dc0:	d153      	bne.n	404e6a <m2m_ip_cb+0x1ba>
			if(strAcceptReply.sConnectedSock >= 0)
  404dc2:	f99d 3015 	ldrsb.w	r3, [sp, #21]
  404dc6:	2b00      	cmp	r3, #0
  404dc8:	db19      	blt.n	404dfe <m2m_ip_cb+0x14e>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
  404dca:	4a62      	ldr	r2, [pc, #392]	; (404f54 <m2m_ip_cb+0x2a4>)
  404dcc:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  404dd0:	2100      	movs	r1, #0
  404dd2:	72d1      	strb	r1, [r2, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
  404dd4:	2101      	movs	r1, #1
  404dd6:	7291      	strb	r1, [r2, #10]
				++gu16SessionID;
  404dd8:	4960      	ldr	r1, [pc, #384]	; (404f5c <m2m_ip_cb+0x2ac>)
  404dda:	880a      	ldrh	r2, [r1, #0]
  404ddc:	3201      	adds	r2, #1
  404dde:	b292      	uxth	r2, r2
  404de0:	800a      	strh	r2, [r1, #0]
				if(gu16SessionID == 0)
  404de2:	880a      	ldrh	r2, [r1, #0]
  404de4:	b292      	uxth	r2, r2
  404de6:	b91a      	cbnz	r2, 404df0 <m2m_ip_cb+0x140>
					++gu16SessionID;
  404de8:	880a      	ldrh	r2, [r1, #0]
  404dea:	3201      	adds	r2, #1
  404dec:	b292      	uxth	r2, r2
  404dee:	800a      	strh	r2, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
  404df0:	4a5a      	ldr	r2, [pc, #360]	; (404f5c <m2m_ip_cb+0x2ac>)
  404df2:	8811      	ldrh	r1, [r2, #0]
  404df4:	b289      	uxth	r1, r1
  404df6:	4a57      	ldr	r2, [pc, #348]	; (404f54 <m2m_ip_cb+0x2a4>)
  404df8:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  404dfc:	80d1      	strh	r1, [r2, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
  404dfe:	f88d 301c 	strb.w	r3, [sp, #28]
			strAccept.strAddr.sin_family		= AF_INET;
  404e02:	2302      	movs	r3, #2
  404e04:	f8ad 3020 	strh.w	r3, [sp, #32]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
  404e08:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  404e0c:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
  404e10:	9b04      	ldr	r3, [sp, #16]
  404e12:	9309      	str	r3, [sp, #36]	; 0x24
			if(gpfAppSocketCb)
  404e14:	4b50      	ldr	r3, [pc, #320]	; (404f58 <m2m_ip_cb+0x2a8>)
  404e16:	681b      	ldr	r3, [r3, #0]
  404e18:	b33b      	cbz	r3, 404e6a <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
  404e1a:	4b4f      	ldr	r3, [pc, #316]	; (404f58 <m2m_ip_cb+0x2a8>)
  404e1c:	681b      	ldr	r3, [r3, #0]
  404e1e:	aa07      	add	r2, sp, #28
  404e20:	2104      	movs	r1, #4
  404e22:	f99d 0014 	ldrsb.w	r0, [sp, #20]
  404e26:	4798      	blx	r3
  404e28:	e01f      	b.n	404e6a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
  404e2a:	2300      	movs	r3, #0
  404e2c:	2204      	movs	r2, #4
  404e2e:	a907      	add	r1, sp, #28
  404e30:	4620      	mov	r0, r4
  404e32:	4c47      	ldr	r4, [pc, #284]	; (404f50 <m2m_ip_cb+0x2a0>)
  404e34:	47a0      	blx	r4
  404e36:	b9c0      	cbnz	r0, 404e6a <m2m_ip_cb+0x1ba>
			strConnMsg.sock		= strConnectReply.sock;
  404e38:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  404e3c:	f88d 000c 	strb.w	r0, [sp, #12]
			strConnMsg.s8Error	= strConnectReply.s8Error;
  404e40:	f99d 301d 	ldrsb.w	r3, [sp, #29]
  404e44:	f88d 300d 	strb.w	r3, [sp, #13]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
  404e48:	b93b      	cbnz	r3, 404e5a <m2m_ip_cb+0x1aa>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
  404e4a:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  404e4e:	3b08      	subs	r3, #8
  404e50:	b29b      	uxth	r3, r3
  404e52:	4a40      	ldr	r2, [pc, #256]	; (404f54 <m2m_ip_cb+0x2a4>)
  404e54:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  404e58:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
  404e5a:	4b3f      	ldr	r3, [pc, #252]	; (404f58 <m2m_ip_cb+0x2a8>)
  404e5c:	681b      	ldr	r3, [r3, #0]
  404e5e:	b123      	cbz	r3, 404e6a <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
  404e60:	4b3d      	ldr	r3, [pc, #244]	; (404f58 <m2m_ip_cb+0x2a8>)
  404e62:	681b      	ldr	r3, [r3, #0]
  404e64:	aa03      	add	r2, sp, #12
  404e66:	2105      	movs	r1, #5
  404e68:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
  404e6a:	b019      	add	sp, #100	; 0x64
  404e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
  404e6e:	2300      	movs	r3, #0
  404e70:	2244      	movs	r2, #68	; 0x44
  404e72:	a907      	add	r1, sp, #28
  404e74:	4620      	mov	r0, r4
  404e76:	4c36      	ldr	r4, [pc, #216]	; (404f50 <m2m_ip_cb+0x2a0>)
  404e78:	47a0      	blx	r4
  404e7a:	2800      	cmp	r0, #0
  404e7c:	d1f5      	bne.n	404e6a <m2m_ip_cb+0x1ba>
			if(gpfAppResolveCb)
  404e7e:	4b38      	ldr	r3, [pc, #224]	; (404f60 <m2m_ip_cb+0x2b0>)
  404e80:	681b      	ldr	r3, [r3, #0]
  404e82:	2b00      	cmp	r3, #0
  404e84:	d0f1      	beq.n	404e6a <m2m_ip_cb+0x1ba>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
  404e86:	4b36      	ldr	r3, [pc, #216]	; (404f60 <m2m_ip_cb+0x2b0>)
  404e88:	681b      	ldr	r3, [r3, #0]
  404e8a:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404e8c:	a807      	add	r0, sp, #28
  404e8e:	4798      	blx	r3
  404e90:	e7eb      	b.n	404e6a <m2m_ip_cb+0x1ba>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
  404e92:	f1be 0f00 	cmp.w	lr, #0
  404e96:	dd01      	ble.n	404e9c <m2m_ip_cb+0x1ec>
  404e98:	45ae      	cmp	lr, r5
  404e9a:	db0d      	blt.n	404eb8 <m2m_ip_cb+0x208>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
  404e9c:	f8ad e020 	strh.w	lr, [sp, #32]
					strRecvMsg.pu8Buffer		= NULL;
  404ea0:	2300      	movs	r3, #0
  404ea2:	9307      	str	r3, [sp, #28]
					if(gpfAppSocketCb)
  404ea4:	4b2c      	ldr	r3, [pc, #176]	; (404f58 <m2m_ip_cb+0x2a8>)
  404ea6:	681b      	ldr	r3, [r3, #0]
  404ea8:	2b00      	cmp	r3, #0
  404eaa:	d0de      	beq.n	404e6a <m2m_ip_cb+0x1ba>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
  404eac:	4b2a      	ldr	r3, [pc, #168]	; (404f58 <m2m_ip_cb+0x2a8>)
  404eae:	681b      	ldr	r3, [r3, #0]
  404eb0:	aa07      	add	r2, sp, #28
  404eb2:	4639      	mov	r1, r7
  404eb4:	4798      	blx	r3
  404eb6:	e7d8      	b.n	404e6a <m2m_ip_cb+0x1ba>
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
  404eb8:	fa1f f28e 	uxth.w	r2, lr
  404ebc:	9200      	str	r2, [sp, #0]
  404ebe:	4423      	add	r3, r4
  404ec0:	463a      	mov	r2, r7
  404ec2:	a907      	add	r1, sp, #28
  404ec4:	4c27      	ldr	r4, [pc, #156]	; (404f64 <m2m_ip_cb+0x2b4>)
  404ec6:	47a0      	blx	r4
  404ec8:	e7cf      	b.n	404e6a <m2m_ip_cb+0x1ba>
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
  404eca:	f000 03fd 	and.w	r3, r0, #253	; 0xfd
  404ece:	2b45      	cmp	r3, #69	; 0x45
  404ed0:	d019      	beq.n	404f06 <m2m_ip_cb+0x256>
  404ed2:	284c      	cmp	r0, #76	; 0x4c
  404ed4:	d017      	beq.n	404f06 <m2m_ip_cb+0x256>
	else if(u8OpCode == SOCKET_CMD_PING)
  404ed6:	2852      	cmp	r0, #82	; 0x52
  404ed8:	d1c7      	bne.n	404e6a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
  404eda:	2301      	movs	r3, #1
  404edc:	2214      	movs	r2, #20
  404ede:	a907      	add	r1, sp, #28
  404ee0:	4620      	mov	r0, r4
  404ee2:	4c1b      	ldr	r4, [pc, #108]	; (404f50 <m2m_ip_cb+0x2a0>)
  404ee4:	47a0      	blx	r4
  404ee6:	2800      	cmp	r0, #0
  404ee8:	d1bf      	bne.n	404e6a <m2m_ip_cb+0x1ba>
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
  404eea:	4b1f      	ldr	r3, [pc, #124]	; (404f68 <m2m_ip_cb+0x2b8>)
  404eec:	9a08      	ldr	r2, [sp, #32]
  404eee:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
  404ef0:	681b      	ldr	r3, [r3, #0]
  404ef2:	2b00      	cmp	r3, #0
  404ef4:	d0b9      	beq.n	404e6a <m2m_ip_cb+0x1ba>
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
  404ef6:	4b1c      	ldr	r3, [pc, #112]	; (404f68 <m2m_ip_cb+0x2b8>)
  404ef8:	681b      	ldr	r3, [r3, #0]
  404efa:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
  404efe:	9909      	ldr	r1, [sp, #36]	; 0x24
  404f00:	9807      	ldr	r0, [sp, #28]
  404f02:	4798      	blx	r3
}
  404f04:	e7b1      	b.n	404e6a <m2m_ip_cb+0x1ba>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
  404f06:	2847      	cmp	r0, #71	; 0x47
  404f08:	bf14      	ite	ne
  404f0a:	2507      	movne	r5, #7
  404f0c:	2508      	moveq	r5, #8
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
  404f0e:	2300      	movs	r3, #0
  404f10:	2208      	movs	r2, #8
  404f12:	a907      	add	r1, sp, #28
  404f14:	4620      	mov	r0, r4
  404f16:	4c0e      	ldr	r4, [pc, #56]	; (404f50 <m2m_ip_cb+0x2a0>)
  404f18:	47a0      	blx	r4
  404f1a:	2800      	cmp	r0, #0
  404f1c:	d1a5      	bne.n	404e6a <m2m_ip_cb+0x1ba>
			sock = strReply.sock;
  404f1e:	f99d 001c 	ldrsb.w	r0, [sp, #28]
			u16SessionID = strReply.u16SessionID;
  404f22:	f8bd 2020 	ldrh.w	r2, [sp, #32]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
  404f26:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  404f2a:	f8ad 300c 	strh.w	r3, [sp, #12]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
  404f2e:	4b09      	ldr	r3, [pc, #36]	; (404f54 <m2m_ip_cb+0x2a4>)
  404f30:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  404f34:	88db      	ldrh	r3, [r3, #6]
  404f36:	b29b      	uxth	r3, r3
  404f38:	429a      	cmp	r2, r3
  404f3a:	d196      	bne.n	404e6a <m2m_ip_cb+0x1ba>
				if(gpfAppSocketCb)
  404f3c:	4b06      	ldr	r3, [pc, #24]	; (404f58 <m2m_ip_cb+0x2a8>)
  404f3e:	681b      	ldr	r3, [r3, #0]
  404f40:	2b00      	cmp	r3, #0
  404f42:	d092      	beq.n	404e6a <m2m_ip_cb+0x1ba>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
  404f44:	4b04      	ldr	r3, [pc, #16]	; (404f58 <m2m_ip_cb+0x2a8>)
  404f46:	681b      	ldr	r3, [r3, #0]
  404f48:	aa03      	add	r2, sp, #12
  404f4a:	4629      	mov	r1, r5
  404f4c:	4798      	blx	r3
	{
  404f4e:	e78c      	b.n	404e6a <m2m_ip_cb+0x1ba>
  404f50:	00403249 	.word	0x00403249
  404f54:	2040cacc 	.word	0x2040cacc
  404f58:	2040cb7c 	.word	0x2040cb7c
  404f5c:	2040c362 	.word	0x2040c362
  404f60:	2040cb84 	.word	0x2040cb84
  404f64:	00404bf1 	.word	0x00404bf1
  404f68:	2040cb80 	.word	0x2040cb80

00404f6c <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
  404f6c:	b508      	push	{r3, lr}
	if(gbSocketInit==0)
  404f6e:	4b0a      	ldr	r3, [pc, #40]	; (404f98 <socketInit+0x2c>)
  404f70:	781b      	ldrb	r3, [r3, #0]
  404f72:	b103      	cbz	r3, 404f76 <socketInit+0xa>
  404f74:	bd08      	pop	{r3, pc}
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
  404f76:	22b0      	movs	r2, #176	; 0xb0
  404f78:	2100      	movs	r1, #0
  404f7a:	4808      	ldr	r0, [pc, #32]	; (404f9c <socketInit+0x30>)
  404f7c:	4b08      	ldr	r3, [pc, #32]	; (404fa0 <socketInit+0x34>)
  404f7e:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
  404f80:	4908      	ldr	r1, [pc, #32]	; (404fa4 <socketInit+0x38>)
  404f82:	2002      	movs	r0, #2
  404f84:	4b08      	ldr	r3, [pc, #32]	; (404fa8 <socketInit+0x3c>)
  404f86:	4798      	blx	r3
		gbSocketInit=1;
  404f88:	2201      	movs	r2, #1
  404f8a:	4b03      	ldr	r3, [pc, #12]	; (404f98 <socketInit+0x2c>)
  404f8c:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
  404f8e:	2200      	movs	r2, #0
  404f90:	4b06      	ldr	r3, [pc, #24]	; (404fac <socketInit+0x40>)
  404f92:	801a      	strh	r2, [r3, #0]
	}
}
  404f94:	e7ee      	b.n	404f74 <socketInit+0x8>
  404f96:	bf00      	nop
  404f98:	2040c361 	.word	0x2040c361
  404f9c:	2040cacc 	.word	0x2040cacc
  404fa0:	00402ba9 	.word	0x00402ba9
  404fa4:	00404cb1 	.word	0x00404cb1
  404fa8:	00403369 	.word	0x00403369
  404fac:	2040c362 	.word	0x2040c362

00404fb0 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
  404fb0:	4b02      	ldr	r3, [pc, #8]	; (404fbc <registerSocketCallback+0xc>)
  404fb2:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
  404fb4:	4b02      	ldr	r3, [pc, #8]	; (404fc0 <registerSocketCallback+0x10>)
  404fb6:	6019      	str	r1, [r3, #0]
  404fb8:	4770      	bx	lr
  404fba:	bf00      	nop
  404fbc:	2040cb7c 	.word	0x2040cb7c
  404fc0:	2040cb84 	.word	0x2040cb84

00404fc4 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
  404fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
  404fc6:	b087      	sub	sp, #28
	SOCKET		sock = -1;
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
  404fc8:	2802      	cmp	r0, #2
  404fca:	d158      	bne.n	40507e <socket+0xba>
	{
		if(u8Type == SOCK_STREAM)
  404fcc:	2901      	cmp	r1, #1
  404fce:	d059      	beq.n	405084 <socket+0xc0>
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
  404fd0:	2902      	cmp	r1, #2
  404fd2:	d116      	bne.n	405002 <socket+0x3e>
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
  404fd4:	260b      	movs	r6, #11
			u8Count = TCP_SOCK_MAX;
  404fd6:	2407      	movs	r4, #7
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  404fd8:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  404fda:	4b2e      	ldr	r3, [pc, #184]	; (405094 <socket+0xd0>)
  404fdc:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  404fe0:	7a9b      	ldrb	r3, [r3, #10]
  404fe2:	2b00      	cmp	r3, #0
  404fe4:	d051      	beq.n	40508a <socket+0xc6>
  404fe6:	1c63      	adds	r3, r4, #1
  404fe8:	b2db      	uxtb	r3, r3
  404fea:	4f2a      	ldr	r7, [pc, #168]	; (405094 <socket+0xd0>)
		for(;u8Count < u8SocketCount; u8Count ++)
  404fec:	b2dc      	uxtb	r4, r3
  404fee:	42b4      	cmp	r4, r6
  404ff0:	d240      	bcs.n	405074 <socket+0xb0>
			pstrSock = &gastrSockets[u8Count];
  404ff2:	461d      	mov	r5, r3
			if(pstrSock->bIsUsed == 0)
  404ff4:	eb07 1103 	add.w	r1, r7, r3, lsl #4
  404ff8:	7a89      	ldrb	r1, [r1, #10]
  404ffa:	1c58      	adds	r0, r3, #1
  404ffc:	b121      	cbz	r1, 405008 <socket+0x44>
  404ffe:	4603      	mov	r3, r0
  405000:	e7f4      	b.n	404fec <socket+0x28>
			return sock;
  405002:	f04f 34ff 	mov.w	r4, #4294967295
  405006:	e037      	b.n	405078 <socket+0xb4>
			pstrSock = &gastrSockets[u8Count];
  405008:	4822      	ldr	r0, [pc, #136]	; (405094 <socket+0xd0>)
  40500a:	eb00 1003 	add.w	r0, r0, r3, lsl #4
  40500e:	4616      	mov	r6, r2
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
  405010:	2210      	movs	r2, #16
  405012:	2100      	movs	r1, #0
  405014:	4b20      	ldr	r3, [pc, #128]	; (405098 <socket+0xd4>)
  405016:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
  405018:	4b1e      	ldr	r3, [pc, #120]	; (405094 <socket+0xd0>)
  40501a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  40501e:	2201      	movs	r2, #1
  405020:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  405022:	4a1e      	ldr	r2, [pc, #120]	; (40509c <socket+0xd8>)
  405024:	8813      	ldrh	r3, [r2, #0]
  405026:	3301      	adds	r3, #1
  405028:	b29b      	uxth	r3, r3
  40502a:	8013      	strh	r3, [r2, #0]
				if(gu16SessionID == 0)
  40502c:	8813      	ldrh	r3, [r2, #0]
  40502e:	b29b      	uxth	r3, r3
  405030:	b91b      	cbnz	r3, 40503a <socket+0x76>
					++gu16SessionID;
  405032:	8813      	ldrh	r3, [r2, #0]
  405034:	3301      	adds	r3, #1
  405036:	b29b      	uxth	r3, r3
  405038:	8013      	strh	r3, [r2, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
  40503a:	4b18      	ldr	r3, [pc, #96]	; (40509c <socket+0xd8>)
  40503c:	881a      	ldrh	r2, [r3, #0]
  40503e:	b292      	uxth	r2, r2
  405040:	4b14      	ldr	r3, [pc, #80]	; (405094 <socket+0xd0>)
  405042:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  405046:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
  405048:	b264      	sxtb	r4, r4

				if(u8Flags & SOCKET_FLAGS_SSL)
  40504a:	f016 0f01 	tst.w	r6, #1
  40504e:	d013      	beq.n	405078 <socket+0xb4>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
  405050:	aa06      	add	r2, sp, #24
  405052:	f802 4d04 	strb.w	r4, [r2, #-4]!
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
  405056:	4b0f      	ldr	r3, [pc, #60]	; (405094 <socket+0xd0>)
  405058:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  40505c:	2321      	movs	r3, #33	; 0x21
  40505e:	72eb      	strb	r3, [r5, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
  405060:	2300      	movs	r3, #0
  405062:	9302      	str	r3, [sp, #8]
  405064:	9301      	str	r3, [sp, #4]
  405066:	9300      	str	r3, [sp, #0]
  405068:	2304      	movs	r3, #4
  40506a:	2150      	movs	r1, #80	; 0x50
  40506c:	2002      	movs	r0, #2
  40506e:	4d0c      	ldr	r5, [pc, #48]	; (4050a0 <socket+0xdc>)
  405070:	47a8      	blx	r5
  405072:	e001      	b.n	405078 <socket+0xb4>
	SOCKET		sock = -1;
  405074:	f04f 34ff 	mov.w	r4, #4294967295
				break;
			}
		}
	}
	return sock;
}
  405078:	4620      	mov	r0, r4
  40507a:	b007      	add	sp, #28
  40507c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	SOCKET		sock = -1;
  40507e:	f04f 34ff 	mov.w	r4, #4294967295
  405082:	e7f9      	b.n	405078 <socket+0xb4>
			u8SocketCount = TCP_SOCK_MAX;
  405084:	2607      	movs	r6, #7
			u8Count = 0;
  405086:	2400      	movs	r4, #0
  405088:	e7a6      	b.n	404fd8 <socket+0x14>
			pstrSock = &gastrSockets[u8Count];
  40508a:	4802      	ldr	r0, [pc, #8]	; (405094 <socket+0xd0>)
  40508c:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  405090:	e7bd      	b.n	40500e <socket+0x4a>
  405092:	bf00      	nop
  405094:	2040cacc 	.word	0x2040cacc
  405098:	00402ba9 	.word	0x00402ba9
  40509c:	2040c362 	.word	0x2040c362
  4050a0:	00402d0d 	.word	0x00402d0d

004050a4 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
  4050a4:	b530      	push	{r4, r5, lr}
  4050a6:	b089      	sub	sp, #36	; 0x24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  4050a8:	1e04      	subs	r4, r0, #0
  4050aa:	db36      	blt.n	40511a <connect+0x76>
  4050ac:	2900      	cmp	r1, #0
  4050ae:	d034      	beq.n	40511a <connect+0x76>
  4050b0:	4b1d      	ldr	r3, [pc, #116]	; (405128 <connect+0x84>)
  4050b2:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4050b6:	7a9b      	ldrb	r3, [r3, #10]
  4050b8:	b2db      	uxtb	r3, r3
  4050ba:	2a00      	cmp	r2, #0
  4050bc:	d030      	beq.n	405120 <connect+0x7c>
  4050be:	2b01      	cmp	r3, #1
  4050c0:	d12e      	bne.n	405120 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
  4050c2:	4b19      	ldr	r3, [pc, #100]	; (405128 <connect+0x84>)
  4050c4:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4050c8:	7adb      	ldrb	r3, [r3, #11]
  4050ca:	f013 0f01 	tst.w	r3, #1
  4050ce:	d022      	beq.n	405116 <connect+0x72>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
  4050d0:	4b15      	ldr	r3, [pc, #84]	; (405128 <connect+0x84>)
  4050d2:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4050d6:	7adb      	ldrb	r3, [r3, #11]
  4050d8:	f88d 301d 	strb.w	r3, [sp, #29]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
  4050dc:	254b      	movs	r5, #75	; 0x4b
		}
		strConnect.sock = sock;
  4050de:	f88d 401c 	strb.w	r4, [sp, #28]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
  4050e2:	2208      	movs	r2, #8
  4050e4:	a805      	add	r0, sp, #20
  4050e6:	4b11      	ldr	r3, [pc, #68]	; (40512c <connect+0x88>)
  4050e8:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
  4050ea:	480f      	ldr	r0, [pc, #60]	; (405128 <connect+0x84>)
  4050ec:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  4050f0:	88c3      	ldrh	r3, [r0, #6]
  4050f2:	f8ad 301e 	strh.w	r3, [sp, #30]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
  4050f6:	2300      	movs	r3, #0
  4050f8:	9302      	str	r3, [sp, #8]
  4050fa:	9301      	str	r3, [sp, #4]
  4050fc:	9300      	str	r3, [sp, #0]
  4050fe:	230c      	movs	r3, #12
  405100:	aa05      	add	r2, sp, #20
  405102:	4629      	mov	r1, r5
  405104:	2002      	movs	r0, #2
  405106:	4c0a      	ldr	r4, [pc, #40]	; (405130 <connect+0x8c>)
  405108:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  40510a:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  40510c:	bf18      	it	ne
  40510e:	f06f 0008 	mvnne.w	r0, #8
		}
	}
	return s8Ret;
}
  405112:	b009      	add	sp, #36	; 0x24
  405114:	bd30      	pop	{r4, r5, pc}
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
  405116:	2544      	movs	r5, #68	; 0x44
  405118:	e7e1      	b.n	4050de <connect+0x3a>
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  40511a:	f06f 0005 	mvn.w	r0, #5
  40511e:	e7f8      	b.n	405112 <connect+0x6e>
  405120:	f06f 0005 	mvn.w	r0, #5
  405124:	e7f5      	b.n	405112 <connect+0x6e>
  405126:	bf00      	nop
  405128:	2040cacc 	.word	0x2040cacc
  40512c:	00402b95 	.word	0x00402b95
  405130:	00402d0d 	.word	0x00402d0d

00405134 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
  405134:	b530      	push	{r4, r5, lr}
  405136:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
  405138:	460c      	mov	r4, r1
  40513a:	3100      	adds	r1, #0
  40513c:	bf18      	it	ne
  40513e:	2101      	movne	r1, #1
  405140:	f5b2 6faf 	cmp.w	r2, #1400	; 0x578
  405144:	bf88      	it	hi
  405146:	2100      	movhi	r1, #0
  405148:	2900      	cmp	r1, #0
  40514a:	d037      	beq.n	4051bc <send+0x88>
  40514c:	2800      	cmp	r0, #0
  40514e:	db35      	blt.n	4051bc <send+0x88>
  405150:	4b1d      	ldr	r3, [pc, #116]	; (4051c8 <send+0x94>)
  405152:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  405156:	7a9b      	ldrb	r3, [r3, #10]
  405158:	b2db      	uxtb	r3, r3
  40515a:	2b01      	cmp	r3, #1
  40515c:	d131      	bne.n	4051c2 <send+0x8e>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
  40515e:	f88d 0010 	strb.w	r0, [sp, #16]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
  405162:	f8ad 2012 	strh.w	r2, [sp, #18]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
  405166:	4b18      	ldr	r3, [pc, #96]	; (4051c8 <send+0x94>)
  405168:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  40516c:	88db      	ldrh	r3, [r3, #6]
  40516e:	f8ad 301c 	strh.w	r3, [sp, #28]

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
  405172:	2807      	cmp	r0, #7
  405174:	bfb4      	ite	lt
  405176:	2550      	movlt	r5, #80	; 0x50
  405178:	2544      	movge	r5, #68	; 0x44
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  40517a:	4b13      	ldr	r3, [pc, #76]	; (4051c8 <send+0x94>)
  40517c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  405180:	7adb      	ldrb	r3, [r3, #11]
  405182:	f013 0f01 	tst.w	r3, #1
  405186:	d017      	beq.n	4051b8 <send+0x84>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
  405188:	4b0f      	ldr	r3, [pc, #60]	; (4051c8 <send+0x94>)
  40518a:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  40518e:	8905      	ldrh	r5, [r0, #8]
  405190:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
  405192:	214c      	movs	r1, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
  405194:	9502      	str	r5, [sp, #8]
  405196:	9201      	str	r2, [sp, #4]
  405198:	9400      	str	r4, [sp, #0]
  40519a:	2310      	movs	r3, #16
  40519c:	eb0d 0203 	add.w	r2, sp, r3
  4051a0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4051a4:	2002      	movs	r0, #2
  4051a6:	4c09      	ldr	r4, [pc, #36]	; (4051cc <send+0x98>)
  4051a8:	47a0      	blx	r4
		if(s16Ret != SOCK_ERR_NO_ERROR)
  4051aa:	2800      	cmp	r0, #0
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
  4051ac:	bf0c      	ite	eq
  4051ae:	2000      	moveq	r0, #0
  4051b0:	f06f 000d 	mvnne.w	r0, #13
		}
	}
	return s16Ret;
}
  4051b4:	b009      	add	sp, #36	; 0x24
  4051b6:	bd30      	pop	{r4, r5, pc}
		u8Cmd			= SOCKET_CMD_SEND;
  4051b8:	2145      	movs	r1, #69	; 0x45
  4051ba:	e7eb      	b.n	405194 <send+0x60>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  4051bc:	f06f 0005 	mvn.w	r0, #5
  4051c0:	e7f8      	b.n	4051b4 <send+0x80>
  4051c2:	f06f 0005 	mvn.w	r0, #5
  4051c6:	e7f5      	b.n	4051b4 <send+0x80>
  4051c8:	2040cacc 	.word	0x2040cacc
  4051cc:	00402d0d 	.word	0x00402d0d

004051d0 <recv>:
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  4051d0:	2900      	cmp	r1, #0
  4051d2:	bf18      	it	ne
  4051d4:	2a00      	cmpne	r2, #0
  4051d6:	d044      	beq.n	405262 <recv+0x92>
{
  4051d8:	b570      	push	{r4, r5, r6, lr}
  4051da:	b086      	sub	sp, #24
  4051dc:	460e      	mov	r6, r1
  4051de:	4615      	mov	r5, r2
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  4051e0:	2800      	cmp	r0, #0
  4051e2:	db36      	blt.n	405252 <recv+0x82>
  4051e4:	4a20      	ldr	r2, [pc, #128]	; (405268 <recv+0x98>)
  4051e6:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  4051ea:	7a92      	ldrb	r2, [r2, #10]
  4051ec:	b2d2      	uxtb	r2, r2
  4051ee:	2a01      	cmp	r2, #1
  4051f0:	d132      	bne.n	405258 <recv+0x88>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
  4051f2:	4c1d      	ldr	r4, [pc, #116]	; (405268 <recv+0x98>)
  4051f4:	0101      	lsls	r1, r0, #4
  4051f6:	1862      	adds	r2, r4, r1
  4051f8:	5066      	str	r6, [r4, r1]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
  4051fa:	8095      	strh	r5, [r2, #4]

		if(!gastrSockets[sock].bIsRecvPending)
  4051fc:	7b12      	ldrb	r2, [r2, #12]
  4051fe:	2a00      	cmp	r2, #0
  405200:	d12d      	bne.n	40525e <recv+0x8e>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
  405202:	eb04 1200 	add.w	r2, r4, r0, lsl #4
  405206:	2101      	movs	r1, #1
  405208:	7311      	strb	r1, [r2, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  40520a:	7ad2      	ldrb	r2, [r2, #11]
  40520c:	400a      	ands	r2, r1
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
  40520e:	2a00      	cmp	r2, #0
  405210:	bf0c      	ite	eq
  405212:	2146      	moveq	r1, #70	; 0x46
  405214:	214d      	movne	r1, #77	; 0x4d
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
  405216:	b9d3      	cbnz	r3, 40524e <recv+0x7e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
  405218:	f04f 33ff 	mov.w	r3, #4294967295
  40521c:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
  40521e:	f88d 0014 	strb.w	r0, [sp, #20]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
  405222:	4b11      	ldr	r3, [pc, #68]	; (405268 <recv+0x98>)
  405224:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  405228:	88c3      	ldrh	r3, [r0, #6]
  40522a:	f8ad 3016 	strh.w	r3, [sp, #22]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
  40522e:	2300      	movs	r3, #0
  405230:	9302      	str	r3, [sp, #8]
  405232:	9301      	str	r3, [sp, #4]
  405234:	9300      	str	r3, [sp, #0]
  405236:	2308      	movs	r3, #8
  405238:	aa04      	add	r2, sp, #16
  40523a:	2002      	movs	r0, #2
  40523c:	4c0b      	ldr	r4, [pc, #44]	; (40526c <recv+0x9c>)
  40523e:	47a0      	blx	r4
			if(s16Ret != SOCK_ERR_NO_ERROR)
  405240:	2800      	cmp	r0, #0
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
  405242:	bf0c      	ite	eq
  405244:	2000      	moveq	r0, #0
  405246:	f06f 000d 	mvnne.w	r0, #13
			}
		}
	}
	return s16Ret;
}
  40524a:	b006      	add	sp, #24
  40524c:	bd70      	pop	{r4, r5, r6, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
  40524e:	9304      	str	r3, [sp, #16]
  405250:	e7e5      	b.n	40521e <recv+0x4e>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  405252:	f06f 0005 	mvn.w	r0, #5
  405256:	e7f8      	b.n	40524a <recv+0x7a>
  405258:	f06f 0005 	mvn.w	r0, #5
  40525c:	e7f5      	b.n	40524a <recv+0x7a>
		s16Ret = SOCK_ERR_NO_ERROR;
  40525e:	2000      	movs	r0, #0
  405260:	e7f3      	b.n	40524a <recv+0x7a>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  405262:	f06f 0005 	mvn.w	r0, #5
}
  405266:	4770      	bx	lr
  405268:	2040cacc 	.word	0x2040cacc
  40526c:	00402d0d 	.word	0x00402d0d

00405270 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
  405270:	b530      	push	{r4, r5, lr}
  405272:	b087      	sub	sp, #28
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
  405274:	1e04      	subs	r4, r0, #0
  405276:	db2f      	blt.n	4052d8 <close+0x68>
  405278:	4b1a      	ldr	r3, [pc, #104]	; (4052e4 <close+0x74>)
  40527a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  40527e:	7a9b      	ldrb	r3, [r3, #10]
  405280:	b2db      	uxtb	r3, r3
  405282:	2b01      	cmp	r3, #1
  405284:	d12b      	bne.n	4052de <close+0x6e>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
  405286:	f88d 4014 	strb.w	r4, [sp, #20]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
  40528a:	4b16      	ldr	r3, [pc, #88]	; (4052e4 <close+0x74>)
  40528c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  405290:	88da      	ldrh	r2, [r3, #6]
  405292:	f8ad 2016 	strh.w	r2, [sp, #22]
		
		gastrSockets[sock].bIsUsed = 0;
  405296:	2200      	movs	r2, #0
  405298:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
  40529a:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  40529c:	7adb      	ldrb	r3, [r3, #11]
  40529e:	f003 0301 	and.w	r3, r3, #1
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
  4052a2:	4293      	cmp	r3, r2
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
  4052a4:	9202      	str	r2, [sp, #8]
  4052a6:	9201      	str	r2, [sp, #4]
  4052a8:	9200      	str	r2, [sp, #0]
  4052aa:	f04f 0304 	mov.w	r3, #4
  4052ae:	aa05      	add	r2, sp, #20
  4052b0:	bf0c      	ite	eq
  4052b2:	2149      	moveq	r1, #73	; 0x49
  4052b4:	214e      	movne	r1, #78	; 0x4e
  4052b6:	2002      	movs	r0, #2
  4052b8:	4d0b      	ldr	r5, [pc, #44]	; (4052e8 <close+0x78>)
  4052ba:	47a8      	blx	r5
		if(s8Ret != SOCK_ERR_NO_ERROR)
  4052bc:	1e05      	subs	r5, r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  4052be:	bf18      	it	ne
  4052c0:	f06f 0508 	mvnne.w	r5, #8
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
  4052c4:	2210      	movs	r2, #16
  4052c6:	2100      	movs	r1, #0
  4052c8:	4806      	ldr	r0, [pc, #24]	; (4052e4 <close+0x74>)
  4052ca:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  4052ce:	4b07      	ldr	r3, [pc, #28]	; (4052ec <close+0x7c>)
  4052d0:	4798      	blx	r3
	}
	return s8Ret;
}
  4052d2:	4628      	mov	r0, r5
  4052d4:	b007      	add	sp, #28
  4052d6:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  4052d8:	f06f 0505 	mvn.w	r5, #5
  4052dc:	e7f9      	b.n	4052d2 <close+0x62>
  4052de:	f06f 0505 	mvn.w	r5, #5
  4052e2:	e7f6      	b.n	4052d2 <close+0x62>
  4052e4:	2040cacc 	.word	0x2040cacc
  4052e8:	00402d0d 	.word	0x00402d0d
  4052ec:	00402ba9 	.word	0x00402ba9

004052f0 <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
  4052f0:	b570      	push	{r4, r5, r6, lr}
  4052f2:	b082      	sub	sp, #8
  4052f4:	4605      	mov	r5, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
  4052f6:	4b2b      	ldr	r3, [pc, #172]	; (4053a4 <spi_flash_enable+0xb4>)
  4052f8:	4798      	blx	r3
  4052fa:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4052fe:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
  405302:	d203      	bcs.n	40530c <spi_flash_enable+0x1c>
	sint8 s8Ret = M2M_SUCCESS;
  405304:	2400      	movs	r4, #0
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
  405306:	4620      	mov	r0, r4
  405308:	b002      	add	sp, #8
  40530a:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
  40530c:	a901      	add	r1, sp, #4
  40530e:	f241 4010 	movw	r0, #5136	; 0x1410
  405312:	4b25      	ldr	r3, [pc, #148]	; (4053a8 <spi_flash_enable+0xb8>)
  405314:	4798      	blx	r3
		if(s8Ret != M2M_SUCCESS) {
  405316:	4604      	mov	r4, r0
  405318:	2800      	cmp	r0, #0
  40531a:	d1f4      	bne.n	405306 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
  40531c:	4b23      	ldr	r3, [pc, #140]	; (4053ac <spi_flash_enable+0xbc>)
  40531e:	9a01      	ldr	r2, [sp, #4]
  405320:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
  405322:	4923      	ldr	r1, [pc, #140]	; (4053b0 <spi_flash_enable+0xc0>)
  405324:	4319      	orrs	r1, r3
  405326:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  405328:	f241 4010 	movw	r0, #5136	; 0x1410
  40532c:	4b21      	ldr	r3, [pc, #132]	; (4053b4 <spi_flash_enable+0xc4>)
  40532e:	4798      	blx	r3
		if(enable) {
  405330:	b305      	cbz	r5, 405374 <spi_flash_enable+0x84>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  405332:	2100      	movs	r1, #0
  405334:	4820      	ldr	r0, [pc, #128]	; (4053b8 <spi_flash_enable+0xc8>)
  405336:	4d1f      	ldr	r5, [pc, #124]	; (4053b4 <spi_flash_enable+0xc4>)
  405338:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  40533a:	21ab      	movs	r1, #171	; 0xab
  40533c:	481f      	ldr	r0, [pc, #124]	; (4053bc <spi_flash_enable+0xcc>)
  40533e:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  405340:	2101      	movs	r1, #1
  405342:	481f      	ldr	r0, [pc, #124]	; (4053c0 <spi_flash_enable+0xd0>)
  405344:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  405346:	2100      	movs	r1, #0
  405348:	481e      	ldr	r0, [pc, #120]	; (4053c4 <spi_flash_enable+0xd4>)
  40534a:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
  40534c:	2181      	movs	r1, #129	; 0x81
  40534e:	481e      	ldr	r0, [pc, #120]	; (4053c8 <spi_flash_enable+0xd8>)
  405350:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  405352:	4e1e      	ldr	r6, [pc, #120]	; (4053cc <spi_flash_enable+0xdc>)
  405354:	4d1e      	ldr	r5, [pc, #120]	; (4053d0 <spi_flash_enable+0xe0>)
  405356:	4630      	mov	r0, r6
  405358:	47a8      	blx	r5
  40535a:	2801      	cmp	r0, #1
  40535c:	d1fb      	bne.n	405356 <spi_flash_enable+0x66>
		u32Val &= ~((0x7777ul) << 12);
  40535e:	4913      	ldr	r1, [pc, #76]	; (4053ac <spi_flash_enable+0xbc>)
  405360:	9b01      	ldr	r3, [sp, #4]
  405362:	4019      	ands	r1, r3
		u32Val |= ((0x0010ul) << 12);
  405364:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  405368:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  40536a:	f241 4010 	movw	r0, #5136	; 0x1410
  40536e:	4b11      	ldr	r3, [pc, #68]	; (4053b4 <spi_flash_enable+0xc4>)
  405370:	4798      	blx	r3
  405372:	e7c8      	b.n	405306 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  405374:	2100      	movs	r1, #0
  405376:	4810      	ldr	r0, [pc, #64]	; (4053b8 <spi_flash_enable+0xc8>)
  405378:	4d0e      	ldr	r5, [pc, #56]	; (4053b4 <spi_flash_enable+0xc4>)
  40537a:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  40537c:	21b9      	movs	r1, #185	; 0xb9
  40537e:	480f      	ldr	r0, [pc, #60]	; (4053bc <spi_flash_enable+0xcc>)
  405380:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  405382:	2101      	movs	r1, #1
  405384:	480e      	ldr	r0, [pc, #56]	; (4053c0 <spi_flash_enable+0xd0>)
  405386:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  405388:	2100      	movs	r1, #0
  40538a:	480e      	ldr	r0, [pc, #56]	; (4053c4 <spi_flash_enable+0xd4>)
  40538c:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
  40538e:	2181      	movs	r1, #129	; 0x81
  405390:	480d      	ldr	r0, [pc, #52]	; (4053c8 <spi_flash_enable+0xd8>)
  405392:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  405394:	4e0d      	ldr	r6, [pc, #52]	; (4053cc <spi_flash_enable+0xdc>)
  405396:	4d0e      	ldr	r5, [pc, #56]	; (4053d0 <spi_flash_enable+0xe0>)
  405398:	4630      	mov	r0, r6
  40539a:	47a8      	blx	r5
  40539c:	2801      	cmp	r0, #1
  40539e:	d1fb      	bne.n	405398 <spi_flash_enable+0xa8>
  4053a0:	e7dd      	b.n	40535e <spi_flash_enable+0x6e>
  4053a2:	bf00      	nop
  4053a4:	00403c65 	.word	0x00403c65
  4053a8:	00403f71 	.word	0x00403f71
  4053ac:	f8888fff 	.word	0xf8888fff
  4053b0:	01111000 	.word	0x01111000
  4053b4:	00403f7d 	.word	0x00403f7d
  4053b8:	00010208 	.word	0x00010208
  4053bc:	0001020c 	.word	0x0001020c
  4053c0:	00010214 	.word	0x00010214
  4053c4:	0001021c 	.word	0x0001021c
  4053c8:	00010204 	.word	0x00010204
  4053cc:	00010218 	.word	0x00010218
  4053d0:	00403f65 	.word	0x00403f65

004053d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4053d4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4053d6:	4810      	ldr	r0, [pc, #64]	; (405418 <sysclk_init+0x44>)
  4053d8:	4b10      	ldr	r3, [pc, #64]	; (40541c <sysclk_init+0x48>)
  4053da:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4053dc:	213e      	movs	r1, #62	; 0x3e
  4053de:	2000      	movs	r0, #0
  4053e0:	4b0f      	ldr	r3, [pc, #60]	; (405420 <sysclk_init+0x4c>)
  4053e2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4053e4:	4c0f      	ldr	r4, [pc, #60]	; (405424 <sysclk_init+0x50>)
  4053e6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4053e8:	2800      	cmp	r0, #0
  4053ea:	d0fc      	beq.n	4053e6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4053ec:	4b0e      	ldr	r3, [pc, #56]	; (405428 <sysclk_init+0x54>)
  4053ee:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4053f0:	4a0e      	ldr	r2, [pc, #56]	; (40542c <sysclk_init+0x58>)
  4053f2:	4b0f      	ldr	r3, [pc, #60]	; (405430 <sysclk_init+0x5c>)
  4053f4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4053f6:	4c0f      	ldr	r4, [pc, #60]	; (405434 <sysclk_init+0x60>)
  4053f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4053fa:	2800      	cmp	r0, #0
  4053fc:	d0fc      	beq.n	4053f8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4053fe:	2002      	movs	r0, #2
  405400:	4b0d      	ldr	r3, [pc, #52]	; (405438 <sysclk_init+0x64>)
  405402:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  405404:	2000      	movs	r0, #0
  405406:	4b0d      	ldr	r3, [pc, #52]	; (40543c <sysclk_init+0x68>)
  405408:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40540a:	4b0d      	ldr	r3, [pc, #52]	; (405440 <sysclk_init+0x6c>)
  40540c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40540e:	4802      	ldr	r0, [pc, #8]	; (405418 <sysclk_init+0x44>)
  405410:	4b02      	ldr	r3, [pc, #8]	; (40541c <sysclk_init+0x48>)
  405412:	4798      	blx	r3
  405414:	bd10      	pop	{r4, pc}
  405416:	bf00      	nop
  405418:	11e1a300 	.word	0x11e1a300
  40541c:	00406101 	.word	0x00406101
  405420:	00405b19 	.word	0x00405b19
  405424:	00405b6d 	.word	0x00405b6d
  405428:	00405b7d 	.word	0x00405b7d
  40542c:	20183f01 	.word	0x20183f01
  405430:	400e0600 	.word	0x400e0600
  405434:	00405b8d 	.word	0x00405b8d
  405438:	00405a7d 	.word	0x00405a7d
  40543c:	00405ab5 	.word	0x00405ab5
  405440:	00405ff5 	.word	0x00405ff5

00405444 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  405444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  405448:	b980      	cbnz	r0, 40546c <_read+0x28>
  40544a:	460c      	mov	r4, r1
  40544c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40544e:	2a00      	cmp	r2, #0
  405450:	dd0f      	ble.n	405472 <_read+0x2e>
  405452:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  405454:	4e08      	ldr	r6, [pc, #32]	; (405478 <_read+0x34>)
  405456:	4d09      	ldr	r5, [pc, #36]	; (40547c <_read+0x38>)
  405458:	6830      	ldr	r0, [r6, #0]
  40545a:	4621      	mov	r1, r4
  40545c:	682b      	ldr	r3, [r5, #0]
  40545e:	4798      	blx	r3
		ptr++;
  405460:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  405462:	42bc      	cmp	r4, r7
  405464:	d1f8      	bne.n	405458 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  405466:	4640      	mov	r0, r8
  405468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40546c:	f04f 38ff 	mov.w	r8, #4294967295
  405470:	e7f9      	b.n	405466 <_read+0x22>
	for (; len > 0; --len) {
  405472:	4680      	mov	r8, r0
  405474:	e7f7      	b.n	405466 <_read+0x22>
  405476:	bf00      	nop
  405478:	2040cb90 	.word	0x2040cb90
  40547c:	2040cb88 	.word	0x2040cb88

00405480 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  405480:	3801      	subs	r0, #1
  405482:	2802      	cmp	r0, #2
  405484:	d815      	bhi.n	4054b2 <_write+0x32>
{
  405486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40548a:	460e      	mov	r6, r1
  40548c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40548e:	b19a      	cbz	r2, 4054b8 <_write+0x38>
  405490:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  405492:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4054cc <_write+0x4c>
  405496:	4f0c      	ldr	r7, [pc, #48]	; (4054c8 <_write+0x48>)
  405498:	f8d8 0000 	ldr.w	r0, [r8]
  40549c:	f815 1b01 	ldrb.w	r1, [r5], #1
  4054a0:	683b      	ldr	r3, [r7, #0]
  4054a2:	4798      	blx	r3
  4054a4:	2800      	cmp	r0, #0
  4054a6:	db0a      	blt.n	4054be <_write+0x3e>
  4054a8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4054aa:	3c01      	subs	r4, #1
  4054ac:	d1f4      	bne.n	405498 <_write+0x18>
  4054ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4054b2:	f04f 30ff 	mov.w	r0, #4294967295
  4054b6:	4770      	bx	lr
	for (; len != 0; --len) {
  4054b8:	4610      	mov	r0, r2
  4054ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4054be:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4054c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054c6:	bf00      	nop
  4054c8:	2040cb8c 	.word	0x2040cb8c
  4054cc:	2040cb90 	.word	0x2040cb90

004054d0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4054d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4054d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4054d6:	4b5c      	ldr	r3, [pc, #368]	; (405648 <board_init+0x178>)
  4054d8:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  4054da:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4054de:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4054e2:	4b5a      	ldr	r3, [pc, #360]	; (40564c <board_init+0x17c>)
  4054e4:	2200      	movs	r2, #0
  4054e6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4054ea:	695a      	ldr	r2, [r3, #20]
  4054ec:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4054f0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4054f2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4054f6:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4054fa:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4054fe:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  405502:	f007 0007 	and.w	r0, r7, #7
  405506:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  405508:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40550c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  405510:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  405514:	f3bf 8f4f 	dsb	sy
  405518:	f04f 34ff 	mov.w	r4, #4294967295
  40551c:	fa04 fc00 	lsl.w	ip, r4, r0
  405520:	fa06 f000 	lsl.w	r0, r6, r0
  405524:	fa04 f40e 	lsl.w	r4, r4, lr
  405528:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40552c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40552e:	463a      	mov	r2, r7
  405530:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  405532:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  405536:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40553a:	3a01      	subs	r2, #1
  40553c:	4423      	add	r3, r4
  40553e:	f1b2 3fff 	cmp.w	r2, #4294967295
  405542:	d1f6      	bne.n	405532 <board_init+0x62>
        } while(sets--);
  405544:	3e01      	subs	r6, #1
  405546:	4460      	add	r0, ip
  405548:	f1b6 3fff 	cmp.w	r6, #4294967295
  40554c:	d1ef      	bne.n	40552e <board_init+0x5e>
  40554e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  405552:	4b3e      	ldr	r3, [pc, #248]	; (40564c <board_init+0x17c>)
  405554:	695a      	ldr	r2, [r3, #20]
  405556:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40555a:	615a      	str	r2, [r3, #20]
  40555c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  405560:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  405564:	4a3a      	ldr	r2, [pc, #232]	; (405650 <board_init+0x180>)
  405566:	493b      	ldr	r1, [pc, #236]	; (405654 <board_init+0x184>)
  405568:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40556a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40556e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  405570:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  405574:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  405578:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40557c:	f022 0201 	bic.w	r2, r2, #1
  405580:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  405584:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  405588:	f022 0201 	bic.w	r2, r2, #1
  40558c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  405590:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  405594:	f3bf 8f6f 	isb	sy
  405598:	200a      	movs	r0, #10
  40559a:	4c2f      	ldr	r4, [pc, #188]	; (405658 <board_init+0x188>)
  40559c:	47a0      	blx	r4
  40559e:	200b      	movs	r0, #11
  4055a0:	47a0      	blx	r4
  4055a2:	200c      	movs	r0, #12
  4055a4:	47a0      	blx	r4
  4055a6:	2010      	movs	r0, #16
  4055a8:	47a0      	blx	r4
  4055aa:	2011      	movs	r0, #17
  4055ac:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4055ae:	4b2b      	ldr	r3, [pc, #172]	; (40565c <board_init+0x18c>)
  4055b0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4055b4:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4055b6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4055ba:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4055bc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4055c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4055c4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4055c6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4055ca:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4055cc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4055d0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4055d2:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4055d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4055d8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4055da:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4055de:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4055e0:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4055e2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4055e6:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4055e8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4055ec:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4055f0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4055f4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4055f8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4055fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4055fe:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  405600:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  405602:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  405606:	6f19      	ldr	r1, [r3, #112]	; 0x70
  405608:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40560c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40560e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  405610:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  405614:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  405616:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  405618:	4a11      	ldr	r2, [pc, #68]	; (405660 <board_init+0x190>)
  40561a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40561e:	f043 0310 	orr.w	r3, r3, #16
  405622:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  405626:	4b0f      	ldr	r3, [pc, #60]	; (405664 <board_init+0x194>)
  405628:	2210      	movs	r2, #16
  40562a:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40562c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  405630:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  405632:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  405634:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  405638:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40563a:	4311      	orrs	r1, r2
  40563c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40563e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  405640:	4311      	orrs	r1, r2
  405642:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  405644:	605a      	str	r2, [r3, #4]
  405646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405648:	400e1850 	.word	0x400e1850
  40564c:	e000ed00 	.word	0xe000ed00
  405650:	400e0c00 	.word	0x400e0c00
  405654:	5a00080c 	.word	0x5a00080c
  405658:	00405b9d 	.word	0x00405b9d
  40565c:	400e1200 	.word	0x400e1200
  405660:	40088000 	.word	0x40088000
  405664:	400e1000 	.word	0x400e1000

00405668 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  405668:	b90a      	cbnz	r2, 40566e <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40566a:	6601      	str	r1, [r0, #96]	; 0x60
  40566c:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40566e:	6641      	str	r1, [r0, #100]	; 0x64
  405670:	4770      	bx	lr

00405672 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  405672:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  405674:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  405678:	d03a      	beq.n	4056f0 <pio_set_peripheral+0x7e>
  40567a:	d813      	bhi.n	4056a4 <pio_set_peripheral+0x32>
  40567c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  405680:	d025      	beq.n	4056ce <pio_set_peripheral+0x5c>
  405682:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  405686:	d10a      	bne.n	40569e <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  405688:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40568a:	4313      	orrs	r3, r2
  40568c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40568e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  405690:	6f41      	ldr	r1, [r0, #116]	; 0x74
  405692:	400b      	ands	r3, r1
  405694:	ea23 0302 	bic.w	r3, r3, r2
  405698:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40569a:	6042      	str	r2, [r0, #4]
  40569c:	4770      	bx	lr
	switch (ul_type) {
  40569e:	2900      	cmp	r1, #0
  4056a0:	d1fb      	bne.n	40569a <pio_set_peripheral+0x28>
  4056a2:	4770      	bx	lr
  4056a4:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4056a8:	d021      	beq.n	4056ee <pio_set_peripheral+0x7c>
  4056aa:	d809      	bhi.n	4056c0 <pio_set_peripheral+0x4e>
  4056ac:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4056b0:	d1f3      	bne.n	40569a <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4056b2:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4056b4:	4313      	orrs	r3, r2
  4056b6:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4056b8:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4056ba:	4313      	orrs	r3, r2
  4056bc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4056be:	e7ec      	b.n	40569a <pio_set_peripheral+0x28>
	switch (ul_type) {
  4056c0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4056c4:	d013      	beq.n	4056ee <pio_set_peripheral+0x7c>
  4056c6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4056ca:	d010      	beq.n	4056ee <pio_set_peripheral+0x7c>
  4056cc:	e7e5      	b.n	40569a <pio_set_peripheral+0x28>
{
  4056ce:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4056d0:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4056d2:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4056d4:	43d3      	mvns	r3, r2
  4056d6:	4021      	ands	r1, r4
  4056d8:	461c      	mov	r4, r3
  4056da:	4019      	ands	r1, r3
  4056dc:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4056de:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4056e0:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4056e2:	400b      	ands	r3, r1
  4056e4:	4023      	ands	r3, r4
  4056e6:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4056e8:	6042      	str	r2, [r0, #4]
}
  4056ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4056ee:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4056f0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4056f2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4056f4:	400b      	ands	r3, r1
  4056f6:	ea23 0302 	bic.w	r3, r3, r2
  4056fa:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4056fc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4056fe:	4313      	orrs	r3, r2
  405700:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  405702:	e7ca      	b.n	40569a <pio_set_peripheral+0x28>

00405704 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  405704:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  405706:	f012 0f01 	tst.w	r2, #1
  40570a:	d10d      	bne.n	405728 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  40570c:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40570e:	f012 0f0a 	tst.w	r2, #10
  405712:	d00b      	beq.n	40572c <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  405714:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  405716:	f012 0f02 	tst.w	r2, #2
  40571a:	d109      	bne.n	405730 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40571c:	f012 0f08 	tst.w	r2, #8
  405720:	d008      	beq.n	405734 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  405722:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  405726:	e005      	b.n	405734 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  405728:	6641      	str	r1, [r0, #100]	; 0x64
  40572a:	e7f0      	b.n	40570e <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  40572c:	6241      	str	r1, [r0, #36]	; 0x24
  40572e:	e7f2      	b.n	405716 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  405730:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  405734:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  405736:	6001      	str	r1, [r0, #0]
  405738:	4770      	bx	lr

0040573a <pio_set_output>:
{
  40573a:	b410      	push	{r4}
  40573c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  40573e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  405740:	b94c      	cbnz	r4, 405756 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  405742:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  405744:	b14b      	cbz	r3, 40575a <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  405746:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  405748:	b94a      	cbnz	r2, 40575e <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  40574a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40574c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40574e:	6001      	str	r1, [r0, #0]
}
  405750:	f85d 4b04 	ldr.w	r4, [sp], #4
  405754:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  405756:	6641      	str	r1, [r0, #100]	; 0x64
  405758:	e7f4      	b.n	405744 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40575a:	6541      	str	r1, [r0, #84]	; 0x54
  40575c:	e7f4      	b.n	405748 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40575e:	6301      	str	r1, [r0, #48]	; 0x30
  405760:	e7f4      	b.n	40574c <pio_set_output+0x12>

00405762 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  405762:	f012 0f10 	tst.w	r2, #16
  405766:	d012      	beq.n	40578e <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  405768:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40576c:	f012 0f20 	tst.w	r2, #32
  405770:	d007      	beq.n	405782 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  405772:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  405776:	f012 0f40 	tst.w	r2, #64	; 0x40
  40577a:	d005      	beq.n	405788 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  40577c:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  405780:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  405782:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  405786:	e7f6      	b.n	405776 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  405788:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40578c:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  40578e:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  405792:	4770      	bx	lr

00405794 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  405794:	6401      	str	r1, [r0, #64]	; 0x40
  405796:	4770      	bx	lr

00405798 <pio_disable_interrupt>:
	p_pio->PIO_IDR = ul_mask;
  405798:	6441      	str	r1, [r0, #68]	; 0x44
  40579a:	4770      	bx	lr

0040579c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40579c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40579e:	4770      	bx	lr

004057a0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4057a0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4057a2:	4770      	bx	lr

004057a4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4057a4:	b570      	push	{r4, r5, r6, lr}
  4057a6:	b082      	sub	sp, #8
  4057a8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4057aa:	4c46      	ldr	r4, [pc, #280]	; (4058c4 <pio_configure_pin+0x120>)
  4057ac:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  4057b0:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  4057b2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4057b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4057ba:	d059      	beq.n	405870 <pio_configure_pin+0xcc>
  4057bc:	d80a      	bhi.n	4057d4 <pio_configure_pin+0x30>
  4057be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4057c2:	d02f      	beq.n	405824 <pio_configure_pin+0x80>
  4057c4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4057c8:	d03f      	beq.n	40584a <pio_configure_pin+0xa6>
  4057ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4057ce:	d016      	beq.n	4057fe <pio_configure_pin+0x5a>
		return 0;
  4057d0:	2000      	movs	r0, #0
  4057d2:	e012      	b.n	4057fa <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  4057d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4057d8:	d05d      	beq.n	405896 <pio_configure_pin+0xf2>
  4057da:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4057de:	d05a      	beq.n	405896 <pio_configure_pin+0xf2>
  4057e0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4057e4:	d1f4      	bne.n	4057d0 <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4057e6:	f000 011f 	and.w	r1, r0, #31
  4057ea:	2601      	movs	r6, #1
  4057ec:	462a      	mov	r2, r5
  4057ee:	fa06 f101 	lsl.w	r1, r6, r1
  4057f2:	4620      	mov	r0, r4
  4057f4:	4b34      	ldr	r3, [pc, #208]	; (4058c8 <pio_configure_pin+0x124>)
  4057f6:	4798      	blx	r3
	return 1;
  4057f8:	4630      	mov	r0, r6
}
  4057fa:	b002      	add	sp, #8
  4057fc:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4057fe:	f000 001f 	and.w	r0, r0, #31
  405802:	2601      	movs	r6, #1
  405804:	4086      	lsls	r6, r0
  405806:	4632      	mov	r2, r6
  405808:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40580c:	4620      	mov	r0, r4
  40580e:	4b2f      	ldr	r3, [pc, #188]	; (4058cc <pio_configure_pin+0x128>)
  405810:	4798      	blx	r3
	if (ul_pull_up_enable) {
  405812:	f015 0f01 	tst.w	r5, #1
  405816:	d102      	bne.n	40581e <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  405818:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40581a:	2001      	movs	r0, #1
  40581c:	e7ed      	b.n	4057fa <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40581e:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  405820:	2001      	movs	r0, #1
  405822:	e7ea      	b.n	4057fa <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  405824:	f000 001f 	and.w	r0, r0, #31
  405828:	2601      	movs	r6, #1
  40582a:	4086      	lsls	r6, r0
  40582c:	4632      	mov	r2, r6
  40582e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  405832:	4620      	mov	r0, r4
  405834:	4b25      	ldr	r3, [pc, #148]	; (4058cc <pio_configure_pin+0x128>)
  405836:	4798      	blx	r3
	if (ul_pull_up_enable) {
  405838:	f015 0f01 	tst.w	r5, #1
  40583c:	d102      	bne.n	405844 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  40583e:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  405840:	2001      	movs	r0, #1
  405842:	e7da      	b.n	4057fa <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  405844:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  405846:	2001      	movs	r0, #1
  405848:	e7d7      	b.n	4057fa <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40584a:	f000 001f 	and.w	r0, r0, #31
  40584e:	2601      	movs	r6, #1
  405850:	4086      	lsls	r6, r0
  405852:	4632      	mov	r2, r6
  405854:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  405858:	4620      	mov	r0, r4
  40585a:	4b1c      	ldr	r3, [pc, #112]	; (4058cc <pio_configure_pin+0x128>)
  40585c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40585e:	f015 0f01 	tst.w	r5, #1
  405862:	d102      	bne.n	40586a <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  405864:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  405866:	2001      	movs	r0, #1
  405868:	e7c7      	b.n	4057fa <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40586a:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40586c:	2001      	movs	r0, #1
  40586e:	e7c4      	b.n	4057fa <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  405870:	f000 001f 	and.w	r0, r0, #31
  405874:	2601      	movs	r6, #1
  405876:	4086      	lsls	r6, r0
  405878:	4632      	mov	r2, r6
  40587a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40587e:	4620      	mov	r0, r4
  405880:	4b12      	ldr	r3, [pc, #72]	; (4058cc <pio_configure_pin+0x128>)
  405882:	4798      	blx	r3
	if (ul_pull_up_enable) {
  405884:	f015 0f01 	tst.w	r5, #1
  405888:	d102      	bne.n	405890 <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  40588a:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  40588c:	2001      	movs	r0, #1
  40588e:	e7b4      	b.n	4057fa <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  405890:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  405892:	2001      	movs	r0, #1
  405894:	e7b1      	b.n	4057fa <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  405896:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40589a:	f000 011f 	and.w	r1, r0, #31
  40589e:	2601      	movs	r6, #1
  4058a0:	ea05 0306 	and.w	r3, r5, r6
  4058a4:	9300      	str	r3, [sp, #0]
  4058a6:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4058aa:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4058ae:	bf14      	ite	ne
  4058b0:	2200      	movne	r2, #0
  4058b2:	2201      	moveq	r2, #1
  4058b4:	fa06 f101 	lsl.w	r1, r6, r1
  4058b8:	4620      	mov	r0, r4
  4058ba:	4c05      	ldr	r4, [pc, #20]	; (4058d0 <pio_configure_pin+0x12c>)
  4058bc:	47a0      	blx	r4
	return 1;
  4058be:	4630      	mov	r0, r6
		break;
  4058c0:	e79b      	b.n	4057fa <pio_configure_pin+0x56>
  4058c2:	bf00      	nop
  4058c4:	00200707 	.word	0x00200707
  4058c8:	00405705 	.word	0x00405705
  4058cc:	00405673 	.word	0x00405673
  4058d0:	0040573b 	.word	0x0040573b

004058d4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4058d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4058d8:	4604      	mov	r4, r0
  4058da:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4058dc:	4b0e      	ldr	r3, [pc, #56]	; (405918 <pio_handler_process+0x44>)
  4058de:	4798      	blx	r3
  4058e0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4058e2:	4620      	mov	r0, r4
  4058e4:	4b0d      	ldr	r3, [pc, #52]	; (40591c <pio_handler_process+0x48>)
  4058e6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4058e8:	4005      	ands	r5, r0
  4058ea:	d013      	beq.n	405914 <pio_handler_process+0x40>
  4058ec:	4c0c      	ldr	r4, [pc, #48]	; (405920 <pio_handler_process+0x4c>)
  4058ee:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4058f2:	e003      	b.n	4058fc <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4058f4:	42b4      	cmp	r4, r6
  4058f6:	d00d      	beq.n	405914 <pio_handler_process+0x40>
  4058f8:	3410      	adds	r4, #16
		while (status != 0) {
  4058fa:	b15d      	cbz	r5, 405914 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4058fc:	6820      	ldr	r0, [r4, #0]
  4058fe:	4540      	cmp	r0, r8
  405900:	d1f8      	bne.n	4058f4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  405902:	6861      	ldr	r1, [r4, #4]
  405904:	4229      	tst	r1, r5
  405906:	d0f5      	beq.n	4058f4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  405908:	68e3      	ldr	r3, [r4, #12]
  40590a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40590c:	6863      	ldr	r3, [r4, #4]
  40590e:	ea25 0503 	bic.w	r5, r5, r3
  405912:	e7ef      	b.n	4058f4 <pio_handler_process+0x20>
  405914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405918:	0040579d 	.word	0x0040579d
  40591c:	004057a1 	.word	0x004057a1
  405920:	2040c364 	.word	0x2040c364

00405924 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  405924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  405926:	4c18      	ldr	r4, [pc, #96]	; (405988 <pio_handler_set+0x64>)
  405928:	6826      	ldr	r6, [r4, #0]
  40592a:	2e06      	cmp	r6, #6
  40592c:	d82a      	bhi.n	405984 <pio_handler_set+0x60>
  40592e:	f04f 0c00 	mov.w	ip, #0
  405932:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  405934:	4f15      	ldr	r7, [pc, #84]	; (40598c <pio_handler_set+0x68>)
  405936:	e004      	b.n	405942 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  405938:	3401      	adds	r4, #1
  40593a:	b2e4      	uxtb	r4, r4
  40593c:	46a4      	mov	ip, r4
  40593e:	42a6      	cmp	r6, r4
  405940:	d309      	bcc.n	405956 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  405942:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  405944:	0125      	lsls	r5, r4, #4
  405946:	597d      	ldr	r5, [r7, r5]
  405948:	428d      	cmp	r5, r1
  40594a:	d1f5      	bne.n	405938 <pio_handler_set+0x14>
  40594c:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  405950:	686d      	ldr	r5, [r5, #4]
  405952:	4295      	cmp	r5, r2
  405954:	d1f0      	bne.n	405938 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  405956:	4d0d      	ldr	r5, [pc, #52]	; (40598c <pio_handler_set+0x68>)
  405958:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  40595c:	eb05 040e 	add.w	r4, r5, lr
  405960:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  405964:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  405966:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  405968:	9906      	ldr	r1, [sp, #24]
  40596a:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  40596c:	3601      	adds	r6, #1
  40596e:	4566      	cmp	r6, ip
  405970:	d005      	beq.n	40597e <pio_handler_set+0x5a>
  405972:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  405974:	461a      	mov	r2, r3
  405976:	4b06      	ldr	r3, [pc, #24]	; (405990 <pio_handler_set+0x6c>)
  405978:	4798      	blx	r3

	return 0;
  40597a:	2000      	movs	r0, #0
  40597c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  40597e:	4902      	ldr	r1, [pc, #8]	; (405988 <pio_handler_set+0x64>)
  405980:	600e      	str	r6, [r1, #0]
  405982:	e7f6      	b.n	405972 <pio_handler_set+0x4e>
		return 1;
  405984:	2001      	movs	r0, #1
}
  405986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405988:	2040c3d4 	.word	0x2040c3d4
  40598c:	2040c364 	.word	0x2040c364
  405990:	00405763 	.word	0x00405763

00405994 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  405994:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  405996:	210a      	movs	r1, #10
  405998:	4801      	ldr	r0, [pc, #4]	; (4059a0 <PIOA_Handler+0xc>)
  40599a:	4b02      	ldr	r3, [pc, #8]	; (4059a4 <PIOA_Handler+0x10>)
  40599c:	4798      	blx	r3
  40599e:	bd08      	pop	{r3, pc}
  4059a0:	400e0e00 	.word	0x400e0e00
  4059a4:	004058d5 	.word	0x004058d5

004059a8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4059a8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4059aa:	210b      	movs	r1, #11
  4059ac:	4801      	ldr	r0, [pc, #4]	; (4059b4 <PIOB_Handler+0xc>)
  4059ae:	4b02      	ldr	r3, [pc, #8]	; (4059b8 <PIOB_Handler+0x10>)
  4059b0:	4798      	blx	r3
  4059b2:	bd08      	pop	{r3, pc}
  4059b4:	400e1000 	.word	0x400e1000
  4059b8:	004058d5 	.word	0x004058d5

004059bc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4059bc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4059be:	210c      	movs	r1, #12
  4059c0:	4801      	ldr	r0, [pc, #4]	; (4059c8 <PIOC_Handler+0xc>)
  4059c2:	4b02      	ldr	r3, [pc, #8]	; (4059cc <PIOC_Handler+0x10>)
  4059c4:	4798      	blx	r3
  4059c6:	bd08      	pop	{r3, pc}
  4059c8:	400e1200 	.word	0x400e1200
  4059cc:	004058d5 	.word	0x004058d5

004059d0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4059d0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4059d2:	2110      	movs	r1, #16
  4059d4:	4801      	ldr	r0, [pc, #4]	; (4059dc <PIOD_Handler+0xc>)
  4059d6:	4b02      	ldr	r3, [pc, #8]	; (4059e0 <PIOD_Handler+0x10>)
  4059d8:	4798      	blx	r3
  4059da:	bd08      	pop	{r3, pc}
  4059dc:	400e1400 	.word	0x400e1400
  4059e0:	004058d5 	.word	0x004058d5

004059e4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4059e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4059e6:	2111      	movs	r1, #17
  4059e8:	4801      	ldr	r0, [pc, #4]	; (4059f0 <PIOE_Handler+0xc>)
  4059ea:	4b02      	ldr	r3, [pc, #8]	; (4059f4 <PIOE_Handler+0x10>)
  4059ec:	4798      	blx	r3
  4059ee:	bd08      	pop	{r3, pc}
  4059f0:	400e1600 	.word	0x400e1600
  4059f4:	004058d5 	.word	0x004058d5

004059f8 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  4059f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4059fa:	4606      	mov	r6, r0
  4059fc:	460d      	mov	r5, r1
  4059fe:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  405a00:	4b17      	ldr	r3, [pc, #92]	; (405a60 <pio_handler_set_priority+0x68>)
  405a02:	4798      	blx	r3
  405a04:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  405a06:	f04f 31ff 	mov.w	r1, #4294967295
  405a0a:	4630      	mov	r0, r6
  405a0c:	4b15      	ldr	r3, [pc, #84]	; (405a64 <pio_handler_set_priority+0x6c>)
  405a0e:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  405a10:	4630      	mov	r0, r6
  405a12:	4b15      	ldr	r3, [pc, #84]	; (405a68 <pio_handler_set_priority+0x70>)
  405a14:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  405a16:	fa5f fe85 	uxtb.w	lr, r5
  405a1a:	f00e 031f 	and.w	r3, lr, #31
  405a1e:	2201      	movs	r2, #1
  405a20:	fa02 f303 	lsl.w	r3, r2, r3
  405a24:	0968      	lsrs	r0, r5, #5
  405a26:	4911      	ldr	r1, [pc, #68]	; (405a6c <pio_handler_set_priority+0x74>)
  405a28:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  405a2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  405a30:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
  if(IRQn < 0) {
  405a34:	2d00      	cmp	r5, #0
  405a36:	db0a      	blt.n	405a4e <pio_handler_set_priority+0x56>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  405a38:	0164      	lsls	r4, r4, #5
  405a3a:	b2e4      	uxtb	r4, r4
  405a3c:	4a0c      	ldr	r2, [pc, #48]	; (405a70 <pio_handler_set_priority+0x78>)
  405a3e:	5554      	strb	r4, [r2, r5]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  405a40:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  405a44:	4639      	mov	r1, r7
  405a46:	4630      	mov	r0, r6
  405a48:	4b0a      	ldr	r3, [pc, #40]	; (405a74 <pio_handler_set_priority+0x7c>)
  405a4a:	4798      	blx	r3
  405a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  405a4e:	f00e 0e0f 	and.w	lr, lr, #15
  405a52:	0164      	lsls	r4, r4, #5
  405a54:	b2e4      	uxtb	r4, r4
  405a56:	4a08      	ldr	r2, [pc, #32]	; (405a78 <pio_handler_set_priority+0x80>)
  405a58:	f802 400e 	strb.w	r4, [r2, lr]
  405a5c:	e7f0      	b.n	405a40 <pio_handler_set_priority+0x48>
  405a5e:	bf00      	nop
  405a60:	004057a1 	.word	0x004057a1
  405a64:	00405799 	.word	0x00405799
  405a68:	0040579d 	.word	0x0040579d
  405a6c:	e000e100 	.word	0xe000e100
  405a70:	e000e400 	.word	0xe000e400
  405a74:	00405795 	.word	0x00405795
  405a78:	e000ed14 	.word	0xe000ed14

00405a7c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  405a7c:	2803      	cmp	r0, #3
  405a7e:	d011      	beq.n	405aa4 <pmc_mck_set_division+0x28>
  405a80:	2804      	cmp	r0, #4
  405a82:	d012      	beq.n	405aaa <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  405a84:	2802      	cmp	r0, #2
  405a86:	bf0c      	ite	eq
  405a88:	f44f 7180 	moveq.w	r1, #256	; 0x100
  405a8c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  405a8e:	4a08      	ldr	r2, [pc, #32]	; (405ab0 <pmc_mck_set_division+0x34>)
  405a90:	6b13      	ldr	r3, [r2, #48]	; 0x30
  405a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  405a96:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  405a98:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  405a9a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  405a9c:	f013 0f08 	tst.w	r3, #8
  405aa0:	d0fb      	beq.n	405a9a <pmc_mck_set_division+0x1e>
}
  405aa2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  405aa4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  405aa8:	e7f1      	b.n	405a8e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  405aaa:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  405aae:	e7ee      	b.n	405a8e <pmc_mck_set_division+0x12>
  405ab0:	400e0600 	.word	0x400e0600

00405ab4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  405ab4:	4a17      	ldr	r2, [pc, #92]	; (405b14 <pmc_switch_mck_to_pllack+0x60>)
  405ab6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  405ab8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  405abc:	4318      	orrs	r0, r3
  405abe:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405ac0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  405ac2:	f013 0f08 	tst.w	r3, #8
  405ac6:	d10a      	bne.n	405ade <pmc_switch_mck_to_pllack+0x2a>
  405ac8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  405acc:	4911      	ldr	r1, [pc, #68]	; (405b14 <pmc_switch_mck_to_pllack+0x60>)
  405ace:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  405ad0:	f012 0f08 	tst.w	r2, #8
  405ad4:	d103      	bne.n	405ade <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  405ad6:	3b01      	subs	r3, #1
  405ad8:	d1f9      	bne.n	405ace <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  405ada:	2001      	movs	r0, #1
  405adc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  405ade:	4a0d      	ldr	r2, [pc, #52]	; (405b14 <pmc_switch_mck_to_pllack+0x60>)
  405ae0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  405ae2:	f023 0303 	bic.w	r3, r3, #3
  405ae6:	f043 0302 	orr.w	r3, r3, #2
  405aea:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405aec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  405aee:	f013 0f08 	tst.w	r3, #8
  405af2:	d10a      	bne.n	405b0a <pmc_switch_mck_to_pllack+0x56>
  405af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  405af8:	4906      	ldr	r1, [pc, #24]	; (405b14 <pmc_switch_mck_to_pllack+0x60>)
  405afa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  405afc:	f012 0f08 	tst.w	r2, #8
  405b00:	d105      	bne.n	405b0e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  405b02:	3b01      	subs	r3, #1
  405b04:	d1f9      	bne.n	405afa <pmc_switch_mck_to_pllack+0x46>
			return 1;
  405b06:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  405b08:	4770      	bx	lr
	return 0;
  405b0a:	2000      	movs	r0, #0
  405b0c:	4770      	bx	lr
  405b0e:	2000      	movs	r0, #0
  405b10:	4770      	bx	lr
  405b12:	bf00      	nop
  405b14:	400e0600 	.word	0x400e0600

00405b18 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  405b18:	b9a0      	cbnz	r0, 405b44 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405b1a:	480e      	ldr	r0, [pc, #56]	; (405b54 <pmc_switch_mainck_to_xtal+0x3c>)
  405b1c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  405b1e:	0209      	lsls	r1, r1, #8
  405b20:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  405b22:	4a0d      	ldr	r2, [pc, #52]	; (405b58 <pmc_switch_mainck_to_xtal+0x40>)
  405b24:	401a      	ands	r2, r3
  405b26:	4b0d      	ldr	r3, [pc, #52]	; (405b5c <pmc_switch_mainck_to_xtal+0x44>)
  405b28:	4313      	orrs	r3, r2
  405b2a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405b2c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  405b2e:	4602      	mov	r2, r0
  405b30:	6e93      	ldr	r3, [r2, #104]	; 0x68
  405b32:	f013 0f01 	tst.w	r3, #1
  405b36:	d0fb      	beq.n	405b30 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  405b38:	4a06      	ldr	r2, [pc, #24]	; (405b54 <pmc_switch_mainck_to_xtal+0x3c>)
  405b3a:	6a11      	ldr	r1, [r2, #32]
  405b3c:	4b08      	ldr	r3, [pc, #32]	; (405b60 <pmc_switch_mainck_to_xtal+0x48>)
  405b3e:	430b      	orrs	r3, r1
  405b40:	6213      	str	r3, [r2, #32]
  405b42:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405b44:	4903      	ldr	r1, [pc, #12]	; (405b54 <pmc_switch_mainck_to_xtal+0x3c>)
  405b46:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  405b48:	4a06      	ldr	r2, [pc, #24]	; (405b64 <pmc_switch_mainck_to_xtal+0x4c>)
  405b4a:	401a      	ands	r2, r3
  405b4c:	4b06      	ldr	r3, [pc, #24]	; (405b68 <pmc_switch_mainck_to_xtal+0x50>)
  405b4e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405b50:	620b      	str	r3, [r1, #32]
  405b52:	4770      	bx	lr
  405b54:	400e0600 	.word	0x400e0600
  405b58:	ffc8fffc 	.word	0xffc8fffc
  405b5c:	00370001 	.word	0x00370001
  405b60:	01370000 	.word	0x01370000
  405b64:	fec8fffc 	.word	0xfec8fffc
  405b68:	01370002 	.word	0x01370002

00405b6c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  405b6c:	4b02      	ldr	r3, [pc, #8]	; (405b78 <pmc_osc_is_ready_mainck+0xc>)
  405b6e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  405b70:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  405b74:	4770      	bx	lr
  405b76:	bf00      	nop
  405b78:	400e0600 	.word	0x400e0600

00405b7c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  405b7c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  405b80:	4b01      	ldr	r3, [pc, #4]	; (405b88 <pmc_disable_pllack+0xc>)
  405b82:	629a      	str	r2, [r3, #40]	; 0x28
  405b84:	4770      	bx	lr
  405b86:	bf00      	nop
  405b88:	400e0600 	.word	0x400e0600

00405b8c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  405b8c:	4b02      	ldr	r3, [pc, #8]	; (405b98 <pmc_is_locked_pllack+0xc>)
  405b8e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  405b90:	f000 0002 	and.w	r0, r0, #2
  405b94:	4770      	bx	lr
  405b96:	bf00      	nop
  405b98:	400e0600 	.word	0x400e0600

00405b9c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  405b9c:	283f      	cmp	r0, #63	; 0x3f
  405b9e:	d81e      	bhi.n	405bde <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  405ba0:	281f      	cmp	r0, #31
  405ba2:	d80c      	bhi.n	405bbe <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  405ba4:	4b11      	ldr	r3, [pc, #68]	; (405bec <pmc_enable_periph_clk+0x50>)
  405ba6:	699a      	ldr	r2, [r3, #24]
  405ba8:	2301      	movs	r3, #1
  405baa:	4083      	lsls	r3, r0
  405bac:	4393      	bics	r3, r2
  405bae:	d018      	beq.n	405be2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  405bb0:	2301      	movs	r3, #1
  405bb2:	fa03 f000 	lsl.w	r0, r3, r0
  405bb6:	4b0d      	ldr	r3, [pc, #52]	; (405bec <pmc_enable_periph_clk+0x50>)
  405bb8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  405bba:	2000      	movs	r0, #0
  405bbc:	4770      	bx	lr
		ul_id -= 32;
  405bbe:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  405bc0:	4b0a      	ldr	r3, [pc, #40]	; (405bec <pmc_enable_periph_clk+0x50>)
  405bc2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  405bc6:	2301      	movs	r3, #1
  405bc8:	4083      	lsls	r3, r0
  405bca:	4393      	bics	r3, r2
  405bcc:	d00b      	beq.n	405be6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  405bce:	2301      	movs	r3, #1
  405bd0:	fa03 f000 	lsl.w	r0, r3, r0
  405bd4:	4b05      	ldr	r3, [pc, #20]	; (405bec <pmc_enable_periph_clk+0x50>)
  405bd6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  405bda:	2000      	movs	r0, #0
  405bdc:	4770      	bx	lr
		return 1;
  405bde:	2001      	movs	r0, #1
  405be0:	4770      	bx	lr
	return 0;
  405be2:	2000      	movs	r0, #0
  405be4:	4770      	bx	lr
  405be6:	2000      	movs	r0, #0
}
  405be8:	4770      	bx	lr
  405bea:	bf00      	nop
  405bec:	400e0600 	.word	0x400e0600

00405bf0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  405bf0:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  405bf2:	4b07      	ldr	r3, [pc, #28]	; (405c10 <spi_enable_clock+0x20>)
  405bf4:	4298      	cmp	r0, r3
  405bf6:	d003      	beq.n	405c00 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  405bf8:	4b06      	ldr	r3, [pc, #24]	; (405c14 <spi_enable_clock+0x24>)
  405bfa:	4298      	cmp	r0, r3
  405bfc:	d004      	beq.n	405c08 <spi_enable_clock+0x18>
  405bfe:	bd08      	pop	{r3, pc}
  405c00:	2015      	movs	r0, #21
  405c02:	4b05      	ldr	r3, [pc, #20]	; (405c18 <spi_enable_clock+0x28>)
  405c04:	4798      	blx	r3
  405c06:	bd08      	pop	{r3, pc}
  405c08:	202a      	movs	r0, #42	; 0x2a
  405c0a:	4b03      	ldr	r3, [pc, #12]	; (405c18 <spi_enable_clock+0x28>)
  405c0c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  405c0e:	e7f6      	b.n	405bfe <spi_enable_clock+0xe>
  405c10:	40008000 	.word	0x40008000
  405c14:	40058000 	.word	0x40058000
  405c18:	00405b9d 	.word	0x00405b9d

00405c1c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  405c1c:	6843      	ldr	r3, [r0, #4]
  405c1e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  405c22:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  405c24:	6843      	ldr	r3, [r0, #4]
  405c26:	0409      	lsls	r1, r1, #16
  405c28:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  405c2c:	4319      	orrs	r1, r3
  405c2e:	6041      	str	r1, [r0, #4]
  405c30:	4770      	bx	lr

00405c32 <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  405c32:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  405c34:	f643 2399 	movw	r3, #15001	; 0x3a99
  405c38:	6904      	ldr	r4, [r0, #16]
  405c3a:	f014 0f01 	tst.w	r4, #1
  405c3e:	d103      	bne.n	405c48 <spi_read+0x16>
		if (!timeout--) {
  405c40:	3b01      	subs	r3, #1
  405c42:	d1f9      	bne.n	405c38 <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  405c44:	2001      	movs	r0, #1
  405c46:	e009      	b.n	405c5c <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  405c48:	6883      	ldr	r3, [r0, #8]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  405c4a:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  405c4c:	f010 0f02 	tst.w	r0, #2
  405c50:	d002      	beq.n	405c58 <spi_read+0x26>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  405c52:	f3c3 4003 	ubfx	r0, r3, #16, #4
  405c56:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  405c58:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  405c5a:	2000      	movs	r0, #0
}
  405c5c:	f85d 4b04 	ldr.w	r4, [sp], #4
  405c60:	4770      	bx	lr

00405c62 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  405c62:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405c64:	f643 2499 	movw	r4, #15001	; 0x3a99
  405c68:	6905      	ldr	r5, [r0, #16]
  405c6a:	f015 0f02 	tst.w	r5, #2
  405c6e:	d103      	bne.n	405c78 <spi_write+0x16>
		if (!timeout--) {
  405c70:	3c01      	subs	r4, #1
  405c72:	d1f9      	bne.n	405c68 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  405c74:	2001      	movs	r0, #1
  405c76:	e00c      	b.n	405c92 <spi_write+0x30>
  405c78:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  405c7a:	f014 0f02 	tst.w	r4, #2
  405c7e:	d006      	beq.n	405c8e <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  405c80:	0412      	lsls	r2, r2, #16
  405c82:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  405c86:	4311      	orrs	r1, r2
		if (uc_last) {
  405c88:	b10b      	cbz	r3, 405c8e <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  405c8a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  405c8e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  405c90:	2000      	movs	r0, #0
}
  405c92:	bc30      	pop	{r4, r5}
  405c94:	4770      	bx	lr

00405c96 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  405c96:	b932      	cbnz	r2, 405ca6 <spi_set_clock_polarity+0x10>
  405c98:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  405c9c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  405c9e:	f023 0301 	bic.w	r3, r3, #1
  405ca2:	6303      	str	r3, [r0, #48]	; 0x30
  405ca4:	4770      	bx	lr
  405ca6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  405caa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  405cac:	f043 0301 	orr.w	r3, r3, #1
  405cb0:	6303      	str	r3, [r0, #48]	; 0x30
  405cb2:	4770      	bx	lr

00405cb4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  405cb4:	b932      	cbnz	r2, 405cc4 <spi_set_clock_phase+0x10>
  405cb6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  405cba:	6b03      	ldr	r3, [r0, #48]	; 0x30
  405cbc:	f023 0302 	bic.w	r3, r3, #2
  405cc0:	6303      	str	r3, [r0, #48]	; 0x30
  405cc2:	4770      	bx	lr
  405cc4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  405cc8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  405cca:	f043 0302 	orr.w	r3, r3, #2
  405cce:	6303      	str	r3, [r0, #48]	; 0x30
  405cd0:	4770      	bx	lr

00405cd2 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  405cd2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  405cd6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  405cd8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  405cdc:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  405cde:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  405ce0:	431a      	orrs	r2, r3
  405ce2:	630a      	str	r2, [r1, #48]	; 0x30
  405ce4:	4770      	bx	lr

00405ce6 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  405ce6:	1e43      	subs	r3, r0, #1
  405ce8:	4419      	add	r1, r3
  405cea:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  405cee:	1e43      	subs	r3, r0, #1
  405cf0:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  405cf2:	bf94      	ite	ls
  405cf4:	b200      	sxthls	r0, r0
		return -1;
  405cf6:	f04f 30ff 	movhi.w	r0, #4294967295
}
  405cfa:	4770      	bx	lr

00405cfc <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  405cfc:	b17a      	cbz	r2, 405d1e <spi_set_baudrate_div+0x22>
{
  405cfe:	b410      	push	{r4}
  405d00:	4614      	mov	r4, r2
  405d02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  405d06:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  405d08:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  405d0c:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  405d0e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  405d10:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  405d14:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  405d16:	2000      	movs	r0, #0
}
  405d18:	f85d 4b04 	ldr.w	r4, [sp], #4
  405d1c:	4770      	bx	lr
        return -1;
  405d1e:	f04f 30ff 	mov.w	r0, #4294967295
  405d22:	4770      	bx	lr

00405d24 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  405d24:	b410      	push	{r4}
  405d26:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  405d2a:	6b08      	ldr	r0, [r1, #48]	; 0x30
  405d2c:	b280      	uxth	r0, r0
  405d2e:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  405d30:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  405d32:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  405d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405d3a:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  405d3c:	f85d 4b04 	ldr.w	r4, [sp], #4
  405d40:	4770      	bx	lr

00405d42 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  405d42:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  405d44:	0189      	lsls	r1, r1, #6
  405d46:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  405d48:	2402      	movs	r4, #2
  405d4a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  405d4c:	f04f 31ff 	mov.w	r1, #4294967295
  405d50:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  405d52:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  405d54:	605a      	str	r2, [r3, #4]
}
  405d56:	f85d 4b04 	ldr.w	r4, [sp], #4
  405d5a:	4770      	bx	lr

00405d5c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  405d5c:	0189      	lsls	r1, r1, #6
  405d5e:	2305      	movs	r3, #5
  405d60:	5043      	str	r3, [r0, r1]
  405d62:	4770      	bx	lr

00405d64 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  405d64:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  405d68:	614a      	str	r2, [r1, #20]
  405d6a:	4770      	bx	lr

00405d6c <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  405d6c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  405d70:	61ca      	str	r2, [r1, #28]
  405d72:	4770      	bx	lr

00405d74 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  405d74:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  405d78:	624a      	str	r2, [r1, #36]	; 0x24
  405d7a:	4770      	bx	lr

00405d7c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  405d7c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  405d80:	6a08      	ldr	r0, [r1, #32]
}
  405d82:	4770      	bx	lr

00405d84 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  405d84:	b4f0      	push	{r4, r5, r6, r7}
  405d86:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  405d88:	2402      	movs	r4, #2
  405d8a:	9401      	str	r4, [sp, #4]
  405d8c:	2408      	movs	r4, #8
  405d8e:	9402      	str	r4, [sp, #8]
  405d90:	2420      	movs	r4, #32
  405d92:	9403      	str	r4, [sp, #12]
  405d94:	2480      	movs	r4, #128	; 0x80
  405d96:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  405d98:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405d9a:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  405d9c:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  405d9e:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  405da2:	d814      	bhi.n	405dce <tc_find_mck_divisor+0x4a>
  405da4:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  405da6:	42a0      	cmp	r0, r4
  405da8:	d217      	bcs.n	405dda <tc_find_mck_divisor+0x56>
  405daa:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  405dac:	af01      	add	r7, sp, #4
  405dae:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  405db2:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  405db6:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  405db8:	4284      	cmp	r4, r0
  405dba:	d30a      	bcc.n	405dd2 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  405dbc:	4286      	cmp	r6, r0
  405dbe:	d90d      	bls.n	405ddc <tc_find_mck_divisor+0x58>
			ul_index++) {
  405dc0:	3501      	adds	r5, #1
	for (ul_index = 0;
  405dc2:	2d05      	cmp	r5, #5
  405dc4:	d1f3      	bne.n	405dae <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  405dc6:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  405dc8:	b006      	add	sp, #24
  405dca:	bcf0      	pop	{r4, r5, r6, r7}
  405dcc:	4770      	bx	lr
			return 0;
  405dce:	2000      	movs	r0, #0
  405dd0:	e7fa      	b.n	405dc8 <tc_find_mck_divisor+0x44>
  405dd2:	2000      	movs	r0, #0
  405dd4:	e7f8      	b.n	405dc8 <tc_find_mck_divisor+0x44>
	return 1;
  405dd6:	2001      	movs	r0, #1
  405dd8:	e7f6      	b.n	405dc8 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  405dda:	2500      	movs	r5, #0
	if (p_uldiv) {
  405ddc:	b12a      	cbz	r2, 405dea <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  405dde:	a906      	add	r1, sp, #24
  405de0:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  405de4:	f851 1c14 	ldr.w	r1, [r1, #-20]
  405de8:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  405dea:	2b00      	cmp	r3, #0
  405dec:	d0f3      	beq.n	405dd6 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  405dee:	601d      	str	r5, [r3, #0]
	return 1;
  405df0:	2001      	movs	r0, #1
  405df2:	e7e9      	b.n	405dc8 <tc_find_mck_divisor+0x44>

00405df4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  405df4:	6943      	ldr	r3, [r0, #20]
  405df6:	f013 0f02 	tst.w	r3, #2
  405dfa:	d002      	beq.n	405e02 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  405dfc:	61c1      	str	r1, [r0, #28]
	return 0;
  405dfe:	2000      	movs	r0, #0
  405e00:	4770      	bx	lr
		return 1;
  405e02:	2001      	movs	r0, #1
}
  405e04:	4770      	bx	lr

00405e06 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  405e06:	6943      	ldr	r3, [r0, #20]
  405e08:	f013 0f01 	tst.w	r3, #1
  405e0c:	d003      	beq.n	405e16 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  405e0e:	6983      	ldr	r3, [r0, #24]
  405e10:	700b      	strb	r3, [r1, #0]
	return 0;
  405e12:	2000      	movs	r0, #0
  405e14:	4770      	bx	lr
		return 1;
  405e16:	2001      	movs	r0, #1
}
  405e18:	4770      	bx	lr

00405e1a <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  405e1a:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  405e1c:	010b      	lsls	r3, r1, #4
  405e1e:	4293      	cmp	r3, r2
  405e20:	d914      	bls.n	405e4c <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  405e22:	00c9      	lsls	r1, r1, #3
  405e24:	084b      	lsrs	r3, r1, #1
  405e26:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  405e2a:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  405e2e:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  405e30:	1e5c      	subs	r4, r3, #1
  405e32:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  405e36:	428c      	cmp	r4, r1
  405e38:	d901      	bls.n	405e3e <usart_set_async_baudrate+0x24>
		return 1;
  405e3a:	2001      	movs	r0, #1
  405e3c:	e017      	b.n	405e6e <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  405e3e:	6841      	ldr	r1, [r0, #4]
  405e40:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  405e44:	6041      	str	r1, [r0, #4]
  405e46:	e00c      	b.n	405e62 <usart_set_async_baudrate+0x48>
		return 1;
  405e48:	2001      	movs	r0, #1
  405e4a:	e010      	b.n	405e6e <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  405e4c:	0859      	lsrs	r1, r3, #1
  405e4e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  405e52:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  405e56:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  405e58:	1e5c      	subs	r4, r3, #1
  405e5a:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  405e5e:	428c      	cmp	r4, r1
  405e60:	d8f2      	bhi.n	405e48 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  405e62:	0412      	lsls	r2, r2, #16
  405e64:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  405e68:	431a      	orrs	r2, r3
  405e6a:	6202      	str	r2, [r0, #32]

	return 0;
  405e6c:	2000      	movs	r0, #0
}
  405e6e:	f85d 4b04 	ldr.w	r4, [sp], #4
  405e72:	4770      	bx	lr

00405e74 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  405e74:	4b08      	ldr	r3, [pc, #32]	; (405e98 <usart_reset+0x24>)
  405e76:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  405e7a:	2300      	movs	r3, #0
  405e7c:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  405e7e:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  405e80:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  405e82:	2388      	movs	r3, #136	; 0x88
  405e84:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  405e86:	2324      	movs	r3, #36	; 0x24
  405e88:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  405e8a:	f44f 7380 	mov.w	r3, #256	; 0x100
  405e8e:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  405e90:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  405e94:	6003      	str	r3, [r0, #0]
  405e96:	4770      	bx	lr
  405e98:	55534100 	.word	0x55534100

00405e9c <usart_init_rs232>:
{
  405e9c:	b570      	push	{r4, r5, r6, lr}
  405e9e:	4605      	mov	r5, r0
  405ea0:	460c      	mov	r4, r1
  405ea2:	4616      	mov	r6, r2
	usart_reset(p_usart);
  405ea4:	4b0f      	ldr	r3, [pc, #60]	; (405ee4 <usart_init_rs232+0x48>)
  405ea6:	4798      	blx	r3
	ul_reg_val = 0;
  405ea8:	2200      	movs	r2, #0
  405eaa:	4b0f      	ldr	r3, [pc, #60]	; (405ee8 <usart_init_rs232+0x4c>)
  405eac:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  405eae:	b1a4      	cbz	r4, 405eda <usart_init_rs232+0x3e>
  405eb0:	4632      	mov	r2, r6
  405eb2:	6821      	ldr	r1, [r4, #0]
  405eb4:	4628      	mov	r0, r5
  405eb6:	4b0d      	ldr	r3, [pc, #52]	; (405eec <usart_init_rs232+0x50>)
  405eb8:	4798      	blx	r3
  405eba:	4602      	mov	r2, r0
  405ebc:	b978      	cbnz	r0, 405ede <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  405ebe:	6863      	ldr	r3, [r4, #4]
  405ec0:	68a1      	ldr	r1, [r4, #8]
  405ec2:	430b      	orrs	r3, r1
  405ec4:	6921      	ldr	r1, [r4, #16]
  405ec6:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  405ec8:	68e1      	ldr	r1, [r4, #12]
  405eca:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  405ecc:	4906      	ldr	r1, [pc, #24]	; (405ee8 <usart_init_rs232+0x4c>)
  405ece:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  405ed0:	6869      	ldr	r1, [r5, #4]
  405ed2:	430b      	orrs	r3, r1
  405ed4:	606b      	str	r3, [r5, #4]
}
  405ed6:	4610      	mov	r0, r2
  405ed8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  405eda:	2201      	movs	r2, #1
  405edc:	e7fb      	b.n	405ed6 <usart_init_rs232+0x3a>
  405ede:	2201      	movs	r2, #1
  405ee0:	e7f9      	b.n	405ed6 <usart_init_rs232+0x3a>
  405ee2:	bf00      	nop
  405ee4:	00405e75 	.word	0x00405e75
  405ee8:	2040c3d8 	.word	0x2040c3d8
  405eec:	00405e1b 	.word	0x00405e1b

00405ef0 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  405ef0:	2340      	movs	r3, #64	; 0x40
  405ef2:	6003      	str	r3, [r0, #0]
  405ef4:	4770      	bx	lr

00405ef6 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  405ef6:	2310      	movs	r3, #16
  405ef8:	6003      	str	r3, [r0, #0]
  405efa:	4770      	bx	lr

00405efc <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  405efc:	6943      	ldr	r3, [r0, #20]
  405efe:	f013 0f02 	tst.w	r3, #2
  405f02:	d004      	beq.n	405f0e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  405f04:	f3c1 0108 	ubfx	r1, r1, #0, #9
  405f08:	61c1      	str	r1, [r0, #28]
	return 0;
  405f0a:	2000      	movs	r0, #0
  405f0c:	4770      	bx	lr
		return 1;
  405f0e:	2001      	movs	r0, #1
}
  405f10:	4770      	bx	lr

00405f12 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  405f12:	6943      	ldr	r3, [r0, #20]
  405f14:	f013 0f01 	tst.w	r3, #1
  405f18:	d005      	beq.n	405f26 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  405f1a:	6983      	ldr	r3, [r0, #24]
  405f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  405f20:	600b      	str	r3, [r1, #0]
	return 0;
  405f22:	2000      	movs	r0, #0
  405f24:	4770      	bx	lr
		return 1;
  405f26:	2001      	movs	r0, #1
}
  405f28:	4770      	bx	lr

00405f2a <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  405f2a:	e7fe      	b.n	405f2a <Dummy_Handler>

00405f2c <Reset_Handler>:
{
  405f2c:	b500      	push	{lr}
  405f2e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  405f30:	4b25      	ldr	r3, [pc, #148]	; (405fc8 <Reset_Handler+0x9c>)
  405f32:	4a26      	ldr	r2, [pc, #152]	; (405fcc <Reset_Handler+0xa0>)
  405f34:	429a      	cmp	r2, r3
  405f36:	d010      	beq.n	405f5a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  405f38:	4b25      	ldr	r3, [pc, #148]	; (405fd0 <Reset_Handler+0xa4>)
  405f3a:	4a23      	ldr	r2, [pc, #140]	; (405fc8 <Reset_Handler+0x9c>)
  405f3c:	429a      	cmp	r2, r3
  405f3e:	d20c      	bcs.n	405f5a <Reset_Handler+0x2e>
  405f40:	3b01      	subs	r3, #1
  405f42:	1a9b      	subs	r3, r3, r2
  405f44:	f023 0303 	bic.w	r3, r3, #3
  405f48:	3304      	adds	r3, #4
  405f4a:	4413      	add	r3, r2
  405f4c:	491f      	ldr	r1, [pc, #124]	; (405fcc <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  405f4e:	f851 0b04 	ldr.w	r0, [r1], #4
  405f52:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  405f56:	429a      	cmp	r2, r3
  405f58:	d1f9      	bne.n	405f4e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  405f5a:	4b1e      	ldr	r3, [pc, #120]	; (405fd4 <Reset_Handler+0xa8>)
  405f5c:	4a1e      	ldr	r2, [pc, #120]	; (405fd8 <Reset_Handler+0xac>)
  405f5e:	429a      	cmp	r2, r3
  405f60:	d20a      	bcs.n	405f78 <Reset_Handler+0x4c>
  405f62:	3b01      	subs	r3, #1
  405f64:	1a9b      	subs	r3, r3, r2
  405f66:	f023 0303 	bic.w	r3, r3, #3
  405f6a:	3304      	adds	r3, #4
  405f6c:	4413      	add	r3, r2
                *pDest++ = 0;
  405f6e:	2100      	movs	r1, #0
  405f70:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  405f74:	4293      	cmp	r3, r2
  405f76:	d1fb      	bne.n	405f70 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  405f78:	4a18      	ldr	r2, [pc, #96]	; (405fdc <Reset_Handler+0xb0>)
  405f7a:	4b19      	ldr	r3, [pc, #100]	; (405fe0 <Reset_Handler+0xb4>)
  405f7c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  405f80:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  405f82:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  405f86:	fab3 f383 	clz	r3, r3
  405f8a:	095b      	lsrs	r3, r3, #5
  405f8c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  405f8e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  405f90:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  405f94:	2200      	movs	r2, #0
  405f96:	4b13      	ldr	r3, [pc, #76]	; (405fe4 <Reset_Handler+0xb8>)
  405f98:	701a      	strb	r2, [r3, #0]
	return flags;
  405f9a:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  405f9c:	4a12      	ldr	r2, [pc, #72]	; (405fe8 <Reset_Handler+0xbc>)
  405f9e:	6813      	ldr	r3, [r2, #0]
  405fa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  405fa4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  405fa6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  405faa:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  405fae:	b129      	cbz	r1, 405fbc <Reset_Handler+0x90>
		cpu_irq_enable();
  405fb0:	2201      	movs	r2, #1
  405fb2:	4b0c      	ldr	r3, [pc, #48]	; (405fe4 <Reset_Handler+0xb8>)
  405fb4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  405fb6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  405fba:	b662      	cpsie	i
        __libc_init_array();
  405fbc:	4b0b      	ldr	r3, [pc, #44]	; (405fec <Reset_Handler+0xc0>)
  405fbe:	4798      	blx	r3
        main();
  405fc0:	4b0b      	ldr	r3, [pc, #44]	; (405ff0 <Reset_Handler+0xc4>)
  405fc2:	4798      	blx	r3
  405fc4:	e7fe      	b.n	405fc4 <Reset_Handler+0x98>
  405fc6:	bf00      	nop
  405fc8:	20400000 	.word	0x20400000
  405fcc:	0040ddac 	.word	0x0040ddac
  405fd0:	204009d0 	.word	0x204009d0
  405fd4:	2040cca8 	.word	0x2040cca8
  405fd8:	204009d0 	.word	0x204009d0
  405fdc:	e000ed00 	.word	0xe000ed00
  405fe0:	00400000 	.word	0x00400000
  405fe4:	20400018 	.word	0x20400018
  405fe8:	e000ed88 	.word	0xe000ed88
  405fec:	004074f9 	.word	0x004074f9
  405ff0:	00406a41 	.word	0x00406a41

00405ff4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  405ff4:	4b3b      	ldr	r3, [pc, #236]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  405ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405ff8:	f003 0303 	and.w	r3, r3, #3
  405ffc:	2b01      	cmp	r3, #1
  405ffe:	d01d      	beq.n	40603c <SystemCoreClockUpdate+0x48>
  406000:	b183      	cbz	r3, 406024 <SystemCoreClockUpdate+0x30>
  406002:	2b02      	cmp	r3, #2
  406004:	d036      	beq.n	406074 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  406006:	4b37      	ldr	r3, [pc, #220]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  406008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40600a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40600e:	2b70      	cmp	r3, #112	; 0x70
  406010:	d05f      	beq.n	4060d2 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  406012:	4b34      	ldr	r3, [pc, #208]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  406014:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  406016:	4934      	ldr	r1, [pc, #208]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  406018:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40601c:	680b      	ldr	r3, [r1, #0]
  40601e:	40d3      	lsrs	r3, r2
  406020:	600b      	str	r3, [r1, #0]
  406022:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  406024:	4b31      	ldr	r3, [pc, #196]	; (4060ec <SystemCoreClockUpdate+0xf8>)
  406026:	695b      	ldr	r3, [r3, #20]
  406028:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40602c:	bf14      	ite	ne
  40602e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  406032:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  406036:	4b2c      	ldr	r3, [pc, #176]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  406038:	601a      	str	r2, [r3, #0]
  40603a:	e7e4      	b.n	406006 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40603c:	4b29      	ldr	r3, [pc, #164]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  40603e:	6a1b      	ldr	r3, [r3, #32]
  406040:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  406044:	d003      	beq.n	40604e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  406046:	4a2a      	ldr	r2, [pc, #168]	; (4060f0 <SystemCoreClockUpdate+0xfc>)
  406048:	4b27      	ldr	r3, [pc, #156]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  40604a:	601a      	str	r2, [r3, #0]
  40604c:	e7db      	b.n	406006 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40604e:	4a29      	ldr	r2, [pc, #164]	; (4060f4 <SystemCoreClockUpdate+0x100>)
  406050:	4b25      	ldr	r3, [pc, #148]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  406052:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  406054:	4b23      	ldr	r3, [pc, #140]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  406056:	6a1b      	ldr	r3, [r3, #32]
  406058:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40605c:	2b10      	cmp	r3, #16
  40605e:	d005      	beq.n	40606c <SystemCoreClockUpdate+0x78>
  406060:	2b20      	cmp	r3, #32
  406062:	d1d0      	bne.n	406006 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  406064:	4a22      	ldr	r2, [pc, #136]	; (4060f0 <SystemCoreClockUpdate+0xfc>)
  406066:	4b20      	ldr	r3, [pc, #128]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  406068:	601a      	str	r2, [r3, #0]
          break;
  40606a:	e7cc      	b.n	406006 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  40606c:	4a22      	ldr	r2, [pc, #136]	; (4060f8 <SystemCoreClockUpdate+0x104>)
  40606e:	4b1e      	ldr	r3, [pc, #120]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  406070:	601a      	str	r2, [r3, #0]
          break;
  406072:	e7c8      	b.n	406006 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  406074:	4b1b      	ldr	r3, [pc, #108]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  406076:	6a1b      	ldr	r3, [r3, #32]
  406078:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40607c:	d016      	beq.n	4060ac <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40607e:	4a1c      	ldr	r2, [pc, #112]	; (4060f0 <SystemCoreClockUpdate+0xfc>)
  406080:	4b19      	ldr	r3, [pc, #100]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  406082:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  406084:	4b17      	ldr	r3, [pc, #92]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  406086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406088:	f003 0303 	and.w	r3, r3, #3
  40608c:	2b02      	cmp	r3, #2
  40608e:	d1ba      	bne.n	406006 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  406090:	4a14      	ldr	r2, [pc, #80]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  406092:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  406094:	6a92      	ldr	r2, [r2, #40]	; 0x28
  406096:	4814      	ldr	r0, [pc, #80]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  406098:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40609c:	6803      	ldr	r3, [r0, #0]
  40609e:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4060a2:	b2d2      	uxtb	r2, r2
  4060a4:	fbb3 f3f2 	udiv	r3, r3, r2
  4060a8:	6003      	str	r3, [r0, #0]
  4060aa:	e7ac      	b.n	406006 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4060ac:	4a11      	ldr	r2, [pc, #68]	; (4060f4 <SystemCoreClockUpdate+0x100>)
  4060ae:	4b0e      	ldr	r3, [pc, #56]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  4060b0:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4060b2:	4b0c      	ldr	r3, [pc, #48]	; (4060e4 <SystemCoreClockUpdate+0xf0>)
  4060b4:	6a1b      	ldr	r3, [r3, #32]
  4060b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4060ba:	2b10      	cmp	r3, #16
  4060bc:	d005      	beq.n	4060ca <SystemCoreClockUpdate+0xd6>
  4060be:	2b20      	cmp	r3, #32
  4060c0:	d1e0      	bne.n	406084 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4060c2:	4a0b      	ldr	r2, [pc, #44]	; (4060f0 <SystemCoreClockUpdate+0xfc>)
  4060c4:	4b08      	ldr	r3, [pc, #32]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  4060c6:	601a      	str	r2, [r3, #0]
          break;
  4060c8:	e7dc      	b.n	406084 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4060ca:	4a0b      	ldr	r2, [pc, #44]	; (4060f8 <SystemCoreClockUpdate+0x104>)
  4060cc:	4b06      	ldr	r3, [pc, #24]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  4060ce:	601a      	str	r2, [r3, #0]
          break;
  4060d0:	e7d8      	b.n	406084 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4060d2:	4a05      	ldr	r2, [pc, #20]	; (4060e8 <SystemCoreClockUpdate+0xf4>)
  4060d4:	6813      	ldr	r3, [r2, #0]
  4060d6:	4909      	ldr	r1, [pc, #36]	; (4060fc <SystemCoreClockUpdate+0x108>)
  4060d8:	fba1 1303 	umull	r1, r3, r1, r3
  4060dc:	085b      	lsrs	r3, r3, #1
  4060de:	6013      	str	r3, [r2, #0]
  4060e0:	4770      	bx	lr
  4060e2:	bf00      	nop
  4060e4:	400e0600 	.word	0x400e0600
  4060e8:	2040001c 	.word	0x2040001c
  4060ec:	400e1810 	.word	0x400e1810
  4060f0:	00b71b00 	.word	0x00b71b00
  4060f4:	003d0900 	.word	0x003d0900
  4060f8:	007a1200 	.word	0x007a1200
  4060fc:	aaaaaaab 	.word	0xaaaaaaab

00406100 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  406100:	4b12      	ldr	r3, [pc, #72]	; (40614c <system_init_flash+0x4c>)
  406102:	4298      	cmp	r0, r3
  406104:	d911      	bls.n	40612a <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  406106:	4b12      	ldr	r3, [pc, #72]	; (406150 <system_init_flash+0x50>)
  406108:	4298      	cmp	r0, r3
  40610a:	d913      	bls.n	406134 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40610c:	4b11      	ldr	r3, [pc, #68]	; (406154 <system_init_flash+0x54>)
  40610e:	4298      	cmp	r0, r3
  406110:	d914      	bls.n	40613c <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  406112:	4b11      	ldr	r3, [pc, #68]	; (406158 <system_init_flash+0x58>)
  406114:	4298      	cmp	r0, r3
  406116:	d915      	bls.n	406144 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  406118:	4b10      	ldr	r3, [pc, #64]	; (40615c <system_init_flash+0x5c>)
  40611a:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40611c:	bf94      	ite	ls
  40611e:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  406122:	4a0f      	ldrhi	r2, [pc, #60]	; (406160 <system_init_flash+0x60>)
  406124:	4b0f      	ldr	r3, [pc, #60]	; (406164 <system_init_flash+0x64>)
  406126:	601a      	str	r2, [r3, #0]
  406128:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40612a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40612e:	4b0d      	ldr	r3, [pc, #52]	; (406164 <system_init_flash+0x64>)
  406130:	601a      	str	r2, [r3, #0]
  406132:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  406134:	4a0c      	ldr	r2, [pc, #48]	; (406168 <system_init_flash+0x68>)
  406136:	4b0b      	ldr	r3, [pc, #44]	; (406164 <system_init_flash+0x64>)
  406138:	601a      	str	r2, [r3, #0]
  40613a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40613c:	4a0b      	ldr	r2, [pc, #44]	; (40616c <system_init_flash+0x6c>)
  40613e:	4b09      	ldr	r3, [pc, #36]	; (406164 <system_init_flash+0x64>)
  406140:	601a      	str	r2, [r3, #0]
  406142:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  406144:	4a0a      	ldr	r2, [pc, #40]	; (406170 <system_init_flash+0x70>)
  406146:	4b07      	ldr	r3, [pc, #28]	; (406164 <system_init_flash+0x64>)
  406148:	601a      	str	r2, [r3, #0]
  40614a:	4770      	bx	lr
  40614c:	01312cff 	.word	0x01312cff
  406150:	026259ff 	.word	0x026259ff
  406154:	039386ff 	.word	0x039386ff
  406158:	04c4b3ff 	.word	0x04c4b3ff
  40615c:	05f5e0ff 	.word	0x05f5e0ff
  406160:	04000500 	.word	0x04000500
  406164:	400e0c00 	.word	0x400e0c00
  406168:	04000100 	.word	0x04000100
  40616c:	04000200 	.word	0x04000200
  406170:	04000300 	.word	0x04000300

00406174 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  406174:	4b0a      	ldr	r3, [pc, #40]	; (4061a0 <_sbrk+0x2c>)
  406176:	681b      	ldr	r3, [r3, #0]
  406178:	b153      	cbz	r3, 406190 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40617a:	4b09      	ldr	r3, [pc, #36]	; (4061a0 <_sbrk+0x2c>)
  40617c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40617e:	181a      	adds	r2, r3, r0
  406180:	4908      	ldr	r1, [pc, #32]	; (4061a4 <_sbrk+0x30>)
  406182:	4291      	cmp	r1, r2
  406184:	db08      	blt.n	406198 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  406186:	4610      	mov	r0, r2
  406188:	4a05      	ldr	r2, [pc, #20]	; (4061a0 <_sbrk+0x2c>)
  40618a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40618c:	4618      	mov	r0, r3
  40618e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  406190:	4a05      	ldr	r2, [pc, #20]	; (4061a8 <_sbrk+0x34>)
  406192:	4b03      	ldr	r3, [pc, #12]	; (4061a0 <_sbrk+0x2c>)
  406194:	601a      	str	r2, [r3, #0]
  406196:	e7f0      	b.n	40617a <_sbrk+0x6>
		return (caddr_t) -1;	
  406198:	f04f 30ff 	mov.w	r0, #4294967295
}
  40619c:	4770      	bx	lr
  40619e:	bf00      	nop
  4061a0:	2040c3dc 	.word	0x2040c3dc
  4061a4:	2045fffc 	.word	0x2045fffc
  4061a8:	2040eea8 	.word	0x2040eea8

004061ac <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4061ac:	f04f 30ff 	mov.w	r0, #4294967295
  4061b0:	4770      	bx	lr

004061b2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4061b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4061b6:	604b      	str	r3, [r1, #4]

	return 0;
}
  4061b8:	2000      	movs	r0, #0
  4061ba:	4770      	bx	lr

004061bc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4061bc:	2001      	movs	r0, #1
  4061be:	4770      	bx	lr

004061c0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4061c0:	2000      	movs	r0, #0
  4061c2:	4770      	bx	lr

004061c4 <AFEC_Temp_callback>:
	afec->AFEC_CSELR = afec_ch;
  4061c4:	4b04      	ldr	r3, [pc, #16]	; (4061d8 <AFEC_Temp_callback+0x14>)
  4061c6:	2205      	movs	r2, #5
  4061c8:	665a      	str	r2, [r3, #100]	; 0x64
	return afec->AFEC_CDR;
  4061ca:	6e9a      	ldr	r2, [r3, #104]	; 0x68
}


static void AFEC_Temp_callback(void)
{
	g_ul_value = afec_channel_get_value(AFEC0, AFEC_CHANNEL_TEMP_SENSOR);
  4061cc:	4b03      	ldr	r3, [pc, #12]	; (4061dc <AFEC_Temp_callback+0x18>)
  4061ce:	601a      	str	r2, [r3, #0]
	is_conversion_done = true;
  4061d0:	2201      	movs	r2, #1
  4061d2:	4b03      	ldr	r3, [pc, #12]	; (4061e0 <AFEC_Temp_callback+0x1c>)
  4061d4:	701a      	strb	r2, [r3, #0]
  4061d6:	4770      	bx	lr
  4061d8:	4003c000 	.word	0x4003c000
  4061dc:	2040c3e0 	.word	0x2040c3e0
  4061e0:	2040c964 	.word	0x2040c964

004061e4 <resolve_cb>:
 * \param[in] hostIp Server IP.
 *
 * \return None.
 */
static void resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
  4061e4:	b510      	push	{r4, lr}
  4061e6:	b082      	sub	sp, #8
	gu32HostIp = hostIp;
  4061e8:	4b07      	ldr	r3, [pc, #28]	; (406208 <resolve_cb+0x24>)
  4061ea:	6019      	str	r1, [r3, #0]
	gbHostIpByName = true;
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
  4061ec:	0e0b      	lsrs	r3, r1, #24
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
  4061ee:	9301      	str	r3, [sp, #4]
  4061f0:	f3c1 4307 	ubfx	r3, r1, #16, #8
  4061f4:	9300      	str	r3, [sp, #0]
  4061f6:	f3c1 2307 	ubfx	r3, r1, #8, #8
  4061fa:	b2ca      	uxtb	r2, r1
  4061fc:	4601      	mov	r1, r0
  4061fe:	4803      	ldr	r0, [pc, #12]	; (40620c <resolve_cb+0x28>)
  406200:	4c03      	ldr	r4, [pc, #12]	; (406210 <resolve_cb+0x2c>)
  406202:	47a0      	blx	r4
}
  406204:	b002      	add	sp, #8
  406206:	bd10      	pop	{r4, pc}
  406208:	2040c960 	.word	0x2040c960
  40620c:	0040d8ec 	.word	0x0040d8ec
  406210:	00407719 	.word	0x00407719

00406214 <jsoneq>:
static int jsoneq(const char *json, jsmntok_t *tok, const char *s) {
  406214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (tok->type == JSMN_STRING && (int) strlen(s) == tok->end - tok->start &&
  406216:	780b      	ldrb	r3, [r1, #0]
  406218:	2b03      	cmp	r3, #3
  40621a:	d114      	bne.n	406246 <jsoneq+0x32>
  40621c:	4615      	mov	r5, r2
  40621e:	460c      	mov	r4, r1
  406220:	4606      	mov	r6, r0
  406222:	4610      	mov	r0, r2
  406224:	4b0b      	ldr	r3, [pc, #44]	; (406254 <jsoneq+0x40>)
  406226:	4798      	blx	r3
  406228:	6867      	ldr	r7, [r4, #4]
  40622a:	68a3      	ldr	r3, [r4, #8]
  40622c:	1bdb      	subs	r3, r3, r7
  40622e:	4298      	cmp	r0, r3
  406230:	d10c      	bne.n	40624c <jsoneq+0x38>
			strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
  406232:	4602      	mov	r2, r0
  406234:	4629      	mov	r1, r5
  406236:	19f0      	adds	r0, r6, r7
  406238:	4b07      	ldr	r3, [pc, #28]	; (406258 <jsoneq+0x44>)
  40623a:	4798      	blx	r3
	if (tok->type == JSMN_STRING && (int) strlen(s) == tok->end - tok->start &&
  40623c:	3000      	adds	r0, #0
  40623e:	bf18      	it	ne
  406240:	2001      	movne	r0, #1
  406242:	4240      	negs	r0, r0
  406244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return -1;
  406246:	f04f 30ff 	mov.w	r0, #4294967295
  40624a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40624c:	f04f 30ff 	mov.w	r0, #4294967295
}
  406250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406252:	bf00      	nop
  406254:	00407e41 	.word	0x00407e41
  406258:	00407f1d 	.word	0x00407f1d

0040625c <wifi_cb>:
 * \param[in] pvMsg A pointer to a buffer containing the notification parameters.
 *
 * \return None.
 */
static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
  40625c:	b510      	push	{r4, lr}
  40625e:	b082      	sub	sp, #8
	switch (u8MsgType) {
  406260:	282c      	cmp	r0, #44	; 0x2c
  406262:	d003      	beq.n	40626c <wifi_cb+0x10>
  406264:	2832      	cmp	r0, #50	; 0x32
  406266:	d013      	beq.n	406290 <wifi_cb+0x34>
	default:
	{
		break;
	}
	}
}
  406268:	b002      	add	sp, #8
  40626a:	bd10      	pop	{r4, pc}
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
  40626c:	780b      	ldrb	r3, [r1, #0]
  40626e:	2b01      	cmp	r3, #1
  406270:	d008      	beq.n	406284 <wifi_cb+0x28>
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
  406272:	2b00      	cmp	r3, #0
  406274:	d1f8      	bne.n	406268 <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
  406276:	480d      	ldr	r0, [pc, #52]	; (4062ac <wifi_cb+0x50>)
  406278:	4b0d      	ldr	r3, [pc, #52]	; (4062b0 <wifi_cb+0x54>)
  40627a:	4798      	blx	r3
 			wifi_connected = 0;
  40627c:	2200      	movs	r2, #0
  40627e:	4b0d      	ldr	r3, [pc, #52]	; (4062b4 <wifi_cb+0x58>)
  406280:	701a      	strb	r2, [r3, #0]
  406282:	e7f1      	b.n	406268 <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
  406284:	480c      	ldr	r0, [pc, #48]	; (4062b8 <wifi_cb+0x5c>)
  406286:	4b0a      	ldr	r3, [pc, #40]	; (4062b0 <wifi_cb+0x54>)
  406288:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
  40628a:	4b0c      	ldr	r3, [pc, #48]	; (4062bc <wifi_cb+0x60>)
  40628c:	4798      	blx	r3
  40628e:	e7eb      	b.n	406268 <wifi_cb+0xc>
		printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
  406290:	788b      	ldrb	r3, [r1, #2]
  406292:	784a      	ldrb	r2, [r1, #1]
  406294:	7808      	ldrb	r0, [r1, #0]
  406296:	78c9      	ldrb	r1, [r1, #3]
  406298:	9100      	str	r1, [sp, #0]
  40629a:	4601      	mov	r1, r0
  40629c:	4808      	ldr	r0, [pc, #32]	; (4062c0 <wifi_cb+0x64>)
  40629e:	4c09      	ldr	r4, [pc, #36]	; (4062c4 <wifi_cb+0x68>)
  4062a0:	47a0      	blx	r4
		wifi_connected = M2M_WIFI_CONNECTED;
  4062a2:	2201      	movs	r2, #1
  4062a4:	4b03      	ldr	r3, [pc, #12]	; (4062b4 <wifi_cb+0x58>)
  4062a6:	701a      	strb	r2, [r3, #0]
}
  4062a8:	e7de      	b.n	406268 <wifi_cb+0xc>
  4062aa:	bf00      	nop
  4062ac:	0040dab4 	.word	0x0040dab4
  4062b0:	004077f1 	.word	0x004077f1
  4062b4:	2040c965 	.word	0x2040c965
  4062b8:	0040da94 	.word	0x0040da94
  4062bc:	00403a81 	.word	0x00403a81
  4062c0:	0040dad4 	.word	0x0040dad4
  4062c4:	00407719 	.word	0x00407719

004062c8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4062c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4062ca:	b083      	sub	sp, #12
  4062cc:	4605      	mov	r5, r0
  4062ce:	460c      	mov	r4, r1
	uint32_t val = 0;
  4062d0:	2300      	movs	r3, #0
  4062d2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4062d4:	4b2a      	ldr	r3, [pc, #168]	; (406380 <usart_serial_getchar+0xb8>)
  4062d6:	4298      	cmp	r0, r3
  4062d8:	d013      	beq.n	406302 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4062da:	4b2a      	ldr	r3, [pc, #168]	; (406384 <usart_serial_getchar+0xbc>)
  4062dc:	4298      	cmp	r0, r3
  4062de:	d018      	beq.n	406312 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4062e0:	4b29      	ldr	r3, [pc, #164]	; (406388 <usart_serial_getchar+0xc0>)
  4062e2:	4298      	cmp	r0, r3
  4062e4:	d01d      	beq.n	406322 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4062e6:	4b29      	ldr	r3, [pc, #164]	; (40638c <usart_serial_getchar+0xc4>)
  4062e8:	429d      	cmp	r5, r3
  4062ea:	d022      	beq.n	406332 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4062ec:	4b28      	ldr	r3, [pc, #160]	; (406390 <usart_serial_getchar+0xc8>)
  4062ee:	429d      	cmp	r5, r3
  4062f0:	d027      	beq.n	406342 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4062f2:	4b28      	ldr	r3, [pc, #160]	; (406394 <usart_serial_getchar+0xcc>)
  4062f4:	429d      	cmp	r5, r3
  4062f6:	d02e      	beq.n	406356 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  4062f8:	4b27      	ldr	r3, [pc, #156]	; (406398 <usart_serial_getchar+0xd0>)
  4062fa:	429d      	cmp	r5, r3
  4062fc:	d035      	beq.n	40636a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4062fe:	b003      	add	sp, #12
  406300:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  406302:	461f      	mov	r7, r3
  406304:	4e25      	ldr	r6, [pc, #148]	; (40639c <usart_serial_getchar+0xd4>)
  406306:	4621      	mov	r1, r4
  406308:	4638      	mov	r0, r7
  40630a:	47b0      	blx	r6
  40630c:	2800      	cmp	r0, #0
  40630e:	d1fa      	bne.n	406306 <usart_serial_getchar+0x3e>
  406310:	e7e9      	b.n	4062e6 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  406312:	461f      	mov	r7, r3
  406314:	4e21      	ldr	r6, [pc, #132]	; (40639c <usart_serial_getchar+0xd4>)
  406316:	4621      	mov	r1, r4
  406318:	4638      	mov	r0, r7
  40631a:	47b0      	blx	r6
  40631c:	2800      	cmp	r0, #0
  40631e:	d1fa      	bne.n	406316 <usart_serial_getchar+0x4e>
  406320:	e7e4      	b.n	4062ec <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  406322:	461f      	mov	r7, r3
  406324:	4e1d      	ldr	r6, [pc, #116]	; (40639c <usart_serial_getchar+0xd4>)
  406326:	4621      	mov	r1, r4
  406328:	4638      	mov	r0, r7
  40632a:	47b0      	blx	r6
  40632c:	2800      	cmp	r0, #0
  40632e:	d1fa      	bne.n	406326 <usart_serial_getchar+0x5e>
  406330:	e7df      	b.n	4062f2 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  406332:	461f      	mov	r7, r3
  406334:	4e19      	ldr	r6, [pc, #100]	; (40639c <usart_serial_getchar+0xd4>)
  406336:	4621      	mov	r1, r4
  406338:	4638      	mov	r0, r7
  40633a:	47b0      	blx	r6
  40633c:	2800      	cmp	r0, #0
  40633e:	d1fa      	bne.n	406336 <usart_serial_getchar+0x6e>
  406340:	e7da      	b.n	4062f8 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  406342:	461e      	mov	r6, r3
  406344:	4d16      	ldr	r5, [pc, #88]	; (4063a0 <usart_serial_getchar+0xd8>)
  406346:	a901      	add	r1, sp, #4
  406348:	4630      	mov	r0, r6
  40634a:	47a8      	blx	r5
  40634c:	2800      	cmp	r0, #0
  40634e:	d1fa      	bne.n	406346 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  406350:	9b01      	ldr	r3, [sp, #4]
  406352:	7023      	strb	r3, [r4, #0]
  406354:	e7d3      	b.n	4062fe <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  406356:	461e      	mov	r6, r3
  406358:	4d11      	ldr	r5, [pc, #68]	; (4063a0 <usart_serial_getchar+0xd8>)
  40635a:	a901      	add	r1, sp, #4
  40635c:	4630      	mov	r0, r6
  40635e:	47a8      	blx	r5
  406360:	2800      	cmp	r0, #0
  406362:	d1fa      	bne.n	40635a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  406364:	9b01      	ldr	r3, [sp, #4]
  406366:	7023      	strb	r3, [r4, #0]
  406368:	e7c9      	b.n	4062fe <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40636a:	461e      	mov	r6, r3
  40636c:	4d0c      	ldr	r5, [pc, #48]	; (4063a0 <usart_serial_getchar+0xd8>)
  40636e:	a901      	add	r1, sp, #4
  406370:	4630      	mov	r0, r6
  406372:	47a8      	blx	r5
  406374:	2800      	cmp	r0, #0
  406376:	d1fa      	bne.n	40636e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  406378:	9b01      	ldr	r3, [sp, #4]
  40637a:	7023      	strb	r3, [r4, #0]
}
  40637c:	e7bf      	b.n	4062fe <usart_serial_getchar+0x36>
  40637e:	bf00      	nop
  406380:	400e0800 	.word	0x400e0800
  406384:	400e0a00 	.word	0x400e0a00
  406388:	400e1a00 	.word	0x400e1a00
  40638c:	400e1c00 	.word	0x400e1c00
  406390:	40024000 	.word	0x40024000
  406394:	40028000 	.word	0x40028000
  406398:	4002c000 	.word	0x4002c000
  40639c:	00405e07 	.word	0x00405e07
  4063a0:	00405f13 	.word	0x00405f13

004063a4 <usart_serial_putchar>:
{
  4063a4:	b570      	push	{r4, r5, r6, lr}
  4063a6:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4063a8:	4b2a      	ldr	r3, [pc, #168]	; (406454 <usart_serial_putchar+0xb0>)
  4063aa:	4298      	cmp	r0, r3
  4063ac:	d013      	beq.n	4063d6 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4063ae:	4b2a      	ldr	r3, [pc, #168]	; (406458 <usart_serial_putchar+0xb4>)
  4063b0:	4298      	cmp	r0, r3
  4063b2:	d019      	beq.n	4063e8 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4063b4:	4b29      	ldr	r3, [pc, #164]	; (40645c <usart_serial_putchar+0xb8>)
  4063b6:	4298      	cmp	r0, r3
  4063b8:	d01f      	beq.n	4063fa <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4063ba:	4b29      	ldr	r3, [pc, #164]	; (406460 <usart_serial_putchar+0xbc>)
  4063bc:	4298      	cmp	r0, r3
  4063be:	d025      	beq.n	40640c <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4063c0:	4b28      	ldr	r3, [pc, #160]	; (406464 <usart_serial_putchar+0xc0>)
  4063c2:	4298      	cmp	r0, r3
  4063c4:	d02b      	beq.n	40641e <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4063c6:	4b28      	ldr	r3, [pc, #160]	; (406468 <usart_serial_putchar+0xc4>)
  4063c8:	4298      	cmp	r0, r3
  4063ca:	d031      	beq.n	406430 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4063cc:	4b27      	ldr	r3, [pc, #156]	; (40646c <usart_serial_putchar+0xc8>)
  4063ce:	4298      	cmp	r0, r3
  4063d0:	d037      	beq.n	406442 <usart_serial_putchar+0x9e>
	return 0;
  4063d2:	2000      	movs	r0, #0
}
  4063d4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4063d6:	461e      	mov	r6, r3
  4063d8:	4d25      	ldr	r5, [pc, #148]	; (406470 <usart_serial_putchar+0xcc>)
  4063da:	4621      	mov	r1, r4
  4063dc:	4630      	mov	r0, r6
  4063de:	47a8      	blx	r5
  4063e0:	2800      	cmp	r0, #0
  4063e2:	d1fa      	bne.n	4063da <usart_serial_putchar+0x36>
		return 1;
  4063e4:	2001      	movs	r0, #1
  4063e6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4063e8:	461e      	mov	r6, r3
  4063ea:	4d21      	ldr	r5, [pc, #132]	; (406470 <usart_serial_putchar+0xcc>)
  4063ec:	4621      	mov	r1, r4
  4063ee:	4630      	mov	r0, r6
  4063f0:	47a8      	blx	r5
  4063f2:	2800      	cmp	r0, #0
  4063f4:	d1fa      	bne.n	4063ec <usart_serial_putchar+0x48>
		return 1;
  4063f6:	2001      	movs	r0, #1
  4063f8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4063fa:	461e      	mov	r6, r3
  4063fc:	4d1c      	ldr	r5, [pc, #112]	; (406470 <usart_serial_putchar+0xcc>)
  4063fe:	4621      	mov	r1, r4
  406400:	4630      	mov	r0, r6
  406402:	47a8      	blx	r5
  406404:	2800      	cmp	r0, #0
  406406:	d1fa      	bne.n	4063fe <usart_serial_putchar+0x5a>
		return 1;
  406408:	2001      	movs	r0, #1
  40640a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40640c:	461e      	mov	r6, r3
  40640e:	4d18      	ldr	r5, [pc, #96]	; (406470 <usart_serial_putchar+0xcc>)
  406410:	4621      	mov	r1, r4
  406412:	4630      	mov	r0, r6
  406414:	47a8      	blx	r5
  406416:	2800      	cmp	r0, #0
  406418:	d1fa      	bne.n	406410 <usart_serial_putchar+0x6c>
		return 1;
  40641a:	2001      	movs	r0, #1
  40641c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40641e:	461e      	mov	r6, r3
  406420:	4d14      	ldr	r5, [pc, #80]	; (406474 <usart_serial_putchar+0xd0>)
  406422:	4621      	mov	r1, r4
  406424:	4630      	mov	r0, r6
  406426:	47a8      	blx	r5
  406428:	2800      	cmp	r0, #0
  40642a:	d1fa      	bne.n	406422 <usart_serial_putchar+0x7e>
		return 1;
  40642c:	2001      	movs	r0, #1
  40642e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  406430:	461e      	mov	r6, r3
  406432:	4d10      	ldr	r5, [pc, #64]	; (406474 <usart_serial_putchar+0xd0>)
  406434:	4621      	mov	r1, r4
  406436:	4630      	mov	r0, r6
  406438:	47a8      	blx	r5
  40643a:	2800      	cmp	r0, #0
  40643c:	d1fa      	bne.n	406434 <usart_serial_putchar+0x90>
		return 1;
  40643e:	2001      	movs	r0, #1
  406440:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  406442:	461e      	mov	r6, r3
  406444:	4d0b      	ldr	r5, [pc, #44]	; (406474 <usart_serial_putchar+0xd0>)
  406446:	4621      	mov	r1, r4
  406448:	4630      	mov	r0, r6
  40644a:	47a8      	blx	r5
  40644c:	2800      	cmp	r0, #0
  40644e:	d1fa      	bne.n	406446 <usart_serial_putchar+0xa2>
		return 1;
  406450:	2001      	movs	r0, #1
  406452:	bd70      	pop	{r4, r5, r6, pc}
  406454:	400e0800 	.word	0x400e0800
  406458:	400e0a00 	.word	0x400e0a00
  40645c:	400e1a00 	.word	0x400e1a00
  406460:	400e1c00 	.word	0x400e1c00
  406464:	40024000 	.word	0x40024000
  406468:	40028000 	.word	0x40028000
  40646c:	4002c000 	.word	0x4002c000
  406470:	00405df5 	.word	0x00405df5
  406474:	00405efd 	.word	0x00405efd

00406478 <TC0_Handler>:
void TC0_Handler(void){
  406478:	b500      	push	{lr}
  40647a:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  40647c:	2100      	movs	r1, #0
  40647e:	4804      	ldr	r0, [pc, #16]	; (406490 <TC0_Handler+0x18>)
  406480:	4b04      	ldr	r3, [pc, #16]	; (406494 <TC0_Handler+0x1c>)
  406482:	4798      	blx	r3
  406484:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
  406486:	9b01      	ldr	r3, [sp, #4]
}
  406488:	b003      	add	sp, #12
  40648a:	f85d fb04 	ldr.w	pc, [sp], #4
  40648e:	bf00      	nop
  406490:	4000c000 	.word	0x4000c000
  406494:	00405d7d 	.word	0x00405d7d

00406498 <TC_init>:
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  406498:	b5f0      	push	{r4, r5, r6, r7, lr}
  40649a:	b085      	sub	sp, #20
  40649c:	4604      	mov	r4, r0
  40649e:	460e      	mov	r6, r1
  4064a0:	4615      	mov	r5, r2
  4064a2:	461f      	mov	r7, r3
	pmc_enable_periph_clk(ID_TC);
  4064a4:	4608      	mov	r0, r1
  4064a6:	4b18      	ldr	r3, [pc, #96]	; (406508 <TC_init+0x70>)
  4064a8:	4798      	blx	r3
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4064aa:	4918      	ldr	r1, [pc, #96]	; (40650c <TC_init+0x74>)
  4064ac:	9100      	str	r1, [sp, #0]
  4064ae:	ab02      	add	r3, sp, #8
  4064b0:	aa03      	add	r2, sp, #12
  4064b2:	4638      	mov	r0, r7
  4064b4:	4f16      	ldr	r7, [pc, #88]	; (406510 <TC_init+0x78>)
  4064b6:	47b8      	blx	r7
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  4064b8:	9a02      	ldr	r2, [sp, #8]
  4064ba:	f442 221c 	orr.w	r2, r2, #638976	; 0x9c000
  4064be:	4629      	mov	r1, r5
  4064c0:	4620      	mov	r0, r4
  4064c2:	4b14      	ldr	r3, [pc, #80]	; (406514 <TC_init+0x7c>)
  4064c4:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, 2*65532/3);
  4064c6:	f64a 22a8 	movw	r2, #43688	; 0xaaa8
  4064ca:	4629      	mov	r1, r5
  4064cc:	4620      	mov	r0, r4
  4064ce:	4b12      	ldr	r3, [pc, #72]	; (406518 <TC_init+0x80>)
  4064d0:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, 3*65532/3);
  4064d2:	f64f 72fc 	movw	r2, #65532	; 0xfffc
  4064d6:	4629      	mov	r1, r5
  4064d8:	4620      	mov	r0, r4
  4064da:	4b10      	ldr	r3, [pc, #64]	; (40651c <TC_init+0x84>)
  4064dc:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4064de:	b273      	sxtb	r3, r6
  4064e0:	095b      	lsrs	r3, r3, #5
  4064e2:	f006 061f 	and.w	r6, r6, #31
  4064e6:	2201      	movs	r2, #1
  4064e8:	fa02 f606 	lsl.w	r6, r2, r6
  4064ec:	4a0c      	ldr	r2, [pc, #48]	; (406520 <TC_init+0x88>)
  4064ee:	f842 6023 	str.w	r6, [r2, r3, lsl #2]
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4064f2:	2210      	movs	r2, #16
  4064f4:	4629      	mov	r1, r5
  4064f6:	4620      	mov	r0, r4
  4064f8:	4b0a      	ldr	r3, [pc, #40]	; (406524 <TC_init+0x8c>)
  4064fa:	4798      	blx	r3
	tc_start(TC, TC_CHANNEL);
  4064fc:	4629      	mov	r1, r5
  4064fe:	4620      	mov	r0, r4
  406500:	4b09      	ldr	r3, [pc, #36]	; (406528 <TC_init+0x90>)
  406502:	4798      	blx	r3
}
  406504:	b005      	add	sp, #20
  406506:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406508:	00405b9d 	.word	0x00405b9d
  40650c:	11e1a300 	.word	0x11e1a300
  406510:	00405d85 	.word	0x00405d85
  406514:	00405d43 	.word	0x00405d43
  406518:	00405d65 	.word	0x00405d65
  40651c:	00405d6d 	.word	0x00405d6d
  406520:	e000e100 	.word	0xe000e100
  406524:	00405d75 	.word	0x00405d75
  406528:	00405d5d 	.word	0x00405d5d

0040652c <vApplicationStackOverflowHook>:
{
  40652c:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40652e:	460a      	mov	r2, r1
  406530:	4601      	mov	r1, r0
  406532:	4802      	ldr	r0, [pc, #8]	; (40653c <vApplicationStackOverflowHook+0x10>)
  406534:	4b02      	ldr	r3, [pc, #8]	; (406540 <vApplicationStackOverflowHook+0x14>)
  406536:	4798      	blx	r3
  406538:	e7fe      	b.n	406538 <vApplicationStackOverflowHook+0xc>
  40653a:	bf00      	nop
  40653c:	0040da7c 	.word	0x0040da7c
  406540:	00407719 	.word	0x00407719

00406544 <vApplicationTickHook>:
{
  406544:	4770      	bx	lr

00406546 <vApplicationMallocFailedHook>:
  406546:	f04f 0380 	mov.w	r3, #128	; 0x80
  40654a:	b672      	cpsid	i
  40654c:	f383 8811 	msr	BASEPRI, r3
  406550:	f3bf 8f6f 	isb	sy
  406554:	f3bf 8f4f 	dsb	sy
  406558:	b662      	cpsie	i
  40655a:	e7fe      	b.n	40655a <vApplicationMallocFailedHook+0x14>

0040655c <inet_aton>:
{
  40655c:	b4f0      	push	{r4, r5, r6, r7}
  40655e:	3801      	subs	r0, #1
  register u_long acc = 0, addr = 0;
  406560:	2400      	movs	r4, #0
  406562:	4622      	mov	r2, r4
  int dots = 0;
  406564:	4625      	mov	r5, r4
	        acc = 0;
  406566:	4626      	mov	r6, r4
  406568:	e011      	b.n	40658e <inet_aton+0x32>
	  switch (cc) {
  40656a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
  40656e:	2f09      	cmp	r7, #9
  406570:	d814      	bhi.n	40659c <inet_aton+0x40>
	        acc = acc * 10 + (cc - '0');
  406572:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  406576:	eb07 0242 	add.w	r2, r7, r2, lsl #1
	        break;
  40657a:	e007      	b.n	40658c <inet_aton+0x30>
	        if (++dots > 3) {
  40657c:	3501      	adds	r5, #1
  40657e:	2d03      	cmp	r5, #3
  406580:	dc24      	bgt.n	4065cc <inet_aton+0x70>
	        if (acc > 255) {
  406582:	2aff      	cmp	r2, #255	; 0xff
  406584:	d824      	bhi.n	4065d0 <inet_aton+0x74>
	        addr = addr << 8 | acc;
  406586:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
	        acc = 0;
  40658a:	4632      	mov	r2, r6
  } while (*cp++) ;
  40658c:	b14b      	cbz	r3, 4065a2 <inet_aton+0x46>
	  register char cc = *cp;
  40658e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
	  switch (cc) {
  406592:	2b2e      	cmp	r3, #46	; 0x2e
  406594:	d0f2      	beq.n	40657c <inet_aton+0x20>
  406596:	d8e8      	bhi.n	40656a <inet_aton+0xe>
  406598:	2b00      	cmp	r3, #0
  40659a:	d0f2      	beq.n	406582 <inet_aton+0x26>
	        return 0;
  40659c:	2000      	movs	r0, #0
}
  40659e:	bcf0      	pop	{r4, r5, r6, r7}
  4065a0:	4770      	bx	lr
  if (dots < 3) {
  4065a2:	2d02      	cmp	r5, #2
  4065a4:	dc03      	bgt.n	4065ae <inet_aton+0x52>
	  addr <<= 8 * (3 - dots) ;
  4065a6:	f1c5 0303 	rsb	r3, r5, #3
  4065aa:	00db      	lsls	r3, r3, #3
  4065ac:	409c      	lsls	r4, r3
  if (ap) {
  4065ae:	b189      	cbz	r1, 4065d4 <inet_aton+0x78>
	  ap->s_addr = _htonl(addr);
  4065b0:	0e23      	lsrs	r3, r4, #24
  4065b2:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
  4065b6:	0222      	lsls	r2, r4, #8
  4065b8:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
  4065bc:	431a      	orrs	r2, r3
  4065be:	0a23      	lsrs	r3, r4, #8
  4065c0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  4065c4:	4313      	orrs	r3, r2
  4065c6:	600b      	str	r3, [r1, #0]
  return 1;    
  4065c8:	2001      	movs	r0, #1
  4065ca:	e7e8      	b.n	40659e <inet_aton+0x42>
		    return 0;
  4065cc:	2000      	movs	r0, #0
  4065ce:	e7e6      	b.n	40659e <inet_aton+0x42>
		    return 0;
  4065d0:	2000      	movs	r0, #0
  4065d2:	e7e4      	b.n	40659e <inet_aton+0x42>
  return 1;    
  4065d4:	2001      	movs	r0, #1
  4065d6:	e7e2      	b.n	40659e <inet_aton+0x42>

004065d8 <task_wifi>:
	}
}



static void task_wifi(void *pvParameters) {
  4065d8:	b570      	push	{r4, r5, r6, lr}
  4065da:	b08c      	sub	sp, #48	; 0x30
	uint8_t mac_addr[6];
	uint8_t u8IsMacAddrValid;
	struct sockaddr_in addr_in;
	
	/* Initialize the BSP. */
	nm_bsp_init();
  4065dc:	4b33      	ldr	r3, [pc, #204]	; (4066ac <task_wifi+0xd4>)
  4065de:	4798      	blx	r3
	
	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
  4065e0:	2300      	movs	r3, #0
  4065e2:	9307      	str	r3, [sp, #28]
  4065e4:	9308      	str	r3, [sp, #32]
  4065e6:	9309      	str	r3, [sp, #36]	; 0x24
  4065e8:	930a      	str	r3, [sp, #40]	; 0x28
  4065ea:	930b      	str	r3, [sp, #44]	; 0x2c

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_cb;
  4065ec:	4b30      	ldr	r3, [pc, #192]	; (4066b0 <task_wifi+0xd8>)
  4065ee:	9306      	str	r3, [sp, #24]
	ret = m2m_wifi_init(&param);
  4065f0:	a806      	add	r0, sp, #24
  4065f2:	4b30      	ldr	r3, [pc, #192]	; (4066b4 <task_wifi+0xdc>)
  4065f4:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4065f6:	b120      	cbz	r0, 406602 <task_wifi+0x2a>
  4065f8:	4601      	mov	r1, r0
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
  4065fa:	482f      	ldr	r0, [pc, #188]	; (4066b8 <task_wifi+0xe0>)
  4065fc:	4b2f      	ldr	r3, [pc, #188]	; (4066bc <task_wifi+0xe4>)
  4065fe:	4798      	blx	r3
  406600:	e7fe      	b.n	406600 <task_wifi+0x28>
		while (1) {
		}
	}
	
	/* Initialize socket module. */
	socketInit();
  406602:	4b2f      	ldr	r3, [pc, #188]	; (4066c0 <task_wifi+0xe8>)
  406604:	4798      	blx	r3

	/* Register socket callback function. */
	registerSocketCallback(socket_cb, resolve_cb);
  406606:	492f      	ldr	r1, [pc, #188]	; (4066c4 <task_wifi+0xec>)
  406608:	482f      	ldr	r0, [pc, #188]	; (4066c8 <task_wifi+0xf0>)
  40660a:	4b30      	ldr	r3, [pc, #192]	; (4066cc <task_wifi+0xf4>)
  40660c:	4798      	blx	r3

	/* Connect to router. */
	printf("main: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
  40660e:	4d30      	ldr	r5, [pc, #192]	; (4066d0 <task_wifi+0xf8>)
  406610:	4629      	mov	r1, r5
  406612:	4830      	ldr	r0, [pc, #192]	; (4066d4 <task_wifi+0xfc>)
  406614:	4c29      	ldr	r4, [pc, #164]	; (4066bc <task_wifi+0xe4>)
  406616:	47a0      	blx	r4
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
  406618:	23ff      	movs	r3, #255	; 0xff
  40661a:	9300      	str	r3, [sp, #0]
  40661c:	4b2e      	ldr	r3, [pc, #184]	; (4066d8 <task_wifi+0x100>)
  40661e:	2202      	movs	r2, #2
  406620:	2106      	movs	r1, #6
  406622:	4628      	mov	r0, r5
  406624:	4d2d      	ldr	r5, [pc, #180]	; (4066dc <task_wifi+0x104>)
  406626:	47a8      	blx	r5

	addr_in.sin_family = AF_INET;
  406628:	2302      	movs	r3, #2
  40662a:	f8ad 3008 	strh.w	r3, [sp, #8]
	addr_in.sin_port = _htons(MAIN_SERVER_PORT);
  40662e:	f648 0313 	movw	r3, #34835	; 0x8813
  406632:	f8ad 300a 	strh.w	r3, [sp, #10]
	inet_aton(MAIN_SERVER_NAME, &addr_in.sin_addr);
  406636:	a903      	add	r1, sp, #12
  406638:	4829      	ldr	r0, [pc, #164]	; (4066e0 <task_wifi+0x108>)
  40663a:	4b2a      	ldr	r3, [pc, #168]	; (4066e4 <task_wifi+0x10c>)
  40663c:	4798      	blx	r3
	printf("Inet aton : %d", addr_in.sin_addr);
  40663e:	9903      	ldr	r1, [sp, #12]
  406640:	4829      	ldr	r0, [pc, #164]	; (4066e8 <task_wifi+0x110>)
  406642:	47a0      	blx	r4
	
  while(1){
	  m2m_wifi_handle_events(NULL);
  406644:	4d29      	ldr	r5, [pc, #164]	; (4066ec <task_wifi+0x114>)

	  if (wifi_connected == M2M_WIFI_CONNECTED) {
  406646:	4c2a      	ldr	r4, [pc, #168]	; (4066f0 <task_wifi+0x118>)
		  /* Open client socket. */
		  if (tcp_client_socket < 0) {
  406648:	4e2a      	ldr	r6, [pc, #168]	; (4066f4 <task_wifi+0x11c>)
  40664a:	e002      	b.n	406652 <task_wifi+0x7a>
			  printf("socket init \n");
			  if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
				  printf("main: failed to create TCP client socket error!\r\n");
  40664c:	482a      	ldr	r0, [pc, #168]	; (4066f8 <task_wifi+0x120>)
  40664e:	4b2b      	ldr	r3, [pc, #172]	; (4066fc <task_wifi+0x124>)
  406650:	4798      	blx	r3
	  m2m_wifi_handle_events(NULL);
  406652:	2000      	movs	r0, #0
  406654:	47a8      	blx	r5
	  if (wifi_connected == M2M_WIFI_CONNECTED) {
  406656:	7823      	ldrb	r3, [r4, #0]
  406658:	2b01      	cmp	r3, #1
  40665a:	d1fa      	bne.n	406652 <task_wifi+0x7a>
		  if (tcp_client_socket < 0) {
  40665c:	f996 3000 	ldrsb.w	r3, [r6]
  406660:	2b00      	cmp	r3, #0
  406662:	daf6      	bge.n	406652 <task_wifi+0x7a>
			  printf("socket init \n");
  406664:	4826      	ldr	r0, [pc, #152]	; (406700 <task_wifi+0x128>)
  406666:	4b25      	ldr	r3, [pc, #148]	; (4066fc <task_wifi+0x124>)
  406668:	4798      	blx	r3
			  if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
  40666a:	2200      	movs	r2, #0
  40666c:	2101      	movs	r1, #1
  40666e:	2002      	movs	r0, #2
  406670:	4b24      	ldr	r3, [pc, #144]	; (406704 <task_wifi+0x12c>)
  406672:	4798      	blx	r3
  406674:	7030      	strb	r0, [r6, #0]
  406676:	2800      	cmp	r0, #0
  406678:	dbe8      	blt.n	40664c <task_wifi+0x74>
				  continue;
			  }

			  /* Connect server */
			  printf("socket connecting\n");
  40667a:	4823      	ldr	r0, [pc, #140]	; (406708 <task_wifi+0x130>)
  40667c:	4b1f      	ldr	r3, [pc, #124]	; (4066fc <task_wifi+0x124>)
  40667e:	4798      	blx	r3
			  
			  if (connect(tcp_client_socket, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in)) != SOCK_ERR_NO_ERROR) {
  406680:	2210      	movs	r2, #16
  406682:	a902      	add	r1, sp, #8
  406684:	f996 0000 	ldrsb.w	r0, [r6]
  406688:	4b20      	ldr	r3, [pc, #128]	; (40670c <task_wifi+0x134>)
  40668a:	4798      	blx	r3
  40668c:	b918      	cbnz	r0, 406696 <task_wifi+0xbe>
				  close(tcp_client_socket);
				  tcp_client_socket = -1;
				  printf("error\n");
				  }else{
				  gbTcpConnection = true;
  40668e:	2201      	movs	r2, #1
  406690:	4b1f      	ldr	r3, [pc, #124]	; (406710 <task_wifi+0x138>)
  406692:	701a      	strb	r2, [r3, #0]
  406694:	e7dd      	b.n	406652 <task_wifi+0x7a>
				  close(tcp_client_socket);
  406696:	f996 0000 	ldrsb.w	r0, [r6]
  40669a:	4b1e      	ldr	r3, [pc, #120]	; (406714 <task_wifi+0x13c>)
  40669c:	4798      	blx	r3
				  tcp_client_socket = -1;
  40669e:	23ff      	movs	r3, #255	; 0xff
  4066a0:	7033      	strb	r3, [r6, #0]
				  printf("error\n");
  4066a2:	481d      	ldr	r0, [pc, #116]	; (406718 <task_wifi+0x140>)
  4066a4:	4b15      	ldr	r3, [pc, #84]	; (4066fc <task_wifi+0x124>)
  4066a6:	4798      	blx	r3
  4066a8:	e7d3      	b.n	406652 <task_wifi+0x7a>
  4066aa:	bf00      	nop
  4066ac:	00402845 	.word	0x00402845
  4066b0:	0040625d 	.word	0x0040625d
  4066b4:	004036e9 	.word	0x004036e9
  4066b8:	0040d99c 	.word	0x0040d99c
  4066bc:	00407719 	.word	0x00407719
  4066c0:	00404f6d 	.word	0x00404f6d
  4066c4:	004061e5 	.word	0x004061e5
  4066c8:	004068dd 	.word	0x004068dd
  4066cc:	00404fb1 	.word	0x00404fb1
  4066d0:	0040d9c4 	.word	0x0040d9c4
  4066d4:	0040d9cc 	.word	0x0040d9cc
  4066d8:	0040d9f0 	.word	0x0040d9f0
  4066dc:	00403a65 	.word	0x00403a65
  4066e0:	0040d9fc 	.word	0x0040d9fc
  4066e4:	0040655d 	.word	0x0040655d
  4066e8:	0040da0c 	.word	0x0040da0c
  4066ec:	004037e9 	.word	0x004037e9
  4066f0:	2040c965 	.word	0x2040c965
  4066f4:	20400020 	.word	0x20400020
  4066f8:	0040da2c 	.word	0x0040da2c
  4066fc:	004077f1 	.word	0x004077f1
  406700:	0040da1c 	.word	0x0040da1c
  406704:	00404fc5 	.word	0x00404fc5
  406708:	0040da60 	.word	0x0040da60
  40670c:	004050a5 	.word	0x004050a5
  406710:	2040c95c 	.word	0x2040c95c
  406714:	00405271 	.word	0x00405271
  406718:	0040da74 	.word	0x0040da74

0040671c <json_parse>:
int json_parse() {
  40671c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406720:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
	jsmn_init(&p);
  406724:	f60d 000c 	addw	r0, sp, #2060	; 0x80c
  406728:	4b51      	ldr	r3, [pc, #324]	; (406870 <json_parse+0x154>)
  40672a:	4798      	blx	r3
	r = jsmn_parse(&p, JSON_STRING, strlen(JSON_STRING), t, sizeof(t)/sizeof(t[0]));
  40672c:	4c51      	ldr	r4, [pc, #324]	; (406874 <json_parse+0x158>)
  40672e:	4620      	mov	r0, r4
  406730:	4b51      	ldr	r3, [pc, #324]	; (406878 <json_parse+0x15c>)
  406732:	4798      	blx	r3
  406734:	2380      	movs	r3, #128	; 0x80
  406736:	9300      	str	r3, [sp, #0]
  406738:	ab03      	add	r3, sp, #12
  40673a:	4602      	mov	r2, r0
  40673c:	4621      	mov	r1, r4
  40673e:	f60d 000c 	addw	r0, sp, #2060	; 0x80c
  406742:	4c4e      	ldr	r4, [pc, #312]	; (40687c <json_parse+0x160>)
  406744:	47a0      	blx	r4
	if (r < 0) {
  406746:	f1b0 0800 	subs.w	r8, r0, #0
  40674a:	db11      	blt.n	406770 <json_parse+0x54>
	printf(JSON_STRING);
  40674c:	4849      	ldr	r0, [pc, #292]	; (406874 <json_parse+0x158>)
  40674e:	4b4c      	ldr	r3, [pc, #304]	; (406880 <json_parse+0x164>)
  406750:	4798      	blx	r3
	if (r < 1 || t[0].type != JSMN_OBJECT) {
  406752:	f1b8 0f00 	cmp.w	r8, #0
  406756:	dd03      	ble.n	406760 <json_parse+0x44>
  406758:	f89d 300c 	ldrb.w	r3, [sp, #12]
  40675c:	2b01      	cmp	r3, #1
  40675e:	d00d      	beq.n	40677c <json_parse+0x60>
		printf("Object expected\n");
  406760:	4848      	ldr	r0, [pc, #288]	; (406884 <json_parse+0x168>)
  406762:	4b49      	ldr	r3, [pc, #292]	; (406888 <json_parse+0x16c>)
  406764:	4798      	blx	r3
		return 1;
  406766:	2001      	movs	r0, #1
}
  406768:	f60d 0d18 	addw	sp, sp, #2072	; 0x818
  40676c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		printf("Failed to parse JSON: %d\n", r);
  406770:	4641      	mov	r1, r8
  406772:	4846      	ldr	r0, [pc, #280]	; (40688c <json_parse+0x170>)
  406774:	4b42      	ldr	r3, [pc, #264]	; (406880 <json_parse+0x164>)
  406776:	4798      	blx	r3
		return 1;
  406778:	2001      	movs	r0, #1
  40677a:	e7f5      	b.n	406768 <json_parse+0x4c>
	for (i = 1; i < r; i++) {
  40677c:	f1b8 0f01 	cmp.w	r8, #1
  406780:	dd05      	ble.n	40678e <json_parse+0x72>
  406782:	2401      	movs	r4, #1
		if (jsoneq(JSON_STRING, &t[i], "intensity") == 0) {
  406784:	f8df 9150 	ldr.w	r9, [pc, #336]	; 4068d8 <json_parse+0x1bc>
  406788:	4e3a      	ldr	r6, [pc, #232]	; (406874 <json_parse+0x158>)
  40678a:	4f41      	ldr	r7, [pc, #260]	; (406890 <json_parse+0x174>)
  40678c:	e012      	b.n	4067b4 <json_parse+0x98>
	return 0;
  40678e:	2000      	movs	r0, #0
  406790:	e7ea      	b.n	406768 <json_parse+0x4c>
			intensity = atoi(JSON_STRING + t[i+1].start);
  406792:	3401      	adds	r4, #1
  406794:	ab03      	add	r3, sp, #12
  406796:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  40679a:	6858      	ldr	r0, [r3, #4]
  40679c:	4430      	add	r0, r6
  40679e:	4b3d      	ldr	r3, [pc, #244]	; (406894 <json_parse+0x178>)
  4067a0:	4798      	blx	r3
  4067a2:	4b3d      	ldr	r3, [pc, #244]	; (406898 <json_parse+0x17c>)
  4067a4:	6018      	str	r0, [r3, #0]
			printf("\nintensity: %d\n", intensity);
  4067a6:	6819      	ldr	r1, [r3, #0]
  4067a8:	483c      	ldr	r0, [pc, #240]	; (40689c <json_parse+0x180>)
  4067aa:	4b35      	ldr	r3, [pc, #212]	; (406880 <json_parse+0x164>)
  4067ac:	4798      	blx	r3
	for (i = 1; i < r; i++) {
  4067ae:	3401      	adds	r4, #1
  4067b0:	45a0      	cmp	r8, r4
  4067b2:	dd5b      	ble.n	40686c <json_parse+0x150>
		if (jsoneq(JSON_STRING, &t[i], "intensity") == 0) {
  4067b4:	ab03      	add	r3, sp, #12
  4067b6:	eb03 1504 	add.w	r5, r3, r4, lsl #4
  4067ba:	464a      	mov	r2, r9
  4067bc:	4629      	mov	r1, r5
  4067be:	4630      	mov	r0, r6
  4067c0:	47b8      	blx	r7
  4067c2:	2800      	cmp	r0, #0
  4067c4:	d0e5      	beq.n	406792 <json_parse+0x76>
		} else if (jsoneq(JSON_STRING, &t[i], "mode") == 0) {
  4067c6:	4a36      	ldr	r2, [pc, #216]	; (4068a0 <json_parse+0x184>)
  4067c8:	4629      	mov	r1, r5
  4067ca:	4630      	mov	r0, r6
  4067cc:	47b8      	blx	r7
  4067ce:	2800      	cmp	r0, #0
  4067d0:	d02b      	beq.n	40682a <json_parse+0x10e>
		} else if (jsoneq(JSON_STRING, &t[i], "ison") == 0) {
  4067d2:	4a34      	ldr	r2, [pc, #208]	; (4068a4 <json_parse+0x188>)
  4067d4:	4629      	mov	r1, r5
  4067d6:	4630      	mov	r0, r6
  4067d8:	47b8      	blx	r7
  4067da:	2800      	cmp	r0, #0
  4067dc:	d13b      	bne.n	406856 <json_parse+0x13a>
			printf("- ison .*s : %.*s\n", t[i+1].end-t[i+1].start, JSON_STRING + t[i+1].start);
  4067de:	3401      	adds	r4, #1
  4067e0:	ab03      	add	r3, sp, #12
  4067e2:	eb03 1504 	add.w	r5, r3, r4, lsl #4
  4067e6:	686b      	ldr	r3, [r5, #4]
  4067e8:	68a9      	ldr	r1, [r5, #8]
  4067ea:	18f2      	adds	r2, r6, r3
  4067ec:	1ac9      	subs	r1, r1, r3
  4067ee:	482e      	ldr	r0, [pc, #184]	; (4068a8 <json_parse+0x18c>)
  4067f0:	f8df a08c 	ldr.w	sl, [pc, #140]	; 406880 <json_parse+0x164>
  4067f4:	47d0      	blx	sl
			printf("- ison: %s\n",JSON_STRING + t[i+1].start);
  4067f6:	6869      	ldr	r1, [r5, #4]
  4067f8:	4431      	add	r1, r6
  4067fa:	482c      	ldr	r0, [pc, #176]	; (4068ac <json_parse+0x190>)
  4067fc:	47d0      	blx	sl
			liga = JSON_STRING + t[i+1].start;
  4067fe:	686d      	ldr	r5, [r5, #4]
  406800:	4435      	add	r5, r6
			printf("%s \n",liga);
  406802:	4629      	mov	r1, r5
  406804:	482a      	ldr	r0, [pc, #168]	; (4068b0 <json_parse+0x194>)
  406806:	47d0      	blx	sl
			if (strcmp("false}",liga) == 0){
  406808:	4629      	mov	r1, r5
  40680a:	482a      	ldr	r0, [pc, #168]	; (4068b4 <json_parse+0x198>)
  40680c:	4b2a      	ldr	r3, [pc, #168]	; (4068b8 <json_parse+0x19c>)
  40680e:	4798      	blx	r3
  406810:	b9d0      	cbnz	r0, 406848 <json_parse+0x12c>
				printf("sou false\n");
  406812:	482a      	ldr	r0, [pc, #168]	; (4068bc <json_parse+0x1a0>)
  406814:	4b1c      	ldr	r3, [pc, #112]	; (406888 <json_parse+0x16c>)
  406816:	4798      	blx	r3
				ison = false;
  406818:	2200      	movs	r2, #0
  40681a:	4b29      	ldr	r3, [pc, #164]	; (4068c0 <json_parse+0x1a4>)
  40681c:	701a      	strb	r2, [r3, #0]
			printf("ison: %d\n", ison);
  40681e:	4b28      	ldr	r3, [pc, #160]	; (4068c0 <json_parse+0x1a4>)
  406820:	7819      	ldrb	r1, [r3, #0]
  406822:	4828      	ldr	r0, [pc, #160]	; (4068c4 <json_parse+0x1a8>)
  406824:	4b16      	ldr	r3, [pc, #88]	; (406880 <json_parse+0x164>)
  406826:	4798      	blx	r3
  406828:	e7c1      	b.n	4067ae <json_parse+0x92>
			mode = atoi(JSON_STRING + t[i+1].start);
  40682a:	3401      	adds	r4, #1
  40682c:	ab03      	add	r3, sp, #12
  40682e:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  406832:	6858      	ldr	r0, [r3, #4]
  406834:	4430      	add	r0, r6
  406836:	4b17      	ldr	r3, [pc, #92]	; (406894 <json_parse+0x178>)
  406838:	4798      	blx	r3
  40683a:	4b23      	ldr	r3, [pc, #140]	; (4068c8 <json_parse+0x1ac>)
  40683c:	6018      	str	r0, [r3, #0]
			printf("mode: %d\n", mode);
  40683e:	6819      	ldr	r1, [r3, #0]
  406840:	4822      	ldr	r0, [pc, #136]	; (4068cc <json_parse+0x1b0>)
  406842:	4b0f      	ldr	r3, [pc, #60]	; (406880 <json_parse+0x164>)
  406844:	4798      	blx	r3
  406846:	e7b2      	b.n	4067ae <json_parse+0x92>
				printf("sou true\n");
  406848:	4821      	ldr	r0, [pc, #132]	; (4068d0 <json_parse+0x1b4>)
  40684a:	4b0f      	ldr	r3, [pc, #60]	; (406888 <json_parse+0x16c>)
  40684c:	4798      	blx	r3
				ison = true;
  40684e:	2201      	movs	r2, #1
  406850:	4b1b      	ldr	r3, [pc, #108]	; (4068c0 <json_parse+0x1a4>)
  406852:	701a      	strb	r2, [r3, #0]
  406854:	e7e3      	b.n	40681e <json_parse+0x102>
			printf("Unexpected key: %.*s\n", t[i].end-t[i].start,
  406856:	ab03      	add	r3, sp, #12
  406858:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  40685c:	6859      	ldr	r1, [r3, #4]
  40685e:	689b      	ldr	r3, [r3, #8]
  406860:	1872      	adds	r2, r6, r1
  406862:	1a59      	subs	r1, r3, r1
  406864:	481b      	ldr	r0, [pc, #108]	; (4068d4 <json_parse+0x1b8>)
  406866:	4b06      	ldr	r3, [pc, #24]	; (406880 <json_parse+0x164>)
  406868:	4798      	blx	r3
  40686a:	e7a0      	b.n	4067ae <json_parse+0x92>
	return 0;
  40686c:	2000      	movs	r0, #0
  40686e:	e77b      	b.n	406768 <json_parse+0x4c>
  406870:	00402681 	.word	0x00402681
  406874:	2040cb94 	.word	0x2040cb94
  406878:	00407e41 	.word	0x00407e41
  40687c:	0040212d 	.word	0x0040212d
  406880:	00407719 	.word	0x00407719
  406884:	0040d7b8 	.word	0x0040d7b8
  406888:	004077f1 	.word	0x004077f1
  40688c:	0040d79c 	.word	0x0040d79c
  406890:	00406215 	.word	0x00406215
  406894:	004074f1 	.word	0x004074f1
  406898:	2040cc74 	.word	0x2040cc74
  40689c:	0040d7d4 	.word	0x0040d7d4
  4068a0:	0040d7e4 	.word	0x0040d7e4
  4068a4:	0040d7f8 	.word	0x0040d7f8
  4068a8:	0040d800 	.word	0x0040d800
  4068ac:	0040d814 	.word	0x0040d814
  4068b0:	0040d820 	.word	0x0040d820
  4068b4:	0040d828 	.word	0x0040d828
  4068b8:	00407aa9 	.word	0x00407aa9
  4068bc:	0040d830 	.word	0x0040d830
  4068c0:	2040cc78 	.word	0x2040cc78
  4068c4:	0040d848 	.word	0x0040d848
  4068c8:	2040cc70 	.word	0x2040cc70
  4068cc:	0040d7ec 	.word	0x0040d7ec
  4068d0:	0040d83c 	.word	0x0040d83c
  4068d4:	0040d854 	.word	0x0040d854
  4068d8:	0040d7c8 	.word	0x0040d7c8

004068dc <socket_cb>:
	if (sock == tcp_client_socket) {
  4068dc:	4b44      	ldr	r3, [pc, #272]	; (4069f0 <socket_cb+0x114>)
  4068de:	f993 3000 	ldrsb.w	r3, [r3]
  4068e2:	4283      	cmp	r3, r0
  4068e4:	d000      	beq.n	4068e8 <socket_cb+0xc>
  4068e6:	4770      	bx	lr
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg){
  4068e8:	b570      	push	{r4, r5, r6, lr}
  4068ea:	4614      	mov	r4, r2
		switch (u8Msg) {
  4068ec:	2905      	cmp	r1, #5
  4068ee:	d002      	beq.n	4068f6 <socket_cb+0x1a>
  4068f0:	2906      	cmp	r1, #6
  4068f2:	d04d      	beq.n	406990 <socket_cb+0xb4>
  4068f4:	bd70      	pop	{r4, r5, r6, pc}
      printf("socket_msg_connect\n"); 
  4068f6:	483f      	ldr	r0, [pc, #252]	; (4069f4 <socket_cb+0x118>)
  4068f8:	4b3f      	ldr	r3, [pc, #252]	; (4069f8 <socket_cb+0x11c>)
  4068fa:	4798      	blx	r3
			if (gbTcpConnection) {
  4068fc:	4b3f      	ldr	r3, [pc, #252]	; (4069fc <socket_cb+0x120>)
  4068fe:	781b      	ldrb	r3, [r3, #0]
  406900:	b923      	cbnz	r3, 40690c <socket_cb+0x30>
			vTaskDelay(xDelay);
  406902:	f241 3088 	movw	r0, #5000	; 0x1388
  406906:	4b3e      	ldr	r3, [pc, #248]	; (406a00 <socket_cb+0x124>)
  406908:	4798      	blx	r3
		break;
  40690a:	bd70      	pop	{r4, r5, r6, pc}
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  40690c:	4d3d      	ldr	r5, [pc, #244]	; (406a04 <socket_cb+0x128>)
  40690e:	f44f 62af 	mov.w	r2, #1400	; 0x578
  406912:	2100      	movs	r1, #0
  406914:	4628      	mov	r0, r5
  406916:	4b3c      	ldr	r3, [pc, #240]	; (406a08 <socket_cb+0x12c>)
  406918:	4798      	blx	r3
				sprintf((char *)gau8ReceivedBuffer, "GET /api/getconfig HTTP/1.1\r\n Accept: */*\r\n\r\n");
  40691a:	4e3c      	ldr	r6, [pc, #240]	; (406a0c <socket_cb+0x130>)
  40691c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  40691e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  406920:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  406922:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  406924:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
  406928:	c507      	stmia	r5!, {r0, r1, r2}
  40692a:	802b      	strh	r3, [r5, #0]
				if (pstrConnect && pstrConnect->s8Error >= SOCK_ERR_NO_ERROR) {
  40692c:	b314      	cbz	r4, 406974 <socket_cb+0x98>
  40692e:	f994 3001 	ldrsb.w	r3, [r4, #1]
  406932:	2b00      	cmp	r3, #0
  406934:	db1e      	blt.n	406974 <socket_cb+0x98>
          printf("send \n");
  406936:	4836      	ldr	r0, [pc, #216]	; (406a10 <socket_cb+0x134>)
  406938:	4b2f      	ldr	r3, [pc, #188]	; (4069f8 <socket_cb+0x11c>)
  40693a:	4798      	blx	r3
					send(tcp_client_socket, gau8ReceivedBuffer, strlen((char *)gau8ReceivedBuffer), 0);
  40693c:	f1a5 042c 	sub.w	r4, r5, #44	; 0x2c
  406940:	4620      	mov	r0, r4
  406942:	4b34      	ldr	r3, [pc, #208]	; (406a14 <socket_cb+0x138>)
  406944:	4798      	blx	r3
  406946:	4d2a      	ldr	r5, [pc, #168]	; (4069f0 <socket_cb+0x114>)
  406948:	2300      	movs	r3, #0
  40694a:	b282      	uxth	r2, r0
  40694c:	4621      	mov	r1, r4
  40694e:	f995 0000 	ldrsb.w	r0, [r5]
  406952:	4e31      	ldr	r6, [pc, #196]	; (406a18 <socket_cb+0x13c>)
  406954:	47b0      	blx	r6
					memset(gau8ReceivedBuffer, 0, MAIN_WIFI_M2M_BUFFER_SIZE);
  406956:	f44f 66af 	mov.w	r6, #1400	; 0x578
  40695a:	4632      	mov	r2, r6
  40695c:	2100      	movs	r1, #0
  40695e:	4620      	mov	r0, r4
  406960:	4b29      	ldr	r3, [pc, #164]	; (406a08 <socket_cb+0x12c>)
  406962:	4798      	blx	r3
					recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  406964:	2300      	movs	r3, #0
  406966:	4632      	mov	r2, r6
  406968:	4621      	mov	r1, r4
  40696a:	f995 0000 	ldrsb.w	r0, [r5]
  40696e:	4c2b      	ldr	r4, [pc, #172]	; (406a1c <socket_cb+0x140>)
  406970:	47a0      	blx	r4
  406972:	e7c6      	b.n	406902 <socket_cb+0x26>
					printf("socket_cb: connect error!\r\n");
  406974:	482a      	ldr	r0, [pc, #168]	; (406a20 <socket_cb+0x144>)
  406976:	4b20      	ldr	r3, [pc, #128]	; (4069f8 <socket_cb+0x11c>)
  406978:	4798      	blx	r3
					gbTcpConnection = false;
  40697a:	2200      	movs	r2, #0
  40697c:	4b1f      	ldr	r3, [pc, #124]	; (4069fc <socket_cb+0x120>)
  40697e:	701a      	strb	r2, [r3, #0]
					close(tcp_client_socket);
  406980:	4c1b      	ldr	r4, [pc, #108]	; (4069f0 <socket_cb+0x114>)
  406982:	f994 0000 	ldrsb.w	r0, [r4]
  406986:	4b27      	ldr	r3, [pc, #156]	; (406a24 <socket_cb+0x148>)
  406988:	4798      	blx	r3
					tcp_client_socket = -1;
  40698a:	23ff      	movs	r3, #255	; 0xff
  40698c:	7023      	strb	r3, [r4, #0]
  40698e:	e7b8      	b.n	406902 <socket_cb+0x26>
			if (pstrRecv && pstrRecv->s16BufferSize > 0) {
  406990:	b31a      	cbz	r2, 4069da <socket_cb+0xfe>
  406992:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
  406996:	2b00      	cmp	r3, #0
  406998:	dd1f      	ble.n	4069da <socket_cb+0xfe>
				char *findjson = strstr(pstrRecv->pu8Buffer, "{");
  40699a:	217b      	movs	r1, #123	; 0x7b
  40699c:	6810      	ldr	r0, [r2, #0]
  40699e:	4b22      	ldr	r3, [pc, #136]	; (406a28 <socket_cb+0x14c>)
  4069a0:	4798      	blx	r3
				if(findjson){
  4069a2:	4601      	mov	r1, r0
  4069a4:	b140      	cbz	r0, 4069b8 <socket_cb+0xdc>
				    strcpy(&JSON_STRING, findjson);
  4069a6:	4c21      	ldr	r4, [pc, #132]	; (406a2c <socket_cb+0x150>)
  4069a8:	4620      	mov	r0, r4
  4069aa:	4b21      	ldr	r3, [pc, #132]	; (406a30 <socket_cb+0x154>)
  4069ac:	4798      	blx	r3
					printf(JSON_STRING);
  4069ae:	4620      	mov	r0, r4
  4069b0:	4b20      	ldr	r3, [pc, #128]	; (406a34 <socket_cb+0x158>)
  4069b2:	4798      	blx	r3
					json_parse();
  4069b4:	4b20      	ldr	r3, [pc, #128]	; (406a38 <socket_cb+0x15c>)
  4069b6:	4798      	blx	r3
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  4069b8:	4c12      	ldr	r4, [pc, #72]	; (406a04 <socket_cb+0x128>)
  4069ba:	f44f 65af 	mov.w	r5, #1400	; 0x578
  4069be:	462a      	mov	r2, r5
  4069c0:	2100      	movs	r1, #0
  4069c2:	4620      	mov	r0, r4
  4069c4:	4b10      	ldr	r3, [pc, #64]	; (406a08 <socket_cb+0x12c>)
  4069c6:	4798      	blx	r3
				recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  4069c8:	2300      	movs	r3, #0
  4069ca:	462a      	mov	r2, r5
  4069cc:	4621      	mov	r1, r4
  4069ce:	4808      	ldr	r0, [pc, #32]	; (4069f0 <socket_cb+0x114>)
  4069d0:	f990 0000 	ldrsb.w	r0, [r0]
  4069d4:	4c11      	ldr	r4, [pc, #68]	; (406a1c <socket_cb+0x140>)
  4069d6:	47a0      	blx	r4
			if (pstrRecv && pstrRecv->s16BufferSize > 0) {
  4069d8:	bd70      	pop	{r4, r5, r6, pc}
				printf("socket_cb: recv error!\r\n");
  4069da:	4818      	ldr	r0, [pc, #96]	; (406a3c <socket_cb+0x160>)
  4069dc:	4b06      	ldr	r3, [pc, #24]	; (4069f8 <socket_cb+0x11c>)
  4069de:	4798      	blx	r3
				close(tcp_client_socket);
  4069e0:	4c03      	ldr	r4, [pc, #12]	; (4069f0 <socket_cb+0x114>)
  4069e2:	f994 0000 	ldrsb.w	r0, [r4]
  4069e6:	4b0f      	ldr	r3, [pc, #60]	; (406a24 <socket_cb+0x148>)
  4069e8:	4798      	blx	r3
				tcp_client_socket = -1;
  4069ea:	23ff      	movs	r3, #255	; 0xff
  4069ec:	7023      	strb	r3, [r4, #0]
  4069ee:	bd70      	pop	{r4, r5, r6, pc}
  4069f0:	20400020 	.word	0x20400020
  4069f4:	0040d91c 	.word	0x0040d91c
  4069f8:	004077f1 	.word	0x004077f1
  4069fc:	2040c95c 	.word	0x2040c95c
  406a00:	004016b1 	.word	0x004016b1
  406a04:	2040c3e4 	.word	0x2040c3e4
  406a08:	0040767d 	.word	0x0040767d
  406a0c:	0040d930 	.word	0x0040d930
  406a10:	0040d960 	.word	0x0040d960
  406a14:	00407e41 	.word	0x00407e41
  406a18:	00405135 	.word	0x00405135
  406a1c:	004051d1 	.word	0x004051d1
  406a20:	0040d968 	.word	0x0040d968
  406a24:	00405271 	.word	0x00405271
  406a28:	004079a1 	.word	0x004079a1
  406a2c:	2040cb94 	.word	0x2040cb94
  406a30:	00407d7d 	.word	0x00407d7d
  406a34:	00407719 	.word	0x00407719
  406a38:	0040671d 	.word	0x0040671d
  406a3c:	0040d984 	.word	0x0040d984

00406a40 <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  406a40:	b5f0      	push	{r4, r5, r6, r7, lr}
  406a42:	b08d      	sub	sp, #52	; 0x34
	/* Initialize the board. */
	sysclk_init();
  406a44:	4b54      	ldr	r3, [pc, #336]	; (406b98 <main+0x158>)
  406a46:	4798      	blx	r3
	board_init();
  406a48:	4b54      	ldr	r3, [pc, #336]	; (406b9c <main+0x15c>)
  406a4a:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  406a4c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  406a50:	4b53      	ldr	r3, [pc, #332]	; (406ba0 <main+0x160>)
  406a52:	605a      	str	r2, [r3, #4]
  406a54:	200e      	movs	r0, #14
  406a56:	4e53      	ldr	r6, [pc, #332]	; (406ba4 <main+0x164>)
  406a58:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  406a5a:	4d53      	ldr	r5, [pc, #332]	; (406ba8 <main+0x168>)
  406a5c:	4b53      	ldr	r3, [pc, #332]	; (406bac <main+0x16c>)
  406a5e:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  406a60:	4a53      	ldr	r2, [pc, #332]	; (406bb0 <main+0x170>)
  406a62:	4b54      	ldr	r3, [pc, #336]	; (406bb4 <main+0x174>)
  406a64:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  406a66:	4a54      	ldr	r2, [pc, #336]	; (406bb8 <main+0x178>)
  406a68:	4b54      	ldr	r3, [pc, #336]	; (406bbc <main+0x17c>)
  406a6a:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  406a6c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  406a70:	9306      	str	r3, [sp, #24]
	usart_settings.char_length = opt->charlength;
  406a72:	23c0      	movs	r3, #192	; 0xc0
  406a74:	9307      	str	r3, [sp, #28]
	usart_settings.parity_type = opt->paritytype;
  406a76:	f44f 6300 	mov.w	r3, #2048	; 0x800
  406a7a:	9308      	str	r3, [sp, #32]
	usart_settings.stop_bits= opt->stopbits;
  406a7c:	2400      	movs	r4, #0
  406a7e:	9409      	str	r4, [sp, #36]	; 0x24
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  406a80:	940a      	str	r4, [sp, #40]	; 0x28
  406a82:	200e      	movs	r0, #14
  406a84:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  406a86:	4a4e      	ldr	r2, [pc, #312]	; (406bc0 <main+0x180>)
  406a88:	a906      	add	r1, sp, #24
  406a8a:	4628      	mov	r0, r5
  406a8c:	4b4d      	ldr	r3, [pc, #308]	; (406bc4 <main+0x184>)
  406a8e:	4798      	blx	r3
		usart_enable_tx(p_usart);
  406a90:	4628      	mov	r0, r5
  406a92:	4b4d      	ldr	r3, [pc, #308]	; (406bc8 <main+0x188>)
  406a94:	4798      	blx	r3
		usart_enable_rx(p_usart);
  406a96:	4628      	mov	r0, r5
  406a98:	4b4c      	ldr	r3, [pc, #304]	; (406bcc <main+0x18c>)
  406a9a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  406a9c:	4f4c      	ldr	r7, [pc, #304]	; (406bd0 <main+0x190>)
  406a9e:	683b      	ldr	r3, [r7, #0]
  406aa0:	4621      	mov	r1, r4
  406aa2:	6898      	ldr	r0, [r3, #8]
  406aa4:	4d4b      	ldr	r5, [pc, #300]	; (406bd4 <main+0x194>)
  406aa6:	47a8      	blx	r5
	setbuf(stdin, NULL);
  406aa8:	683b      	ldr	r3, [r7, #0]
  406aaa:	4621      	mov	r1, r4
  406aac:	6858      	ldr	r0, [r3, #4]
  406aae:	47a8      	blx	r5

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  406ab0:	4849      	ldr	r0, [pc, #292]	; (406bd8 <main+0x198>)
  406ab2:	4b4a      	ldr	r3, [pc, #296]	; (406bdc <main+0x19c>)
  406ab4:	4798      	blx	r3
  pmc_enable_periph_clk(ID_AFEC0);
  406ab6:	201d      	movs	r0, #29
  406ab8:	47b0      	blx	r6
	afec_enable(AFEC0);
  406aba:	4d49      	ldr	r5, [pc, #292]	; (406be0 <main+0x1a0>)
  406abc:	4628      	mov	r0, r5
  406abe:	4b49      	ldr	r3, [pc, #292]	; (406be4 <main+0x1a4>)
  406ac0:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  406ac2:	a806      	add	r0, sp, #24
  406ac4:	4b48      	ldr	r3, [pc, #288]	; (406be8 <main+0x1a8>)
  406ac6:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  406ac8:	a906      	add	r1, sp, #24
  406aca:	4628      	mov	r0, r5
  406acc:	4b47      	ldr	r3, [pc, #284]	; (406bec <main+0x1ac>)
  406ace:	4798      	blx	r3
	reg = afec->AFEC_MR;
  406ad0:	686b      	ldr	r3, [r5, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  406ad2:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
	afec->AFEC_MR = reg;
  406ad6:	606b      	str	r3, [r5, #4]
	AFEC0->AFEC_MR |= 3;
  406ad8:	686b      	ldr	r3, [r5, #4]
  406ada:	f043 0303 	orr.w	r3, r3, #3
  406ade:	606b      	str	r3, [r5, #4]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_EOC_5,	AFEC_Temp_callback, 1); 
  406ae0:	2301      	movs	r3, #1
  406ae2:	4a43      	ldr	r2, [pc, #268]	; (406bf0 <main+0x1b0>)
  406ae4:	2105      	movs	r1, #5
  406ae6:	4628      	mov	r0, r5
  406ae8:	4f42      	ldr	r7, [pc, #264]	; (406bf4 <main+0x1b4>)
  406aea:	47b8      	blx	r7
	afec_ch_get_config_defaults(&afec_ch_cfg);
  406aec:	a805      	add	r0, sp, #20
  406aee:	4b42      	ldr	r3, [pc, #264]	; (406bf8 <main+0x1b8>)
  406af0:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  406af2:	f88d 4015 	strb.w	r4, [sp, #21]
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_TEMP_SENSOR, &afec_ch_cfg);
  406af6:	aa05      	add	r2, sp, #20
  406af8:	2105      	movs	r1, #5
  406afa:	4628      	mov	r0, r5
  406afc:	4b3f      	ldr	r3, [pc, #252]	; (406bfc <main+0x1bc>)
  406afe:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  406b00:	2305      	movs	r3, #5
  406b02:	666b      	str	r3, [r5, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  406b04:	f44f 7200 	mov.w	r2, #512	; 0x200
  406b08:	66ea      	str	r2, [r5, #108]	; 0x6c
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  406b0a:	2220      	movs	r2, #32
  406b0c:	616a      	str	r2, [r5, #20]
	enum DHT_Status_t __DHT_STATUS;
	
	/* inicializa e configura adc */
	config_ADC_TEMP();
	
	TC_init(TC0, ID_TC0, 0, 5);
  406b0e:	4622      	mov	r2, r4
  406b10:	2117      	movs	r1, #23
  406b12:	483b      	ldr	r0, [pc, #236]	; (406c00 <main+0x1c0>)
  406b14:	4f3b      	ldr	r7, [pc, #236]	; (406c04 <main+0x1c4>)
  406b16:	47b8      	blx	r7
	
	pmc_enable_periph_clk(ID_PIOA);
  406b18:	200a      	movs	r0, #10
  406b1a:	47b0      	blx	r6
	pio_set_output(PIOA, 1, 0, 0, 0);
  406b1c:	4e3a      	ldr	r6, [pc, #232]	; (406c08 <main+0x1c8>)
  406b1e:	9400      	str	r4, [sp, #0]
  406b20:	4623      	mov	r3, r4
  406b22:	4622      	mov	r2, r4
  406b24:	2101      	movs	r1, #1
  406b26:	4630      	mov	r0, r6
  406b28:	4f38      	ldr	r7, [pc, #224]	; (406c0c <main+0x1cc>)
  406b2a:	47b8      	blx	r7
	pio_set_peripheral(PIOA, PIO_PERIPH_B, 1);
  406b2c:	2201      	movs	r2, #1
  406b2e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  406b32:	4630      	mov	r0, r6
  406b34:	4b36      	ldr	r3, [pc, #216]	; (406c10 <main+0x1d0>)
  406b36:	4798      	blx	r3
	afec->AFEC_CR = AFEC_CR_START;
  406b38:	2302      	movs	r3, #2
  406b3a:	602b      	str	r3, [r5, #0]
	
	/* incializa converso ADC */
	afec_start_software_conversion(AFEC0);
	
	DHT_Setup();
  406b3c:	4b35      	ldr	r3, [pc, #212]	; (406c14 <main+0x1d4>)
  406b3e:	4798      	blx	r3
	
	
	
	if (xTaskCreate(task_wifi, "Wifi", TASK_WIFI_STACK_SIZE, NULL,
  406b40:	9403      	str	r4, [sp, #12]
  406b42:	9402      	str	r4, [sp, #8]
  406b44:	9401      	str	r4, [sp, #4]
  406b46:	9400      	str	r4, [sp, #0]
  406b48:	4623      	mov	r3, r4
  406b4a:	f44f 6220 	mov.w	r2, #2560	; 0xa00
  406b4e:	4932      	ldr	r1, [pc, #200]	; (406c18 <main+0x1d8>)
  406b50:	4832      	ldr	r0, [pc, #200]	; (406c1c <main+0x1dc>)
  406b52:	4c33      	ldr	r4, [pc, #204]	; (406c20 <main+0x1e0>)
  406b54:	47a0      	blx	r4
  406b56:	2801      	cmp	r0, #1
  406b58:	d002      	beq.n	406b60 <main+0x120>
	TASK_WIFI_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create Wifi task\r\n");
  406b5a:	4832      	ldr	r0, [pc, #200]	; (406c24 <main+0x1e4>)
  406b5c:	4b1f      	ldr	r3, [pc, #124]	; (406bdc <main+0x19c>)
  406b5e:	4798      	blx	r3
	}

	vTaskStartScheduler();
  406b60:	4b31      	ldr	r3, [pc, #196]	; (406c28 <main+0x1e8>)
  406b62:	4798      	blx	r3
	
	
	// Valor inicial das cores
	red = 0;
  406b64:	4e31      	ldr	r6, [pc, #196]	; (406c2c <main+0x1ec>)
  406b66:	2000      	movs	r0, #0
  406b68:	6030      	str	r0, [r6, #0]
	green = 0;
  406b6a:	4d31      	ldr	r5, [pc, #196]	; (406c30 <main+0x1f0>)
  406b6c:	6028      	str	r0, [r5, #0]
	blue = 150;
  406b6e:	4c31      	ldr	r4, [pc, #196]	; (406c34 <main+0x1f4>)
  406b70:	2396      	movs	r3, #150	; 0x96
  406b72:	6023      	str	r3, [r4, #0]
	LED_init(0);
  406b74:	4b30      	ldr	r3, [pc, #192]	; (406c38 <main+0x1f8>)
  406b76:	4798      	blx	r3
	LED3_PIO->PIO_CODR = LED3_PIN_MASK;
  406b78:	2210      	movs	r2, #16
  406b7a:	4b23      	ldr	r3, [pc, #140]	; (406c08 <main+0x1c8>)
  406b7c:	635a      	str	r2, [r3, #52]	; 0x34
	initialize_buffer();
  406b7e:	4b2f      	ldr	r3, [pc, #188]	; (406c3c <main+0x1fc>)
  406b80:	4798      	blx	r3
	uint32_t rgb_value = rgb(red, green, blue);
  406b82:	6830      	ldr	r0, [r6, #0]
  406b84:	6829      	ldr	r1, [r5, #0]
  406b86:	6822      	ldr	r2, [r4, #0]
  406b88:	4b2d      	ldr	r3, [pc, #180]	; (406c40 <main+0x200>)
  406b8a:	4798      	blx	r3
	update_buffer(rgb_value);
  406b8c:	4b2d      	ldr	r3, [pc, #180]	; (406c44 <main+0x204>)
  406b8e:	4798      	blx	r3
	send_buffer();
  406b90:	4b2d      	ldr	r3, [pc, #180]	; (406c48 <main+0x208>)
  406b92:	4798      	blx	r3
  406b94:	e7fe      	b.n	406b94 <main+0x154>
  406b96:	bf00      	nop
  406b98:	004053d5 	.word	0x004053d5
  406b9c:	004054d1 	.word	0x004054d1
  406ba0:	400e1850 	.word	0x400e1850
  406ba4:	00405b9d 	.word	0x00405b9d
  406ba8:	40028000 	.word	0x40028000
  406bac:	2040cb90 	.word	0x2040cb90
  406bb0:	004063a5 	.word	0x004063a5
  406bb4:	2040cb8c 	.word	0x2040cb8c
  406bb8:	004062c9 	.word	0x004062c9
  406bbc:	2040cb88 	.word	0x2040cb88
  406bc0:	08f0d180 	.word	0x08f0d180
  406bc4:	00405e9d 	.word	0x00405e9d
  406bc8:	00405ef1 	.word	0x00405ef1
  406bcc:	00405ef7 	.word	0x00405ef7
  406bd0:	20400024 	.word	0x20400024
  406bd4:	00407801 	.word	0x00407801
  406bd8:	0040d86c 	.word	0x0040d86c
  406bdc:	004077f1 	.word	0x004077f1
  406be0:	4003c000 	.word	0x4003c000
  406be4:	00400421 	.word	0x00400421
  406be8:	00400265 	.word	0x00400265
  406bec:	004002a1 	.word	0x004002a1
  406bf0:	004061c5 	.word	0x004061c5
  406bf4:	004003a1 	.word	0x004003a1
  406bf8:	00400295 	.word	0x00400295
  406bfc:	00400235 	.word	0x00400235
  406c00:	4000c000 	.word	0x4000c000
  406c04:	00406499 	.word	0x00406499
  406c08:	400e0e00 	.word	0x400e0e00
  406c0c:	0040573b 	.word	0x0040573b
  406c10:	00405673 	.word	0x00405673
  406c14:	00402111 	.word	0x00402111
  406c18:	0040d8c8 	.word	0x0040d8c8
  406c1c:	004065d9 	.word	0x004065d9
  406c20:	00401169 	.word	0x00401169
  406c24:	0040d8d0 	.word	0x0040d8d0
  406c28:	0040139d 	.word	0x0040139d
  406c2c:	2040cc64 	.word	0x2040cc64
  406c30:	2040cc60 	.word	0x2040cc60
  406c34:	2040cc5c 	.word	0x2040cc5c
  406c38:	00402691 	.word	0x00402691
  406c3c:	00402765 	.word	0x00402765
  406c40:	004027c1 	.word	0x004027c1
  406c44:	0040277d 	.word	0x0040277d
  406c48:	00402791 	.word	0x00402791

00406c4c <__aeabi_drsub>:
  406c4c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406c50:	e002      	b.n	406c58 <__adddf3>
  406c52:	bf00      	nop

00406c54 <__aeabi_dsub>:
  406c54:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406c58 <__adddf3>:
  406c58:	b530      	push	{r4, r5, lr}
  406c5a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406c5e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406c62:	ea94 0f05 	teq	r4, r5
  406c66:	bf08      	it	eq
  406c68:	ea90 0f02 	teqeq	r0, r2
  406c6c:	bf1f      	itttt	ne
  406c6e:	ea54 0c00 	orrsne.w	ip, r4, r0
  406c72:	ea55 0c02 	orrsne.w	ip, r5, r2
  406c76:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406c7a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406c7e:	f000 80e2 	beq.w	406e46 <__adddf3+0x1ee>
  406c82:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406c86:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406c8a:	bfb8      	it	lt
  406c8c:	426d      	neglt	r5, r5
  406c8e:	dd0c      	ble.n	406caa <__adddf3+0x52>
  406c90:	442c      	add	r4, r5
  406c92:	ea80 0202 	eor.w	r2, r0, r2
  406c96:	ea81 0303 	eor.w	r3, r1, r3
  406c9a:	ea82 0000 	eor.w	r0, r2, r0
  406c9e:	ea83 0101 	eor.w	r1, r3, r1
  406ca2:	ea80 0202 	eor.w	r2, r0, r2
  406ca6:	ea81 0303 	eor.w	r3, r1, r3
  406caa:	2d36      	cmp	r5, #54	; 0x36
  406cac:	bf88      	it	hi
  406cae:	bd30      	pophi	{r4, r5, pc}
  406cb0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406cb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406cb8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406cbc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406cc0:	d002      	beq.n	406cc8 <__adddf3+0x70>
  406cc2:	4240      	negs	r0, r0
  406cc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406cc8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406ccc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406cd0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406cd4:	d002      	beq.n	406cdc <__adddf3+0x84>
  406cd6:	4252      	negs	r2, r2
  406cd8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406cdc:	ea94 0f05 	teq	r4, r5
  406ce0:	f000 80a7 	beq.w	406e32 <__adddf3+0x1da>
  406ce4:	f1a4 0401 	sub.w	r4, r4, #1
  406ce8:	f1d5 0e20 	rsbs	lr, r5, #32
  406cec:	db0d      	blt.n	406d0a <__adddf3+0xb2>
  406cee:	fa02 fc0e 	lsl.w	ip, r2, lr
  406cf2:	fa22 f205 	lsr.w	r2, r2, r5
  406cf6:	1880      	adds	r0, r0, r2
  406cf8:	f141 0100 	adc.w	r1, r1, #0
  406cfc:	fa03 f20e 	lsl.w	r2, r3, lr
  406d00:	1880      	adds	r0, r0, r2
  406d02:	fa43 f305 	asr.w	r3, r3, r5
  406d06:	4159      	adcs	r1, r3
  406d08:	e00e      	b.n	406d28 <__adddf3+0xd0>
  406d0a:	f1a5 0520 	sub.w	r5, r5, #32
  406d0e:	f10e 0e20 	add.w	lr, lr, #32
  406d12:	2a01      	cmp	r2, #1
  406d14:	fa03 fc0e 	lsl.w	ip, r3, lr
  406d18:	bf28      	it	cs
  406d1a:	f04c 0c02 	orrcs.w	ip, ip, #2
  406d1e:	fa43 f305 	asr.w	r3, r3, r5
  406d22:	18c0      	adds	r0, r0, r3
  406d24:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406d28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406d2c:	d507      	bpl.n	406d3e <__adddf3+0xe6>
  406d2e:	f04f 0e00 	mov.w	lr, #0
  406d32:	f1dc 0c00 	rsbs	ip, ip, #0
  406d36:	eb7e 0000 	sbcs.w	r0, lr, r0
  406d3a:	eb6e 0101 	sbc.w	r1, lr, r1
  406d3e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406d42:	d31b      	bcc.n	406d7c <__adddf3+0x124>
  406d44:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406d48:	d30c      	bcc.n	406d64 <__adddf3+0x10c>
  406d4a:	0849      	lsrs	r1, r1, #1
  406d4c:	ea5f 0030 	movs.w	r0, r0, rrx
  406d50:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406d54:	f104 0401 	add.w	r4, r4, #1
  406d58:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406d5c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406d60:	f080 809a 	bcs.w	406e98 <__adddf3+0x240>
  406d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406d68:	bf08      	it	eq
  406d6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406d6e:	f150 0000 	adcs.w	r0, r0, #0
  406d72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406d76:	ea41 0105 	orr.w	r1, r1, r5
  406d7a:	bd30      	pop	{r4, r5, pc}
  406d7c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406d80:	4140      	adcs	r0, r0
  406d82:	eb41 0101 	adc.w	r1, r1, r1
  406d86:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406d8a:	f1a4 0401 	sub.w	r4, r4, #1
  406d8e:	d1e9      	bne.n	406d64 <__adddf3+0x10c>
  406d90:	f091 0f00 	teq	r1, #0
  406d94:	bf04      	itt	eq
  406d96:	4601      	moveq	r1, r0
  406d98:	2000      	moveq	r0, #0
  406d9a:	fab1 f381 	clz	r3, r1
  406d9e:	bf08      	it	eq
  406da0:	3320      	addeq	r3, #32
  406da2:	f1a3 030b 	sub.w	r3, r3, #11
  406da6:	f1b3 0220 	subs.w	r2, r3, #32
  406daa:	da0c      	bge.n	406dc6 <__adddf3+0x16e>
  406dac:	320c      	adds	r2, #12
  406dae:	dd08      	ble.n	406dc2 <__adddf3+0x16a>
  406db0:	f102 0c14 	add.w	ip, r2, #20
  406db4:	f1c2 020c 	rsb	r2, r2, #12
  406db8:	fa01 f00c 	lsl.w	r0, r1, ip
  406dbc:	fa21 f102 	lsr.w	r1, r1, r2
  406dc0:	e00c      	b.n	406ddc <__adddf3+0x184>
  406dc2:	f102 0214 	add.w	r2, r2, #20
  406dc6:	bfd8      	it	le
  406dc8:	f1c2 0c20 	rsble	ip, r2, #32
  406dcc:	fa01 f102 	lsl.w	r1, r1, r2
  406dd0:	fa20 fc0c 	lsr.w	ip, r0, ip
  406dd4:	bfdc      	itt	le
  406dd6:	ea41 010c 	orrle.w	r1, r1, ip
  406dda:	4090      	lslle	r0, r2
  406ddc:	1ae4      	subs	r4, r4, r3
  406dde:	bfa2      	ittt	ge
  406de0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406de4:	4329      	orrge	r1, r5
  406de6:	bd30      	popge	{r4, r5, pc}
  406de8:	ea6f 0404 	mvn.w	r4, r4
  406dec:	3c1f      	subs	r4, #31
  406dee:	da1c      	bge.n	406e2a <__adddf3+0x1d2>
  406df0:	340c      	adds	r4, #12
  406df2:	dc0e      	bgt.n	406e12 <__adddf3+0x1ba>
  406df4:	f104 0414 	add.w	r4, r4, #20
  406df8:	f1c4 0220 	rsb	r2, r4, #32
  406dfc:	fa20 f004 	lsr.w	r0, r0, r4
  406e00:	fa01 f302 	lsl.w	r3, r1, r2
  406e04:	ea40 0003 	orr.w	r0, r0, r3
  406e08:	fa21 f304 	lsr.w	r3, r1, r4
  406e0c:	ea45 0103 	orr.w	r1, r5, r3
  406e10:	bd30      	pop	{r4, r5, pc}
  406e12:	f1c4 040c 	rsb	r4, r4, #12
  406e16:	f1c4 0220 	rsb	r2, r4, #32
  406e1a:	fa20 f002 	lsr.w	r0, r0, r2
  406e1e:	fa01 f304 	lsl.w	r3, r1, r4
  406e22:	ea40 0003 	orr.w	r0, r0, r3
  406e26:	4629      	mov	r1, r5
  406e28:	bd30      	pop	{r4, r5, pc}
  406e2a:	fa21 f004 	lsr.w	r0, r1, r4
  406e2e:	4629      	mov	r1, r5
  406e30:	bd30      	pop	{r4, r5, pc}
  406e32:	f094 0f00 	teq	r4, #0
  406e36:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406e3a:	bf06      	itte	eq
  406e3c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406e40:	3401      	addeq	r4, #1
  406e42:	3d01      	subne	r5, #1
  406e44:	e74e      	b.n	406ce4 <__adddf3+0x8c>
  406e46:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406e4a:	bf18      	it	ne
  406e4c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406e50:	d029      	beq.n	406ea6 <__adddf3+0x24e>
  406e52:	ea94 0f05 	teq	r4, r5
  406e56:	bf08      	it	eq
  406e58:	ea90 0f02 	teqeq	r0, r2
  406e5c:	d005      	beq.n	406e6a <__adddf3+0x212>
  406e5e:	ea54 0c00 	orrs.w	ip, r4, r0
  406e62:	bf04      	itt	eq
  406e64:	4619      	moveq	r1, r3
  406e66:	4610      	moveq	r0, r2
  406e68:	bd30      	pop	{r4, r5, pc}
  406e6a:	ea91 0f03 	teq	r1, r3
  406e6e:	bf1e      	ittt	ne
  406e70:	2100      	movne	r1, #0
  406e72:	2000      	movne	r0, #0
  406e74:	bd30      	popne	{r4, r5, pc}
  406e76:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406e7a:	d105      	bne.n	406e88 <__adddf3+0x230>
  406e7c:	0040      	lsls	r0, r0, #1
  406e7e:	4149      	adcs	r1, r1
  406e80:	bf28      	it	cs
  406e82:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  406e86:	bd30      	pop	{r4, r5, pc}
  406e88:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406e8c:	bf3c      	itt	cc
  406e8e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  406e92:	bd30      	popcc	{r4, r5, pc}
  406e94:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406e98:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406e9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406ea0:	f04f 0000 	mov.w	r0, #0
  406ea4:	bd30      	pop	{r4, r5, pc}
  406ea6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406eaa:	bf1a      	itte	ne
  406eac:	4619      	movne	r1, r3
  406eae:	4610      	movne	r0, r2
  406eb0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406eb4:	bf1c      	itt	ne
  406eb6:	460b      	movne	r3, r1
  406eb8:	4602      	movne	r2, r0
  406eba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406ebe:	bf06      	itte	eq
  406ec0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406ec4:	ea91 0f03 	teqeq	r1, r3
  406ec8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406ecc:	bd30      	pop	{r4, r5, pc}
  406ece:	bf00      	nop

00406ed0 <__aeabi_ui2d>:
  406ed0:	f090 0f00 	teq	r0, #0
  406ed4:	bf04      	itt	eq
  406ed6:	2100      	moveq	r1, #0
  406ed8:	4770      	bxeq	lr
  406eda:	b530      	push	{r4, r5, lr}
  406edc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406ee0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406ee4:	f04f 0500 	mov.w	r5, #0
  406ee8:	f04f 0100 	mov.w	r1, #0
  406eec:	e750      	b.n	406d90 <__adddf3+0x138>
  406eee:	bf00      	nop

00406ef0 <__aeabi_i2d>:
  406ef0:	f090 0f00 	teq	r0, #0
  406ef4:	bf04      	itt	eq
  406ef6:	2100      	moveq	r1, #0
  406ef8:	4770      	bxeq	lr
  406efa:	b530      	push	{r4, r5, lr}
  406efc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406f00:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406f04:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406f08:	bf48      	it	mi
  406f0a:	4240      	negmi	r0, r0
  406f0c:	f04f 0100 	mov.w	r1, #0
  406f10:	e73e      	b.n	406d90 <__adddf3+0x138>
  406f12:	bf00      	nop

00406f14 <__aeabi_f2d>:
  406f14:	0042      	lsls	r2, r0, #1
  406f16:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406f1a:	ea4f 0131 	mov.w	r1, r1, rrx
  406f1e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406f22:	bf1f      	itttt	ne
  406f24:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406f28:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406f2c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406f30:	4770      	bxne	lr
  406f32:	f092 0f00 	teq	r2, #0
  406f36:	bf14      	ite	ne
  406f38:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406f3c:	4770      	bxeq	lr
  406f3e:	b530      	push	{r4, r5, lr}
  406f40:	f44f 7460 	mov.w	r4, #896	; 0x380
  406f44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406f48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406f4c:	e720      	b.n	406d90 <__adddf3+0x138>
  406f4e:	bf00      	nop

00406f50 <__aeabi_ul2d>:
  406f50:	ea50 0201 	orrs.w	r2, r0, r1
  406f54:	bf08      	it	eq
  406f56:	4770      	bxeq	lr
  406f58:	b530      	push	{r4, r5, lr}
  406f5a:	f04f 0500 	mov.w	r5, #0
  406f5e:	e00a      	b.n	406f76 <__aeabi_l2d+0x16>

00406f60 <__aeabi_l2d>:
  406f60:	ea50 0201 	orrs.w	r2, r0, r1
  406f64:	bf08      	it	eq
  406f66:	4770      	bxeq	lr
  406f68:	b530      	push	{r4, r5, lr}
  406f6a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406f6e:	d502      	bpl.n	406f76 <__aeabi_l2d+0x16>
  406f70:	4240      	negs	r0, r0
  406f72:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406f76:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406f7a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406f7e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  406f82:	f43f aedc 	beq.w	406d3e <__adddf3+0xe6>
  406f86:	f04f 0203 	mov.w	r2, #3
  406f8a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406f8e:	bf18      	it	ne
  406f90:	3203      	addne	r2, #3
  406f92:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406f96:	bf18      	it	ne
  406f98:	3203      	addne	r2, #3
  406f9a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406f9e:	f1c2 0320 	rsb	r3, r2, #32
  406fa2:	fa00 fc03 	lsl.w	ip, r0, r3
  406fa6:	fa20 f002 	lsr.w	r0, r0, r2
  406faa:	fa01 fe03 	lsl.w	lr, r1, r3
  406fae:	ea40 000e 	orr.w	r0, r0, lr
  406fb2:	fa21 f102 	lsr.w	r1, r1, r2
  406fb6:	4414      	add	r4, r2
  406fb8:	e6c1      	b.n	406d3e <__adddf3+0xe6>
  406fba:	bf00      	nop

00406fbc <__aeabi_dmul>:
  406fbc:	b570      	push	{r4, r5, r6, lr}
  406fbe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406fc2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406fc6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406fca:	bf1d      	ittte	ne
  406fcc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406fd0:	ea94 0f0c 	teqne	r4, ip
  406fd4:	ea95 0f0c 	teqne	r5, ip
  406fd8:	f000 f8de 	bleq	407198 <__aeabi_dmul+0x1dc>
  406fdc:	442c      	add	r4, r5
  406fde:	ea81 0603 	eor.w	r6, r1, r3
  406fe2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406fe6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406fea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406fee:	bf18      	it	ne
  406ff0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406ff4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406ff8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406ffc:	d038      	beq.n	407070 <__aeabi_dmul+0xb4>
  406ffe:	fba0 ce02 	umull	ip, lr, r0, r2
  407002:	f04f 0500 	mov.w	r5, #0
  407006:	fbe1 e502 	umlal	lr, r5, r1, r2
  40700a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40700e:	fbe0 e503 	umlal	lr, r5, r0, r3
  407012:	f04f 0600 	mov.w	r6, #0
  407016:	fbe1 5603 	umlal	r5, r6, r1, r3
  40701a:	f09c 0f00 	teq	ip, #0
  40701e:	bf18      	it	ne
  407020:	f04e 0e01 	orrne.w	lr, lr, #1
  407024:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407028:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40702c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407030:	d204      	bcs.n	40703c <__aeabi_dmul+0x80>
  407032:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407036:	416d      	adcs	r5, r5
  407038:	eb46 0606 	adc.w	r6, r6, r6
  40703c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407040:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407044:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407048:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40704c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407050:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407054:	bf88      	it	hi
  407056:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40705a:	d81e      	bhi.n	40709a <__aeabi_dmul+0xde>
  40705c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407060:	bf08      	it	eq
  407062:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407066:	f150 0000 	adcs.w	r0, r0, #0
  40706a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40706e:	bd70      	pop	{r4, r5, r6, pc}
  407070:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407074:	ea46 0101 	orr.w	r1, r6, r1
  407078:	ea40 0002 	orr.w	r0, r0, r2
  40707c:	ea81 0103 	eor.w	r1, r1, r3
  407080:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407084:	bfc2      	ittt	gt
  407086:	ebd4 050c 	rsbsgt	r5, r4, ip
  40708a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40708e:	bd70      	popgt	{r4, r5, r6, pc}
  407090:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407094:	f04f 0e00 	mov.w	lr, #0
  407098:	3c01      	subs	r4, #1
  40709a:	f300 80ab 	bgt.w	4071f4 <__aeabi_dmul+0x238>
  40709e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4070a2:	bfde      	ittt	le
  4070a4:	2000      	movle	r0, #0
  4070a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4070aa:	bd70      	pople	{r4, r5, r6, pc}
  4070ac:	f1c4 0400 	rsb	r4, r4, #0
  4070b0:	3c20      	subs	r4, #32
  4070b2:	da35      	bge.n	407120 <__aeabi_dmul+0x164>
  4070b4:	340c      	adds	r4, #12
  4070b6:	dc1b      	bgt.n	4070f0 <__aeabi_dmul+0x134>
  4070b8:	f104 0414 	add.w	r4, r4, #20
  4070bc:	f1c4 0520 	rsb	r5, r4, #32
  4070c0:	fa00 f305 	lsl.w	r3, r0, r5
  4070c4:	fa20 f004 	lsr.w	r0, r0, r4
  4070c8:	fa01 f205 	lsl.w	r2, r1, r5
  4070cc:	ea40 0002 	orr.w	r0, r0, r2
  4070d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4070d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4070d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4070dc:	fa21 f604 	lsr.w	r6, r1, r4
  4070e0:	eb42 0106 	adc.w	r1, r2, r6
  4070e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4070e8:	bf08      	it	eq
  4070ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4070ee:	bd70      	pop	{r4, r5, r6, pc}
  4070f0:	f1c4 040c 	rsb	r4, r4, #12
  4070f4:	f1c4 0520 	rsb	r5, r4, #32
  4070f8:	fa00 f304 	lsl.w	r3, r0, r4
  4070fc:	fa20 f005 	lsr.w	r0, r0, r5
  407100:	fa01 f204 	lsl.w	r2, r1, r4
  407104:	ea40 0002 	orr.w	r0, r0, r2
  407108:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40710c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407110:	f141 0100 	adc.w	r1, r1, #0
  407114:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407118:	bf08      	it	eq
  40711a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40711e:	bd70      	pop	{r4, r5, r6, pc}
  407120:	f1c4 0520 	rsb	r5, r4, #32
  407124:	fa00 f205 	lsl.w	r2, r0, r5
  407128:	ea4e 0e02 	orr.w	lr, lr, r2
  40712c:	fa20 f304 	lsr.w	r3, r0, r4
  407130:	fa01 f205 	lsl.w	r2, r1, r5
  407134:	ea43 0302 	orr.w	r3, r3, r2
  407138:	fa21 f004 	lsr.w	r0, r1, r4
  40713c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407140:	fa21 f204 	lsr.w	r2, r1, r4
  407144:	ea20 0002 	bic.w	r0, r0, r2
  407148:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40714c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407150:	bf08      	it	eq
  407152:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407156:	bd70      	pop	{r4, r5, r6, pc}
  407158:	f094 0f00 	teq	r4, #0
  40715c:	d10f      	bne.n	40717e <__aeabi_dmul+0x1c2>
  40715e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407162:	0040      	lsls	r0, r0, #1
  407164:	eb41 0101 	adc.w	r1, r1, r1
  407168:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40716c:	bf08      	it	eq
  40716e:	3c01      	subeq	r4, #1
  407170:	d0f7      	beq.n	407162 <__aeabi_dmul+0x1a6>
  407172:	ea41 0106 	orr.w	r1, r1, r6
  407176:	f095 0f00 	teq	r5, #0
  40717a:	bf18      	it	ne
  40717c:	4770      	bxne	lr
  40717e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407182:	0052      	lsls	r2, r2, #1
  407184:	eb43 0303 	adc.w	r3, r3, r3
  407188:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40718c:	bf08      	it	eq
  40718e:	3d01      	subeq	r5, #1
  407190:	d0f7      	beq.n	407182 <__aeabi_dmul+0x1c6>
  407192:	ea43 0306 	orr.w	r3, r3, r6
  407196:	4770      	bx	lr
  407198:	ea94 0f0c 	teq	r4, ip
  40719c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4071a0:	bf18      	it	ne
  4071a2:	ea95 0f0c 	teqne	r5, ip
  4071a6:	d00c      	beq.n	4071c2 <__aeabi_dmul+0x206>
  4071a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4071ac:	bf18      	it	ne
  4071ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4071b2:	d1d1      	bne.n	407158 <__aeabi_dmul+0x19c>
  4071b4:	ea81 0103 	eor.w	r1, r1, r3
  4071b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4071bc:	f04f 0000 	mov.w	r0, #0
  4071c0:	bd70      	pop	{r4, r5, r6, pc}
  4071c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4071c6:	bf06      	itte	eq
  4071c8:	4610      	moveq	r0, r2
  4071ca:	4619      	moveq	r1, r3
  4071cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4071d0:	d019      	beq.n	407206 <__aeabi_dmul+0x24a>
  4071d2:	ea94 0f0c 	teq	r4, ip
  4071d6:	d102      	bne.n	4071de <__aeabi_dmul+0x222>
  4071d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4071dc:	d113      	bne.n	407206 <__aeabi_dmul+0x24a>
  4071de:	ea95 0f0c 	teq	r5, ip
  4071e2:	d105      	bne.n	4071f0 <__aeabi_dmul+0x234>
  4071e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4071e8:	bf1c      	itt	ne
  4071ea:	4610      	movne	r0, r2
  4071ec:	4619      	movne	r1, r3
  4071ee:	d10a      	bne.n	407206 <__aeabi_dmul+0x24a>
  4071f0:	ea81 0103 	eor.w	r1, r1, r3
  4071f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4071f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4071fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407200:	f04f 0000 	mov.w	r0, #0
  407204:	bd70      	pop	{r4, r5, r6, pc}
  407206:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40720a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40720e:	bd70      	pop	{r4, r5, r6, pc}

00407210 <__aeabi_ddiv>:
  407210:	b570      	push	{r4, r5, r6, lr}
  407212:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407216:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40721a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40721e:	bf1d      	ittte	ne
  407220:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407224:	ea94 0f0c 	teqne	r4, ip
  407228:	ea95 0f0c 	teqne	r5, ip
  40722c:	f000 f8a7 	bleq	40737e <__aeabi_ddiv+0x16e>
  407230:	eba4 0405 	sub.w	r4, r4, r5
  407234:	ea81 0e03 	eor.w	lr, r1, r3
  407238:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40723c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407240:	f000 8088 	beq.w	407354 <__aeabi_ddiv+0x144>
  407244:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407248:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40724c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407250:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407254:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407258:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40725c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407260:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407264:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407268:	429d      	cmp	r5, r3
  40726a:	bf08      	it	eq
  40726c:	4296      	cmpeq	r6, r2
  40726e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407272:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407276:	d202      	bcs.n	40727e <__aeabi_ddiv+0x6e>
  407278:	085b      	lsrs	r3, r3, #1
  40727a:	ea4f 0232 	mov.w	r2, r2, rrx
  40727e:	1ab6      	subs	r6, r6, r2
  407280:	eb65 0503 	sbc.w	r5, r5, r3
  407284:	085b      	lsrs	r3, r3, #1
  407286:	ea4f 0232 	mov.w	r2, r2, rrx
  40728a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40728e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407292:	ebb6 0e02 	subs.w	lr, r6, r2
  407296:	eb75 0e03 	sbcs.w	lr, r5, r3
  40729a:	bf22      	ittt	cs
  40729c:	1ab6      	subcs	r6, r6, r2
  40729e:	4675      	movcs	r5, lr
  4072a0:	ea40 000c 	orrcs.w	r0, r0, ip
  4072a4:	085b      	lsrs	r3, r3, #1
  4072a6:	ea4f 0232 	mov.w	r2, r2, rrx
  4072aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4072ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4072b2:	bf22      	ittt	cs
  4072b4:	1ab6      	subcs	r6, r6, r2
  4072b6:	4675      	movcs	r5, lr
  4072b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4072bc:	085b      	lsrs	r3, r3, #1
  4072be:	ea4f 0232 	mov.w	r2, r2, rrx
  4072c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4072c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4072ca:	bf22      	ittt	cs
  4072cc:	1ab6      	subcs	r6, r6, r2
  4072ce:	4675      	movcs	r5, lr
  4072d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4072d4:	085b      	lsrs	r3, r3, #1
  4072d6:	ea4f 0232 	mov.w	r2, r2, rrx
  4072da:	ebb6 0e02 	subs.w	lr, r6, r2
  4072de:	eb75 0e03 	sbcs.w	lr, r5, r3
  4072e2:	bf22      	ittt	cs
  4072e4:	1ab6      	subcs	r6, r6, r2
  4072e6:	4675      	movcs	r5, lr
  4072e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4072ec:	ea55 0e06 	orrs.w	lr, r5, r6
  4072f0:	d018      	beq.n	407324 <__aeabi_ddiv+0x114>
  4072f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4072f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4072fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4072fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407302:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407306:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40730a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40730e:	d1c0      	bne.n	407292 <__aeabi_ddiv+0x82>
  407310:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407314:	d10b      	bne.n	40732e <__aeabi_ddiv+0x11e>
  407316:	ea41 0100 	orr.w	r1, r1, r0
  40731a:	f04f 0000 	mov.w	r0, #0
  40731e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407322:	e7b6      	b.n	407292 <__aeabi_ddiv+0x82>
  407324:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407328:	bf04      	itt	eq
  40732a:	4301      	orreq	r1, r0
  40732c:	2000      	moveq	r0, #0
  40732e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407332:	bf88      	it	hi
  407334:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407338:	f63f aeaf 	bhi.w	40709a <__aeabi_dmul+0xde>
  40733c:	ebb5 0c03 	subs.w	ip, r5, r3
  407340:	bf04      	itt	eq
  407342:	ebb6 0c02 	subseq.w	ip, r6, r2
  407346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40734a:	f150 0000 	adcs.w	r0, r0, #0
  40734e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407352:	bd70      	pop	{r4, r5, r6, pc}
  407354:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407358:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40735c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407360:	bfc2      	ittt	gt
  407362:	ebd4 050c 	rsbsgt	r5, r4, ip
  407366:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40736a:	bd70      	popgt	{r4, r5, r6, pc}
  40736c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407370:	f04f 0e00 	mov.w	lr, #0
  407374:	3c01      	subs	r4, #1
  407376:	e690      	b.n	40709a <__aeabi_dmul+0xde>
  407378:	ea45 0e06 	orr.w	lr, r5, r6
  40737c:	e68d      	b.n	40709a <__aeabi_dmul+0xde>
  40737e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407382:	ea94 0f0c 	teq	r4, ip
  407386:	bf08      	it	eq
  407388:	ea95 0f0c 	teqeq	r5, ip
  40738c:	f43f af3b 	beq.w	407206 <__aeabi_dmul+0x24a>
  407390:	ea94 0f0c 	teq	r4, ip
  407394:	d10a      	bne.n	4073ac <__aeabi_ddiv+0x19c>
  407396:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40739a:	f47f af34 	bne.w	407206 <__aeabi_dmul+0x24a>
  40739e:	ea95 0f0c 	teq	r5, ip
  4073a2:	f47f af25 	bne.w	4071f0 <__aeabi_dmul+0x234>
  4073a6:	4610      	mov	r0, r2
  4073a8:	4619      	mov	r1, r3
  4073aa:	e72c      	b.n	407206 <__aeabi_dmul+0x24a>
  4073ac:	ea95 0f0c 	teq	r5, ip
  4073b0:	d106      	bne.n	4073c0 <__aeabi_ddiv+0x1b0>
  4073b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4073b6:	f43f aefd 	beq.w	4071b4 <__aeabi_dmul+0x1f8>
  4073ba:	4610      	mov	r0, r2
  4073bc:	4619      	mov	r1, r3
  4073be:	e722      	b.n	407206 <__aeabi_dmul+0x24a>
  4073c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4073c4:	bf18      	it	ne
  4073c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4073ca:	f47f aec5 	bne.w	407158 <__aeabi_dmul+0x19c>
  4073ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4073d2:	f47f af0d 	bne.w	4071f0 <__aeabi_dmul+0x234>
  4073d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4073da:	f47f aeeb 	bne.w	4071b4 <__aeabi_dmul+0x1f8>
  4073de:	e712      	b.n	407206 <__aeabi_dmul+0x24a>

004073e0 <__gedf2>:
  4073e0:	f04f 3cff 	mov.w	ip, #4294967295
  4073e4:	e006      	b.n	4073f4 <__cmpdf2+0x4>
  4073e6:	bf00      	nop

004073e8 <__ledf2>:
  4073e8:	f04f 0c01 	mov.w	ip, #1
  4073ec:	e002      	b.n	4073f4 <__cmpdf2+0x4>
  4073ee:	bf00      	nop

004073f0 <__cmpdf2>:
  4073f0:	f04f 0c01 	mov.w	ip, #1
  4073f4:	f84d cd04 	str.w	ip, [sp, #-4]!
  4073f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4073fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407400:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407404:	bf18      	it	ne
  407406:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40740a:	d01b      	beq.n	407444 <__cmpdf2+0x54>
  40740c:	b001      	add	sp, #4
  40740e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407412:	bf0c      	ite	eq
  407414:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407418:	ea91 0f03 	teqne	r1, r3
  40741c:	bf02      	ittt	eq
  40741e:	ea90 0f02 	teqeq	r0, r2
  407422:	2000      	moveq	r0, #0
  407424:	4770      	bxeq	lr
  407426:	f110 0f00 	cmn.w	r0, #0
  40742a:	ea91 0f03 	teq	r1, r3
  40742e:	bf58      	it	pl
  407430:	4299      	cmppl	r1, r3
  407432:	bf08      	it	eq
  407434:	4290      	cmpeq	r0, r2
  407436:	bf2c      	ite	cs
  407438:	17d8      	asrcs	r0, r3, #31
  40743a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40743e:	f040 0001 	orr.w	r0, r0, #1
  407442:	4770      	bx	lr
  407444:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407448:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40744c:	d102      	bne.n	407454 <__cmpdf2+0x64>
  40744e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407452:	d107      	bne.n	407464 <__cmpdf2+0x74>
  407454:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407458:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40745c:	d1d6      	bne.n	40740c <__cmpdf2+0x1c>
  40745e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407462:	d0d3      	beq.n	40740c <__cmpdf2+0x1c>
  407464:	f85d 0b04 	ldr.w	r0, [sp], #4
  407468:	4770      	bx	lr
  40746a:	bf00      	nop

0040746c <__aeabi_cdrcmple>:
  40746c:	4684      	mov	ip, r0
  40746e:	4610      	mov	r0, r2
  407470:	4662      	mov	r2, ip
  407472:	468c      	mov	ip, r1
  407474:	4619      	mov	r1, r3
  407476:	4663      	mov	r3, ip
  407478:	e000      	b.n	40747c <__aeabi_cdcmpeq>
  40747a:	bf00      	nop

0040747c <__aeabi_cdcmpeq>:
  40747c:	b501      	push	{r0, lr}
  40747e:	f7ff ffb7 	bl	4073f0 <__cmpdf2>
  407482:	2800      	cmp	r0, #0
  407484:	bf48      	it	mi
  407486:	f110 0f00 	cmnmi.w	r0, #0
  40748a:	bd01      	pop	{r0, pc}

0040748c <__aeabi_dcmpeq>:
  40748c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407490:	f7ff fff4 	bl	40747c <__aeabi_cdcmpeq>
  407494:	bf0c      	ite	eq
  407496:	2001      	moveq	r0, #1
  407498:	2000      	movne	r0, #0
  40749a:	f85d fb08 	ldr.w	pc, [sp], #8
  40749e:	bf00      	nop

004074a0 <__aeabi_dcmplt>:
  4074a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4074a4:	f7ff ffea 	bl	40747c <__aeabi_cdcmpeq>
  4074a8:	bf34      	ite	cc
  4074aa:	2001      	movcc	r0, #1
  4074ac:	2000      	movcs	r0, #0
  4074ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4074b2:	bf00      	nop

004074b4 <__aeabi_dcmple>:
  4074b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4074b8:	f7ff ffe0 	bl	40747c <__aeabi_cdcmpeq>
  4074bc:	bf94      	ite	ls
  4074be:	2001      	movls	r0, #1
  4074c0:	2000      	movhi	r0, #0
  4074c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4074c6:	bf00      	nop

004074c8 <__aeabi_dcmpge>:
  4074c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4074cc:	f7ff ffce 	bl	40746c <__aeabi_cdrcmple>
  4074d0:	bf94      	ite	ls
  4074d2:	2001      	movls	r0, #1
  4074d4:	2000      	movhi	r0, #0
  4074d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4074da:	bf00      	nop

004074dc <__aeabi_dcmpgt>:
  4074dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4074e0:	f7ff ffc4 	bl	40746c <__aeabi_cdrcmple>
  4074e4:	bf34      	ite	cc
  4074e6:	2001      	movcc	r0, #1
  4074e8:	2000      	movcs	r0, #0
  4074ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4074ee:	bf00      	nop

004074f0 <atoi>:
  4074f0:	220a      	movs	r2, #10
  4074f2:	2100      	movs	r1, #0
  4074f4:	f000 bdf8 	b.w	4080e8 <strtol>

004074f8 <__libc_init_array>:
  4074f8:	b570      	push	{r4, r5, r6, lr}
  4074fa:	4e0f      	ldr	r6, [pc, #60]	; (407538 <__libc_init_array+0x40>)
  4074fc:	4d0f      	ldr	r5, [pc, #60]	; (40753c <__libc_init_array+0x44>)
  4074fe:	1b76      	subs	r6, r6, r5
  407500:	10b6      	asrs	r6, r6, #2
  407502:	bf18      	it	ne
  407504:	2400      	movne	r4, #0
  407506:	d005      	beq.n	407514 <__libc_init_array+0x1c>
  407508:	3401      	adds	r4, #1
  40750a:	f855 3b04 	ldr.w	r3, [r5], #4
  40750e:	4798      	blx	r3
  407510:	42a6      	cmp	r6, r4
  407512:	d1f9      	bne.n	407508 <__libc_init_array+0x10>
  407514:	4e0a      	ldr	r6, [pc, #40]	; (407540 <__libc_init_array+0x48>)
  407516:	4d0b      	ldr	r5, [pc, #44]	; (407544 <__libc_init_array+0x4c>)
  407518:	1b76      	subs	r6, r6, r5
  40751a:	f006 fc31 	bl	40dd80 <_init>
  40751e:	10b6      	asrs	r6, r6, #2
  407520:	bf18      	it	ne
  407522:	2400      	movne	r4, #0
  407524:	d006      	beq.n	407534 <__libc_init_array+0x3c>
  407526:	3401      	adds	r4, #1
  407528:	f855 3b04 	ldr.w	r3, [r5], #4
  40752c:	4798      	blx	r3
  40752e:	42a6      	cmp	r6, r4
  407530:	d1f9      	bne.n	407526 <__libc_init_array+0x2e>
  407532:	bd70      	pop	{r4, r5, r6, pc}
  407534:	bd70      	pop	{r4, r5, r6, pc}
  407536:	bf00      	nop
  407538:	0040dd8c 	.word	0x0040dd8c
  40753c:	0040dd8c 	.word	0x0040dd8c
  407540:	0040dd94 	.word	0x0040dd94
  407544:	0040dd8c 	.word	0x0040dd8c

00407548 <memcpy>:
  407548:	4684      	mov	ip, r0
  40754a:	ea41 0300 	orr.w	r3, r1, r0
  40754e:	f013 0303 	ands.w	r3, r3, #3
  407552:	d16d      	bne.n	407630 <memcpy+0xe8>
  407554:	3a40      	subs	r2, #64	; 0x40
  407556:	d341      	bcc.n	4075dc <memcpy+0x94>
  407558:	f851 3b04 	ldr.w	r3, [r1], #4
  40755c:	f840 3b04 	str.w	r3, [r0], #4
  407560:	f851 3b04 	ldr.w	r3, [r1], #4
  407564:	f840 3b04 	str.w	r3, [r0], #4
  407568:	f851 3b04 	ldr.w	r3, [r1], #4
  40756c:	f840 3b04 	str.w	r3, [r0], #4
  407570:	f851 3b04 	ldr.w	r3, [r1], #4
  407574:	f840 3b04 	str.w	r3, [r0], #4
  407578:	f851 3b04 	ldr.w	r3, [r1], #4
  40757c:	f840 3b04 	str.w	r3, [r0], #4
  407580:	f851 3b04 	ldr.w	r3, [r1], #4
  407584:	f840 3b04 	str.w	r3, [r0], #4
  407588:	f851 3b04 	ldr.w	r3, [r1], #4
  40758c:	f840 3b04 	str.w	r3, [r0], #4
  407590:	f851 3b04 	ldr.w	r3, [r1], #4
  407594:	f840 3b04 	str.w	r3, [r0], #4
  407598:	f851 3b04 	ldr.w	r3, [r1], #4
  40759c:	f840 3b04 	str.w	r3, [r0], #4
  4075a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075a4:	f840 3b04 	str.w	r3, [r0], #4
  4075a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075ac:	f840 3b04 	str.w	r3, [r0], #4
  4075b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075b4:	f840 3b04 	str.w	r3, [r0], #4
  4075b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075bc:	f840 3b04 	str.w	r3, [r0], #4
  4075c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075c4:	f840 3b04 	str.w	r3, [r0], #4
  4075c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075cc:	f840 3b04 	str.w	r3, [r0], #4
  4075d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075d4:	f840 3b04 	str.w	r3, [r0], #4
  4075d8:	3a40      	subs	r2, #64	; 0x40
  4075da:	d2bd      	bcs.n	407558 <memcpy+0x10>
  4075dc:	3230      	adds	r2, #48	; 0x30
  4075de:	d311      	bcc.n	407604 <memcpy+0xbc>
  4075e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075e4:	f840 3b04 	str.w	r3, [r0], #4
  4075e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075ec:	f840 3b04 	str.w	r3, [r0], #4
  4075f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4075f4:	f840 3b04 	str.w	r3, [r0], #4
  4075f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4075fc:	f840 3b04 	str.w	r3, [r0], #4
  407600:	3a10      	subs	r2, #16
  407602:	d2ed      	bcs.n	4075e0 <memcpy+0x98>
  407604:	320c      	adds	r2, #12
  407606:	d305      	bcc.n	407614 <memcpy+0xcc>
  407608:	f851 3b04 	ldr.w	r3, [r1], #4
  40760c:	f840 3b04 	str.w	r3, [r0], #4
  407610:	3a04      	subs	r2, #4
  407612:	d2f9      	bcs.n	407608 <memcpy+0xc0>
  407614:	3204      	adds	r2, #4
  407616:	d008      	beq.n	40762a <memcpy+0xe2>
  407618:	07d2      	lsls	r2, r2, #31
  40761a:	bf1c      	itt	ne
  40761c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407620:	f800 3b01 	strbne.w	r3, [r0], #1
  407624:	d301      	bcc.n	40762a <memcpy+0xe2>
  407626:	880b      	ldrh	r3, [r1, #0]
  407628:	8003      	strh	r3, [r0, #0]
  40762a:	4660      	mov	r0, ip
  40762c:	4770      	bx	lr
  40762e:	bf00      	nop
  407630:	2a08      	cmp	r2, #8
  407632:	d313      	bcc.n	40765c <memcpy+0x114>
  407634:	078b      	lsls	r3, r1, #30
  407636:	d08d      	beq.n	407554 <memcpy+0xc>
  407638:	f010 0303 	ands.w	r3, r0, #3
  40763c:	d08a      	beq.n	407554 <memcpy+0xc>
  40763e:	f1c3 0304 	rsb	r3, r3, #4
  407642:	1ad2      	subs	r2, r2, r3
  407644:	07db      	lsls	r3, r3, #31
  407646:	bf1c      	itt	ne
  407648:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40764c:	f800 3b01 	strbne.w	r3, [r0], #1
  407650:	d380      	bcc.n	407554 <memcpy+0xc>
  407652:	f831 3b02 	ldrh.w	r3, [r1], #2
  407656:	f820 3b02 	strh.w	r3, [r0], #2
  40765a:	e77b      	b.n	407554 <memcpy+0xc>
  40765c:	3a04      	subs	r2, #4
  40765e:	d3d9      	bcc.n	407614 <memcpy+0xcc>
  407660:	3a01      	subs	r2, #1
  407662:	f811 3b01 	ldrb.w	r3, [r1], #1
  407666:	f800 3b01 	strb.w	r3, [r0], #1
  40766a:	d2f9      	bcs.n	407660 <memcpy+0x118>
  40766c:	780b      	ldrb	r3, [r1, #0]
  40766e:	7003      	strb	r3, [r0, #0]
  407670:	784b      	ldrb	r3, [r1, #1]
  407672:	7043      	strb	r3, [r0, #1]
  407674:	788b      	ldrb	r3, [r1, #2]
  407676:	7083      	strb	r3, [r0, #2]
  407678:	4660      	mov	r0, ip
  40767a:	4770      	bx	lr

0040767c <memset>:
  40767c:	b470      	push	{r4, r5, r6}
  40767e:	0786      	lsls	r6, r0, #30
  407680:	d046      	beq.n	407710 <memset+0x94>
  407682:	1e54      	subs	r4, r2, #1
  407684:	2a00      	cmp	r2, #0
  407686:	d041      	beq.n	40770c <memset+0x90>
  407688:	b2ca      	uxtb	r2, r1
  40768a:	4603      	mov	r3, r0
  40768c:	e002      	b.n	407694 <memset+0x18>
  40768e:	f114 34ff 	adds.w	r4, r4, #4294967295
  407692:	d33b      	bcc.n	40770c <memset+0x90>
  407694:	f803 2b01 	strb.w	r2, [r3], #1
  407698:	079d      	lsls	r5, r3, #30
  40769a:	d1f8      	bne.n	40768e <memset+0x12>
  40769c:	2c03      	cmp	r4, #3
  40769e:	d92e      	bls.n	4076fe <memset+0x82>
  4076a0:	b2cd      	uxtb	r5, r1
  4076a2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4076a6:	2c0f      	cmp	r4, #15
  4076a8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4076ac:	d919      	bls.n	4076e2 <memset+0x66>
  4076ae:	f103 0210 	add.w	r2, r3, #16
  4076b2:	4626      	mov	r6, r4
  4076b4:	3e10      	subs	r6, #16
  4076b6:	2e0f      	cmp	r6, #15
  4076b8:	f842 5c10 	str.w	r5, [r2, #-16]
  4076bc:	f842 5c0c 	str.w	r5, [r2, #-12]
  4076c0:	f842 5c08 	str.w	r5, [r2, #-8]
  4076c4:	f842 5c04 	str.w	r5, [r2, #-4]
  4076c8:	f102 0210 	add.w	r2, r2, #16
  4076cc:	d8f2      	bhi.n	4076b4 <memset+0x38>
  4076ce:	f1a4 0210 	sub.w	r2, r4, #16
  4076d2:	f022 020f 	bic.w	r2, r2, #15
  4076d6:	f004 040f 	and.w	r4, r4, #15
  4076da:	3210      	adds	r2, #16
  4076dc:	2c03      	cmp	r4, #3
  4076de:	4413      	add	r3, r2
  4076e0:	d90d      	bls.n	4076fe <memset+0x82>
  4076e2:	461e      	mov	r6, r3
  4076e4:	4622      	mov	r2, r4
  4076e6:	3a04      	subs	r2, #4
  4076e8:	2a03      	cmp	r2, #3
  4076ea:	f846 5b04 	str.w	r5, [r6], #4
  4076ee:	d8fa      	bhi.n	4076e6 <memset+0x6a>
  4076f0:	1f22      	subs	r2, r4, #4
  4076f2:	f022 0203 	bic.w	r2, r2, #3
  4076f6:	3204      	adds	r2, #4
  4076f8:	4413      	add	r3, r2
  4076fa:	f004 0403 	and.w	r4, r4, #3
  4076fe:	b12c      	cbz	r4, 40770c <memset+0x90>
  407700:	b2c9      	uxtb	r1, r1
  407702:	441c      	add	r4, r3
  407704:	f803 1b01 	strb.w	r1, [r3], #1
  407708:	429c      	cmp	r4, r3
  40770a:	d1fb      	bne.n	407704 <memset+0x88>
  40770c:	bc70      	pop	{r4, r5, r6}
  40770e:	4770      	bx	lr
  407710:	4614      	mov	r4, r2
  407712:	4603      	mov	r3, r0
  407714:	e7c2      	b.n	40769c <memset+0x20>
  407716:	bf00      	nop

00407718 <printf>:
  407718:	b40f      	push	{r0, r1, r2, r3}
  40771a:	b500      	push	{lr}
  40771c:	4907      	ldr	r1, [pc, #28]	; (40773c <printf+0x24>)
  40771e:	b083      	sub	sp, #12
  407720:	ab04      	add	r3, sp, #16
  407722:	6808      	ldr	r0, [r1, #0]
  407724:	f853 2b04 	ldr.w	r2, [r3], #4
  407728:	6881      	ldr	r1, [r0, #8]
  40772a:	9301      	str	r3, [sp, #4]
  40772c:	f000 fcf2 	bl	408114 <_vfprintf_r>
  407730:	b003      	add	sp, #12
  407732:	f85d eb04 	ldr.w	lr, [sp], #4
  407736:	b004      	add	sp, #16
  407738:	4770      	bx	lr
  40773a:	bf00      	nop
  40773c:	20400024 	.word	0x20400024

00407740 <putchar>:
  407740:	4b03      	ldr	r3, [pc, #12]	; (407750 <putchar+0x10>)
  407742:	681b      	ldr	r3, [r3, #0]
  407744:	4601      	mov	r1, r0
  407746:	689a      	ldr	r2, [r3, #8]
  407748:	4618      	mov	r0, r3
  40774a:	f004 bb53 	b.w	40bdf4 <_putc_r>
  40774e:	bf00      	nop
  407750:	20400024 	.word	0x20400024

00407754 <_puts_r>:
  407754:	b5f0      	push	{r4, r5, r6, r7, lr}
  407756:	4605      	mov	r5, r0
  407758:	b089      	sub	sp, #36	; 0x24
  40775a:	4608      	mov	r0, r1
  40775c:	460c      	mov	r4, r1
  40775e:	f000 fb6f 	bl	407e40 <strlen>
  407762:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407764:	4f21      	ldr	r7, [pc, #132]	; (4077ec <_puts_r+0x98>)
  407766:	9404      	str	r4, [sp, #16]
  407768:	2601      	movs	r6, #1
  40776a:	1c44      	adds	r4, r0, #1
  40776c:	a904      	add	r1, sp, #16
  40776e:	2202      	movs	r2, #2
  407770:	9403      	str	r4, [sp, #12]
  407772:	9005      	str	r0, [sp, #20]
  407774:	68ac      	ldr	r4, [r5, #8]
  407776:	9706      	str	r7, [sp, #24]
  407778:	9607      	str	r6, [sp, #28]
  40777a:	9101      	str	r1, [sp, #4]
  40777c:	9202      	str	r2, [sp, #8]
  40777e:	b353      	cbz	r3, 4077d6 <_puts_r+0x82>
  407780:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407782:	f013 0f01 	tst.w	r3, #1
  407786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40778a:	b29a      	uxth	r2, r3
  40778c:	d101      	bne.n	407792 <_puts_r+0x3e>
  40778e:	0590      	lsls	r0, r2, #22
  407790:	d525      	bpl.n	4077de <_puts_r+0x8a>
  407792:	0491      	lsls	r1, r2, #18
  407794:	d406      	bmi.n	4077a4 <_puts_r+0x50>
  407796:	6e62      	ldr	r2, [r4, #100]	; 0x64
  407798:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40779c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4077a0:	81a3      	strh	r3, [r4, #12]
  4077a2:	6662      	str	r2, [r4, #100]	; 0x64
  4077a4:	4628      	mov	r0, r5
  4077a6:	aa01      	add	r2, sp, #4
  4077a8:	4621      	mov	r1, r4
  4077aa:	f003 fa53 	bl	40ac54 <__sfvwrite_r>
  4077ae:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4077b0:	2800      	cmp	r0, #0
  4077b2:	bf0c      	ite	eq
  4077b4:	250a      	moveq	r5, #10
  4077b6:	f04f 35ff 	movne.w	r5, #4294967295
  4077ba:	07da      	lsls	r2, r3, #31
  4077bc:	d402      	bmi.n	4077c4 <_puts_r+0x70>
  4077be:	89a3      	ldrh	r3, [r4, #12]
  4077c0:	059b      	lsls	r3, r3, #22
  4077c2:	d502      	bpl.n	4077ca <_puts_r+0x76>
  4077c4:	4628      	mov	r0, r5
  4077c6:	b009      	add	sp, #36	; 0x24
  4077c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4077ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4077cc:	f003 fc0a 	bl	40afe4 <__retarget_lock_release_recursive>
  4077d0:	4628      	mov	r0, r5
  4077d2:	b009      	add	sp, #36	; 0x24
  4077d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4077d6:	4628      	mov	r0, r5
  4077d8:	f003 f8b4 	bl	40a944 <__sinit>
  4077dc:	e7d0      	b.n	407780 <_puts_r+0x2c>
  4077de:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4077e0:	f003 fbfe 	bl	40afe0 <__retarget_lock_acquire_recursive>
  4077e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4077e8:	b29a      	uxth	r2, r3
  4077ea:	e7d2      	b.n	407792 <_puts_r+0x3e>
  4077ec:	0040d95c 	.word	0x0040d95c

004077f0 <puts>:
  4077f0:	4b02      	ldr	r3, [pc, #8]	; (4077fc <puts+0xc>)
  4077f2:	4601      	mov	r1, r0
  4077f4:	6818      	ldr	r0, [r3, #0]
  4077f6:	f7ff bfad 	b.w	407754 <_puts_r>
  4077fa:	bf00      	nop
  4077fc:	20400024 	.word	0x20400024

00407800 <setbuf>:
  407800:	2900      	cmp	r1, #0
  407802:	bf0c      	ite	eq
  407804:	2202      	moveq	r2, #2
  407806:	2200      	movne	r2, #0
  407808:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40780c:	f000 b800 	b.w	407810 <setvbuf>

00407810 <setvbuf>:
  407810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407814:	4c61      	ldr	r4, [pc, #388]	; (40799c <setvbuf+0x18c>)
  407816:	6825      	ldr	r5, [r4, #0]
  407818:	b083      	sub	sp, #12
  40781a:	4604      	mov	r4, r0
  40781c:	460f      	mov	r7, r1
  40781e:	4690      	mov	r8, r2
  407820:	461e      	mov	r6, r3
  407822:	b115      	cbz	r5, 40782a <setvbuf+0x1a>
  407824:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407826:	2b00      	cmp	r3, #0
  407828:	d064      	beq.n	4078f4 <setvbuf+0xe4>
  40782a:	f1b8 0f02 	cmp.w	r8, #2
  40782e:	d006      	beq.n	40783e <setvbuf+0x2e>
  407830:	f1b8 0f01 	cmp.w	r8, #1
  407834:	f200 809f 	bhi.w	407976 <setvbuf+0x166>
  407838:	2e00      	cmp	r6, #0
  40783a:	f2c0 809c 	blt.w	407976 <setvbuf+0x166>
  40783e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407840:	07d8      	lsls	r0, r3, #31
  407842:	d534      	bpl.n	4078ae <setvbuf+0x9e>
  407844:	4621      	mov	r1, r4
  407846:	4628      	mov	r0, r5
  407848:	f003 f824 	bl	40a894 <_fflush_r>
  40784c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40784e:	b141      	cbz	r1, 407862 <setvbuf+0x52>
  407850:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407854:	4299      	cmp	r1, r3
  407856:	d002      	beq.n	40785e <setvbuf+0x4e>
  407858:	4628      	mov	r0, r5
  40785a:	f003 f915 	bl	40aa88 <_free_r>
  40785e:	2300      	movs	r3, #0
  407860:	6323      	str	r3, [r4, #48]	; 0x30
  407862:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407866:	2200      	movs	r2, #0
  407868:	61a2      	str	r2, [r4, #24]
  40786a:	6062      	str	r2, [r4, #4]
  40786c:	061a      	lsls	r2, r3, #24
  40786e:	d43a      	bmi.n	4078e6 <setvbuf+0xd6>
  407870:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  407874:	f023 0303 	bic.w	r3, r3, #3
  407878:	f1b8 0f02 	cmp.w	r8, #2
  40787c:	81a3      	strh	r3, [r4, #12]
  40787e:	d01d      	beq.n	4078bc <setvbuf+0xac>
  407880:	ab01      	add	r3, sp, #4
  407882:	466a      	mov	r2, sp
  407884:	4621      	mov	r1, r4
  407886:	4628      	mov	r0, r5
  407888:	f003 fbae 	bl	40afe8 <__swhatbuf_r>
  40788c:	89a3      	ldrh	r3, [r4, #12]
  40788e:	4318      	orrs	r0, r3
  407890:	81a0      	strh	r0, [r4, #12]
  407892:	2e00      	cmp	r6, #0
  407894:	d132      	bne.n	4078fc <setvbuf+0xec>
  407896:	9e00      	ldr	r6, [sp, #0]
  407898:	4630      	mov	r0, r6
  40789a:	f003 fc1d 	bl	40b0d8 <malloc>
  40789e:	4607      	mov	r7, r0
  4078a0:	2800      	cmp	r0, #0
  4078a2:	d06b      	beq.n	40797c <setvbuf+0x16c>
  4078a4:	89a3      	ldrh	r3, [r4, #12]
  4078a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4078aa:	81a3      	strh	r3, [r4, #12]
  4078ac:	e028      	b.n	407900 <setvbuf+0xf0>
  4078ae:	89a3      	ldrh	r3, [r4, #12]
  4078b0:	0599      	lsls	r1, r3, #22
  4078b2:	d4c7      	bmi.n	407844 <setvbuf+0x34>
  4078b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4078b6:	f003 fb93 	bl	40afe0 <__retarget_lock_acquire_recursive>
  4078ba:	e7c3      	b.n	407844 <setvbuf+0x34>
  4078bc:	2500      	movs	r5, #0
  4078be:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4078c0:	2600      	movs	r6, #0
  4078c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4078c6:	f043 0302 	orr.w	r3, r3, #2
  4078ca:	2001      	movs	r0, #1
  4078cc:	60a6      	str	r6, [r4, #8]
  4078ce:	07ce      	lsls	r6, r1, #31
  4078d0:	81a3      	strh	r3, [r4, #12]
  4078d2:	6022      	str	r2, [r4, #0]
  4078d4:	6122      	str	r2, [r4, #16]
  4078d6:	6160      	str	r0, [r4, #20]
  4078d8:	d401      	bmi.n	4078de <setvbuf+0xce>
  4078da:	0598      	lsls	r0, r3, #22
  4078dc:	d53e      	bpl.n	40795c <setvbuf+0x14c>
  4078de:	4628      	mov	r0, r5
  4078e0:	b003      	add	sp, #12
  4078e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4078e6:	6921      	ldr	r1, [r4, #16]
  4078e8:	4628      	mov	r0, r5
  4078ea:	f003 f8cd 	bl	40aa88 <_free_r>
  4078ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4078f2:	e7bd      	b.n	407870 <setvbuf+0x60>
  4078f4:	4628      	mov	r0, r5
  4078f6:	f003 f825 	bl	40a944 <__sinit>
  4078fa:	e796      	b.n	40782a <setvbuf+0x1a>
  4078fc:	2f00      	cmp	r7, #0
  4078fe:	d0cb      	beq.n	407898 <setvbuf+0x88>
  407900:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407902:	2b00      	cmp	r3, #0
  407904:	d033      	beq.n	40796e <setvbuf+0x15e>
  407906:	9b00      	ldr	r3, [sp, #0]
  407908:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40790c:	6027      	str	r7, [r4, #0]
  40790e:	429e      	cmp	r6, r3
  407910:	bf1c      	itt	ne
  407912:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  407916:	81a2      	strhne	r2, [r4, #12]
  407918:	f1b8 0f01 	cmp.w	r8, #1
  40791c:	bf04      	itt	eq
  40791e:	f042 0201 	orreq.w	r2, r2, #1
  407922:	81a2      	strheq	r2, [r4, #12]
  407924:	b292      	uxth	r2, r2
  407926:	f012 0308 	ands.w	r3, r2, #8
  40792a:	6127      	str	r7, [r4, #16]
  40792c:	6166      	str	r6, [r4, #20]
  40792e:	d00e      	beq.n	40794e <setvbuf+0x13e>
  407930:	07d1      	lsls	r1, r2, #31
  407932:	d51a      	bpl.n	40796a <setvbuf+0x15a>
  407934:	6e65      	ldr	r5, [r4, #100]	; 0x64
  407936:	4276      	negs	r6, r6
  407938:	2300      	movs	r3, #0
  40793a:	f015 0501 	ands.w	r5, r5, #1
  40793e:	61a6      	str	r6, [r4, #24]
  407940:	60a3      	str	r3, [r4, #8]
  407942:	d009      	beq.n	407958 <setvbuf+0x148>
  407944:	2500      	movs	r5, #0
  407946:	4628      	mov	r0, r5
  407948:	b003      	add	sp, #12
  40794a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40794e:	60a3      	str	r3, [r4, #8]
  407950:	6e65      	ldr	r5, [r4, #100]	; 0x64
  407952:	f015 0501 	ands.w	r5, r5, #1
  407956:	d1f5      	bne.n	407944 <setvbuf+0x134>
  407958:	0593      	lsls	r3, r2, #22
  40795a:	d4c0      	bmi.n	4078de <setvbuf+0xce>
  40795c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40795e:	f003 fb41 	bl	40afe4 <__retarget_lock_release_recursive>
  407962:	4628      	mov	r0, r5
  407964:	b003      	add	sp, #12
  407966:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40796a:	60a6      	str	r6, [r4, #8]
  40796c:	e7f0      	b.n	407950 <setvbuf+0x140>
  40796e:	4628      	mov	r0, r5
  407970:	f002 ffe8 	bl	40a944 <__sinit>
  407974:	e7c7      	b.n	407906 <setvbuf+0xf6>
  407976:	f04f 35ff 	mov.w	r5, #4294967295
  40797a:	e7b0      	b.n	4078de <setvbuf+0xce>
  40797c:	f8dd 9000 	ldr.w	r9, [sp]
  407980:	45b1      	cmp	r9, r6
  407982:	d004      	beq.n	40798e <setvbuf+0x17e>
  407984:	4648      	mov	r0, r9
  407986:	f003 fba7 	bl	40b0d8 <malloc>
  40798a:	4607      	mov	r7, r0
  40798c:	b920      	cbnz	r0, 407998 <setvbuf+0x188>
  40798e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407992:	f04f 35ff 	mov.w	r5, #4294967295
  407996:	e792      	b.n	4078be <setvbuf+0xae>
  407998:	464e      	mov	r6, r9
  40799a:	e783      	b.n	4078a4 <setvbuf+0x94>
  40799c:	20400024 	.word	0x20400024

004079a0 <strchr>:
  4079a0:	b2c9      	uxtb	r1, r1
  4079a2:	2900      	cmp	r1, #0
  4079a4:	d041      	beq.n	407a2a <strchr+0x8a>
  4079a6:	0782      	lsls	r2, r0, #30
  4079a8:	b4f0      	push	{r4, r5, r6, r7}
  4079aa:	d067      	beq.n	407a7c <strchr+0xdc>
  4079ac:	7803      	ldrb	r3, [r0, #0]
  4079ae:	2b00      	cmp	r3, #0
  4079b0:	d068      	beq.n	407a84 <strchr+0xe4>
  4079b2:	4299      	cmp	r1, r3
  4079b4:	d037      	beq.n	407a26 <strchr+0x86>
  4079b6:	1c43      	adds	r3, r0, #1
  4079b8:	e004      	b.n	4079c4 <strchr+0x24>
  4079ba:	f813 0b01 	ldrb.w	r0, [r3], #1
  4079be:	b390      	cbz	r0, 407a26 <strchr+0x86>
  4079c0:	4281      	cmp	r1, r0
  4079c2:	d02f      	beq.n	407a24 <strchr+0x84>
  4079c4:	079a      	lsls	r2, r3, #30
  4079c6:	461c      	mov	r4, r3
  4079c8:	d1f7      	bne.n	4079ba <strchr+0x1a>
  4079ca:	6825      	ldr	r5, [r4, #0]
  4079cc:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  4079d0:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  4079d4:	ea83 0605 	eor.w	r6, r3, r5
  4079d8:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  4079dc:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  4079e0:	ea20 0006 	bic.w	r0, r0, r6
  4079e4:	ea22 0205 	bic.w	r2, r2, r5
  4079e8:	4302      	orrs	r2, r0
  4079ea:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4079ee:	d111      	bne.n	407a14 <strchr+0x74>
  4079f0:	4620      	mov	r0, r4
  4079f2:	f850 6f04 	ldr.w	r6, [r0, #4]!
  4079f6:	ea83 0706 	eor.w	r7, r3, r6
  4079fa:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  4079fe:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  407a02:	ea25 0507 	bic.w	r5, r5, r7
  407a06:	ea22 0206 	bic.w	r2, r2, r6
  407a0a:	432a      	orrs	r2, r5
  407a0c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407a10:	d0ef      	beq.n	4079f2 <strchr+0x52>
  407a12:	4604      	mov	r4, r0
  407a14:	7820      	ldrb	r0, [r4, #0]
  407a16:	b918      	cbnz	r0, 407a20 <strchr+0x80>
  407a18:	e005      	b.n	407a26 <strchr+0x86>
  407a1a:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  407a1e:	b110      	cbz	r0, 407a26 <strchr+0x86>
  407a20:	4281      	cmp	r1, r0
  407a22:	d1fa      	bne.n	407a1a <strchr+0x7a>
  407a24:	4620      	mov	r0, r4
  407a26:	bcf0      	pop	{r4, r5, r6, r7}
  407a28:	4770      	bx	lr
  407a2a:	0783      	lsls	r3, r0, #30
  407a2c:	d024      	beq.n	407a78 <strchr+0xd8>
  407a2e:	7803      	ldrb	r3, [r0, #0]
  407a30:	2b00      	cmp	r3, #0
  407a32:	d0f9      	beq.n	407a28 <strchr+0x88>
  407a34:	1c43      	adds	r3, r0, #1
  407a36:	e003      	b.n	407a40 <strchr+0xa0>
  407a38:	7802      	ldrb	r2, [r0, #0]
  407a3a:	3301      	adds	r3, #1
  407a3c:	2a00      	cmp	r2, #0
  407a3e:	d0f3      	beq.n	407a28 <strchr+0x88>
  407a40:	0799      	lsls	r1, r3, #30
  407a42:	4618      	mov	r0, r3
  407a44:	d1f8      	bne.n	407a38 <strchr+0x98>
  407a46:	6819      	ldr	r1, [r3, #0]
  407a48:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  407a4c:	ea22 0201 	bic.w	r2, r2, r1
  407a50:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407a54:	d108      	bne.n	407a68 <strchr+0xc8>
  407a56:	f853 1f04 	ldr.w	r1, [r3, #4]!
  407a5a:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  407a5e:	ea22 0201 	bic.w	r2, r2, r1
  407a62:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407a66:	d0f6      	beq.n	407a56 <strchr+0xb6>
  407a68:	781a      	ldrb	r2, [r3, #0]
  407a6a:	4618      	mov	r0, r3
  407a6c:	b142      	cbz	r2, 407a80 <strchr+0xe0>
  407a6e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  407a72:	2b00      	cmp	r3, #0
  407a74:	d1fb      	bne.n	407a6e <strchr+0xce>
  407a76:	4770      	bx	lr
  407a78:	4603      	mov	r3, r0
  407a7a:	e7e4      	b.n	407a46 <strchr+0xa6>
  407a7c:	4604      	mov	r4, r0
  407a7e:	e7a4      	b.n	4079ca <strchr+0x2a>
  407a80:	4618      	mov	r0, r3
  407a82:	4770      	bx	lr
  407a84:	4618      	mov	r0, r3
  407a86:	e7ce      	b.n	407a26 <strchr+0x86>
	...
  407aa0:	eba2 0003 	sub.w	r0, r2, r3
  407aa4:	4770      	bx	lr
  407aa6:	bf00      	nop

00407aa8 <strcmp>:
  407aa8:	7802      	ldrb	r2, [r0, #0]
  407aaa:	780b      	ldrb	r3, [r1, #0]
  407aac:	2a01      	cmp	r2, #1
  407aae:	bf28      	it	cs
  407ab0:	429a      	cmpcs	r2, r3
  407ab2:	d1f5      	bne.n	407aa0 <strchr+0x100>
  407ab4:	e96d 4504 	strd	r4, r5, [sp, #-16]!
  407ab8:	ea40 0401 	orr.w	r4, r0, r1
  407abc:	e9cd 6702 	strd	r6, r7, [sp, #8]
  407ac0:	f06f 0c00 	mvn.w	ip, #0
  407ac4:	ea4f 7244 	mov.w	r2, r4, lsl #29
  407ac8:	b312      	cbz	r2, 407b10 <strcmp+0x68>
  407aca:	ea80 0401 	eor.w	r4, r0, r1
  407ace:	f014 0f07 	tst.w	r4, #7
  407ad2:	d16a      	bne.n	407baa <strcmp+0x102>
  407ad4:	f000 0407 	and.w	r4, r0, #7
  407ad8:	f020 0007 	bic.w	r0, r0, #7
  407adc:	f004 0503 	and.w	r5, r4, #3
  407ae0:	f021 0107 	bic.w	r1, r1, #7
  407ae4:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  407ae8:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  407aec:	f014 0f04 	tst.w	r4, #4
  407af0:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  407af4:	fa0c f405 	lsl.w	r4, ip, r5
  407af8:	ea62 0204 	orn	r2, r2, r4
  407afc:	ea66 0604 	orn	r6, r6, r4
  407b00:	d00a      	beq.n	407b18 <strcmp+0x70>
  407b02:	ea63 0304 	orn	r3, r3, r4
  407b06:	4662      	mov	r2, ip
  407b08:	ea67 0704 	orn	r7, r7, r4
  407b0c:	4666      	mov	r6, ip
  407b0e:	e003      	b.n	407b18 <strcmp+0x70>
  407b10:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  407b14:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  407b18:	fa82 f54c 	uadd8	r5, r2, ip
  407b1c:	ea82 0406 	eor.w	r4, r2, r6
  407b20:	faa4 f48c 	sel	r4, r4, ip
  407b24:	bb6c      	cbnz	r4, 407b82 <strcmp+0xda>
  407b26:	fa83 f54c 	uadd8	r5, r3, ip
  407b2a:	ea83 0507 	eor.w	r5, r3, r7
  407b2e:	faa5 f58c 	sel	r5, r5, ip
  407b32:	b995      	cbnz	r5, 407b5a <strcmp+0xb2>
  407b34:	e950 2302 	ldrd	r2, r3, [r0, #-8]
  407b38:	e951 6702 	ldrd	r6, r7, [r1, #-8]
  407b3c:	fa82 f54c 	uadd8	r5, r2, ip
  407b40:	ea82 0406 	eor.w	r4, r2, r6
  407b44:	faa4 f48c 	sel	r4, r4, ip
  407b48:	fa83 f54c 	uadd8	r5, r3, ip
  407b4c:	ea83 0507 	eor.w	r5, r3, r7
  407b50:	faa5 f58c 	sel	r5, r5, ip
  407b54:	4325      	orrs	r5, r4
  407b56:	d0db      	beq.n	407b10 <strcmp+0x68>
  407b58:	b99c      	cbnz	r4, 407b82 <strcmp+0xda>
  407b5a:	ba2d      	rev	r5, r5
  407b5c:	fab5 f485 	clz	r4, r5
  407b60:	f024 0407 	bic.w	r4, r4, #7
  407b64:	fa27 f104 	lsr.w	r1, r7, r4
  407b68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  407b6c:	fa23 f304 	lsr.w	r3, r3, r4
  407b70:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  407b74:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407b78:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  407b7c:	eba0 0001 	sub.w	r0, r0, r1
  407b80:	4770      	bx	lr
  407b82:	ba24      	rev	r4, r4
  407b84:	fab4 f484 	clz	r4, r4
  407b88:	f024 0407 	bic.w	r4, r4, #7
  407b8c:	fa26 f104 	lsr.w	r1, r6, r4
  407b90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  407b94:	fa22 f204 	lsr.w	r2, r2, r4
  407b98:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  407b9c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407ba0:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  407ba4:	eba0 0001 	sub.w	r0, r0, r1
  407ba8:	4770      	bx	lr
  407baa:	f014 0f03 	tst.w	r4, #3
  407bae:	d13c      	bne.n	407c2a <strcmp+0x182>
  407bb0:	f010 0403 	ands.w	r4, r0, #3
  407bb4:	d128      	bne.n	407c08 <strcmp+0x160>
  407bb6:	f850 2b08 	ldr.w	r2, [r0], #8
  407bba:	f851 3b08 	ldr.w	r3, [r1], #8
  407bbe:	fa82 f54c 	uadd8	r5, r2, ip
  407bc2:	ea82 0503 	eor.w	r5, r2, r3
  407bc6:	faa5 f58c 	sel	r5, r5, ip
  407bca:	b95d      	cbnz	r5, 407be4 <strcmp+0x13c>
  407bcc:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407bd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
  407bd4:	fa82 f54c 	uadd8	r5, r2, ip
  407bd8:	ea82 0503 	eor.w	r5, r2, r3
  407bdc:	faa5 f58c 	sel	r5, r5, ip
  407be0:	2d00      	cmp	r5, #0
  407be2:	d0e8      	beq.n	407bb6 <strcmp+0x10e>
  407be4:	ba2d      	rev	r5, r5
  407be6:	fab5 f485 	clz	r4, r5
  407bea:	f024 0407 	bic.w	r4, r4, #7
  407bee:	fa23 f104 	lsr.w	r1, r3, r4
  407bf2:	fa22 f204 	lsr.w	r2, r2, r4
  407bf6:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  407bfa:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407bfe:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  407c02:	eba0 0001 	sub.w	r0, r0, r1
  407c06:	4770      	bx	lr
  407c08:	ea4f 04c4 	mov.w	r4, r4, lsl #3
  407c0c:	f020 0003 	bic.w	r0, r0, #3
  407c10:	f850 2b08 	ldr.w	r2, [r0], #8
  407c14:	f021 0103 	bic.w	r1, r1, #3
  407c18:	f851 3b08 	ldr.w	r3, [r1], #8
  407c1c:	fa0c f404 	lsl.w	r4, ip, r4
  407c20:	ea62 0204 	orn	r2, r2, r4
  407c24:	ea63 0304 	orn	r3, r3, r4
  407c28:	e7c9      	b.n	407bbe <strcmp+0x116>
  407c2a:	f010 0403 	ands.w	r4, r0, #3
  407c2e:	d01a      	beq.n	407c66 <strcmp+0x1be>
  407c30:	eba1 0104 	sub.w	r1, r1, r4
  407c34:	f020 0003 	bic.w	r0, r0, #3
  407c38:	07e4      	lsls	r4, r4, #31
  407c3a:	f850 2b04 	ldr.w	r2, [r0], #4
  407c3e:	d006      	beq.n	407c4e <strcmp+0x1a6>
  407c40:	d20f      	bcs.n	407c62 <strcmp+0x1ba>
  407c42:	788b      	ldrb	r3, [r1, #2]
  407c44:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
  407c48:	1ae4      	subs	r4, r4, r3
  407c4a:	d106      	bne.n	407c5a <strcmp+0x1b2>
  407c4c:	b12b      	cbz	r3, 407c5a <strcmp+0x1b2>
  407c4e:	78cb      	ldrb	r3, [r1, #3]
  407c50:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
  407c54:	1ae4      	subs	r4, r4, r3
  407c56:	d100      	bne.n	407c5a <strcmp+0x1b2>
  407c58:	b91b      	cbnz	r3, 407c62 <strcmp+0x1ba>
  407c5a:	4620      	mov	r0, r4
  407c5c:	f85d 4b10 	ldr.w	r4, [sp], #16
  407c60:	4770      	bx	lr
  407c62:	f101 0104 	add.w	r1, r1, #4
  407c66:	f850 2b04 	ldr.w	r2, [r0], #4
  407c6a:	07cc      	lsls	r4, r1, #31
  407c6c:	f021 0103 	bic.w	r1, r1, #3
  407c70:	f851 3b04 	ldr.w	r3, [r1], #4
  407c74:	d848      	bhi.n	407d08 <strcmp+0x260>
  407c76:	d224      	bcs.n	407cc2 <strcmp+0x21a>
  407c78:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
  407c7c:	fa82 f54c 	uadd8	r5, r2, ip
  407c80:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
  407c84:	faa5 f58c 	sel	r5, r5, ip
  407c88:	d10a      	bne.n	407ca0 <strcmp+0x1f8>
  407c8a:	b965      	cbnz	r5, 407ca6 <strcmp+0x1fe>
  407c8c:	f851 3b04 	ldr.w	r3, [r1], #4
  407c90:	ea84 0402 	eor.w	r4, r4, r2
  407c94:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
  407c98:	d10e      	bne.n	407cb8 <strcmp+0x210>
  407c9a:	f850 2b04 	ldr.w	r2, [r0], #4
  407c9e:	e7eb      	b.n	407c78 <strcmp+0x1d0>
  407ca0:	ea4f 2313 	mov.w	r3, r3, lsr #8
  407ca4:	e055      	b.n	407d52 <strcmp+0x2aa>
  407ca6:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
  407caa:	d14d      	bne.n	407d48 <strcmp+0x2a0>
  407cac:	7808      	ldrb	r0, [r1, #0]
  407cae:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  407cb2:	f1c0 0000 	rsb	r0, r0, #0
  407cb6:	4770      	bx	lr
  407cb8:	ea4f 6212 	mov.w	r2, r2, lsr #24
  407cbc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  407cc0:	e047      	b.n	407d52 <strcmp+0x2aa>
  407cc2:	ea02 441c 	and.w	r4, r2, ip, lsr #16
  407cc6:	fa82 f54c 	uadd8	r5, r2, ip
  407cca:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
  407cce:	faa5 f58c 	sel	r5, r5, ip
  407cd2:	d10a      	bne.n	407cea <strcmp+0x242>
  407cd4:	b965      	cbnz	r5, 407cf0 <strcmp+0x248>
  407cd6:	f851 3b04 	ldr.w	r3, [r1], #4
  407cda:	ea84 0402 	eor.w	r4, r4, r2
  407cde:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
  407ce2:	d10c      	bne.n	407cfe <strcmp+0x256>
  407ce4:	f850 2b04 	ldr.w	r2, [r0], #4
  407ce8:	e7eb      	b.n	407cc2 <strcmp+0x21a>
  407cea:	ea4f 4313 	mov.w	r3, r3, lsr #16
  407cee:	e030      	b.n	407d52 <strcmp+0x2aa>
  407cf0:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
  407cf4:	d128      	bne.n	407d48 <strcmp+0x2a0>
  407cf6:	880b      	ldrh	r3, [r1, #0]
  407cf8:	ea4f 4212 	mov.w	r2, r2, lsr #16
  407cfc:	e029      	b.n	407d52 <strcmp+0x2aa>
  407cfe:	ea4f 4212 	mov.w	r2, r2, lsr #16
  407d02:	ea03 431c 	and.w	r3, r3, ip, lsr #16
  407d06:	e024      	b.n	407d52 <strcmp+0x2aa>
  407d08:	f002 04ff 	and.w	r4, r2, #255	; 0xff
  407d0c:	fa82 f54c 	uadd8	r5, r2, ip
  407d10:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
  407d14:	faa5 f58c 	sel	r5, r5, ip
  407d18:	d10a      	bne.n	407d30 <strcmp+0x288>
  407d1a:	b965      	cbnz	r5, 407d36 <strcmp+0x28e>
  407d1c:	f851 3b04 	ldr.w	r3, [r1], #4
  407d20:	ea84 0402 	eor.w	r4, r4, r2
  407d24:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
  407d28:	d109      	bne.n	407d3e <strcmp+0x296>
  407d2a:	f850 2b04 	ldr.w	r2, [r0], #4
  407d2e:	e7eb      	b.n	407d08 <strcmp+0x260>
  407d30:	ea4f 6313 	mov.w	r3, r3, lsr #24
  407d34:	e00d      	b.n	407d52 <strcmp+0x2aa>
  407d36:	f015 0fff 	tst.w	r5, #255	; 0xff
  407d3a:	d105      	bne.n	407d48 <strcmp+0x2a0>
  407d3c:	680b      	ldr	r3, [r1, #0]
  407d3e:	ea4f 2212 	mov.w	r2, r2, lsr #8
  407d42:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  407d46:	e004      	b.n	407d52 <strcmp+0x2aa>
  407d48:	f04f 0000 	mov.w	r0, #0
  407d4c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  407d50:	4770      	bx	lr
  407d52:	ba12      	rev	r2, r2
  407d54:	ba1b      	rev	r3, r3
  407d56:	fa82 f44c 	uadd8	r4, r2, ip
  407d5a:	ea82 0403 	eor.w	r4, r2, r3
  407d5e:	faa4 f58c 	sel	r5, r4, ip
  407d62:	fab5 f485 	clz	r4, r5
  407d66:	fa02 f204 	lsl.w	r2, r2, r4
  407d6a:	fa03 f304 	lsl.w	r3, r3, r4
  407d6e:	ea4f 6012 	mov.w	r0, r2, lsr #24
  407d72:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  407d76:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
  407d7a:	4770      	bx	lr

00407d7c <strcpy>:
  407d7c:	ea80 0201 	eor.w	r2, r0, r1
  407d80:	4684      	mov	ip, r0
  407d82:	f012 0f03 	tst.w	r2, #3
  407d86:	d14f      	bne.n	407e28 <strcpy+0xac>
  407d88:	f011 0f03 	tst.w	r1, #3
  407d8c:	d132      	bne.n	407df4 <strcpy+0x78>
  407d8e:	f84d 4d04 	str.w	r4, [sp, #-4]!
  407d92:	f011 0f04 	tst.w	r1, #4
  407d96:	f851 3b04 	ldr.w	r3, [r1], #4
  407d9a:	d00b      	beq.n	407db4 <strcpy+0x38>
  407d9c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  407da0:	439a      	bics	r2, r3
  407da2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407da6:	bf04      	itt	eq
  407da8:	f84c 3b04 	streq.w	r3, [ip], #4
  407dac:	f851 3b04 	ldreq.w	r3, [r1], #4
  407db0:	d116      	bne.n	407de0 <strcpy+0x64>
  407db2:	bf00      	nop
  407db4:	f851 4b04 	ldr.w	r4, [r1], #4
  407db8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  407dbc:	439a      	bics	r2, r3
  407dbe:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407dc2:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  407dc6:	d10b      	bne.n	407de0 <strcpy+0x64>
  407dc8:	f84c 3b04 	str.w	r3, [ip], #4
  407dcc:	43a2      	bics	r2, r4
  407dce:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407dd2:	bf04      	itt	eq
  407dd4:	f851 3b04 	ldreq.w	r3, [r1], #4
  407dd8:	f84c 4b04 	streq.w	r4, [ip], #4
  407ddc:	d0ea      	beq.n	407db4 <strcpy+0x38>
  407dde:	4623      	mov	r3, r4
  407de0:	f80c 3b01 	strb.w	r3, [ip], #1
  407de4:	f013 0fff 	tst.w	r3, #255	; 0xff
  407de8:	ea4f 2333 	mov.w	r3, r3, ror #8
  407dec:	d1f8      	bne.n	407de0 <strcpy+0x64>
  407dee:	f85d 4b04 	ldr.w	r4, [sp], #4
  407df2:	4770      	bx	lr
  407df4:	f011 0f01 	tst.w	r1, #1
  407df8:	d006      	beq.n	407e08 <strcpy+0x8c>
  407dfa:	f811 2b01 	ldrb.w	r2, [r1], #1
  407dfe:	f80c 2b01 	strb.w	r2, [ip], #1
  407e02:	2a00      	cmp	r2, #0
  407e04:	bf08      	it	eq
  407e06:	4770      	bxeq	lr
  407e08:	f011 0f02 	tst.w	r1, #2
  407e0c:	d0bf      	beq.n	407d8e <strcpy+0x12>
  407e0e:	f831 2b02 	ldrh.w	r2, [r1], #2
  407e12:	f012 0fff 	tst.w	r2, #255	; 0xff
  407e16:	bf16      	itet	ne
  407e18:	f82c 2b02 	strhne.w	r2, [ip], #2
  407e1c:	f88c 2000 	strbeq.w	r2, [ip]
  407e20:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  407e24:	d1b3      	bne.n	407d8e <strcpy+0x12>
  407e26:	4770      	bx	lr
  407e28:	f811 2b01 	ldrb.w	r2, [r1], #1
  407e2c:	f80c 2b01 	strb.w	r2, [ip], #1
  407e30:	2a00      	cmp	r2, #0
  407e32:	d1f9      	bne.n	407e28 <strcpy+0xac>
  407e34:	4770      	bx	lr
  407e36:	bf00      	nop
	...

00407e40 <strlen>:
  407e40:	f890 f000 	pld	[r0]
  407e44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407e48:	f020 0107 	bic.w	r1, r0, #7
  407e4c:	f06f 0c00 	mvn.w	ip, #0
  407e50:	f010 0407 	ands.w	r4, r0, #7
  407e54:	f891 f020 	pld	[r1, #32]
  407e58:	f040 8049 	bne.w	407eee <strlen+0xae>
  407e5c:	f04f 0400 	mov.w	r4, #0
  407e60:	f06f 0007 	mvn.w	r0, #7
  407e64:	e9d1 2300 	ldrd	r2, r3, [r1]
  407e68:	f891 f040 	pld	[r1, #64]	; 0x40
  407e6c:	f100 0008 	add.w	r0, r0, #8
  407e70:	fa82 f24c 	uadd8	r2, r2, ip
  407e74:	faa4 f28c 	sel	r2, r4, ip
  407e78:	fa83 f34c 	uadd8	r3, r3, ip
  407e7c:	faa2 f38c 	sel	r3, r2, ip
  407e80:	bb4b      	cbnz	r3, 407ed6 <strlen+0x96>
  407e82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407e86:	fa82 f24c 	uadd8	r2, r2, ip
  407e8a:	f100 0008 	add.w	r0, r0, #8
  407e8e:	faa4 f28c 	sel	r2, r4, ip
  407e92:	fa83 f34c 	uadd8	r3, r3, ip
  407e96:	faa2 f38c 	sel	r3, r2, ip
  407e9a:	b9e3      	cbnz	r3, 407ed6 <strlen+0x96>
  407e9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407ea0:	fa82 f24c 	uadd8	r2, r2, ip
  407ea4:	f100 0008 	add.w	r0, r0, #8
  407ea8:	faa4 f28c 	sel	r2, r4, ip
  407eac:	fa83 f34c 	uadd8	r3, r3, ip
  407eb0:	faa2 f38c 	sel	r3, r2, ip
  407eb4:	b97b      	cbnz	r3, 407ed6 <strlen+0x96>
  407eb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  407eba:	f101 0120 	add.w	r1, r1, #32
  407ebe:	fa82 f24c 	uadd8	r2, r2, ip
  407ec2:	f100 0008 	add.w	r0, r0, #8
  407ec6:	faa4 f28c 	sel	r2, r4, ip
  407eca:	fa83 f34c 	uadd8	r3, r3, ip
  407ece:	faa2 f38c 	sel	r3, r2, ip
  407ed2:	2b00      	cmp	r3, #0
  407ed4:	d0c6      	beq.n	407e64 <strlen+0x24>
  407ed6:	2a00      	cmp	r2, #0
  407ed8:	bf04      	itt	eq
  407eda:	3004      	addeq	r0, #4
  407edc:	461a      	moveq	r2, r3
  407ede:	ba12      	rev	r2, r2
  407ee0:	fab2 f282 	clz	r2, r2
  407ee4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407ee8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  407eec:	4770      	bx	lr
  407eee:	e9d1 2300 	ldrd	r2, r3, [r1]
  407ef2:	f004 0503 	and.w	r5, r4, #3
  407ef6:	f1c4 0000 	rsb	r0, r4, #0
  407efa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  407efe:	f014 0f04 	tst.w	r4, #4
  407f02:	f891 f040 	pld	[r1, #64]	; 0x40
  407f06:	fa0c f505 	lsl.w	r5, ip, r5
  407f0a:	ea62 0205 	orn	r2, r2, r5
  407f0e:	bf1c      	itt	ne
  407f10:	ea63 0305 	ornne	r3, r3, r5
  407f14:	4662      	movne	r2, ip
  407f16:	f04f 0400 	mov.w	r4, #0
  407f1a:	e7a9      	b.n	407e70 <strlen+0x30>

00407f1c <strncmp>:
  407f1c:	2a00      	cmp	r2, #0
  407f1e:	d041      	beq.n	407fa4 <strncmp+0x88>
  407f20:	ea40 0301 	orr.w	r3, r0, r1
  407f24:	f013 0303 	ands.w	r3, r3, #3
  407f28:	b4f0      	push	{r4, r5, r6, r7}
  407f2a:	d125      	bne.n	407f78 <strncmp+0x5c>
  407f2c:	2a03      	cmp	r2, #3
  407f2e:	d923      	bls.n	407f78 <strncmp+0x5c>
  407f30:	6804      	ldr	r4, [r0, #0]
  407f32:	680d      	ldr	r5, [r1, #0]
  407f34:	42ac      	cmp	r4, r5
  407f36:	d11f      	bne.n	407f78 <strncmp+0x5c>
  407f38:	3a04      	subs	r2, #4
  407f3a:	d038      	beq.n	407fae <strncmp+0x92>
  407f3c:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  407f40:	ea25 0404 	bic.w	r4, r5, r4
  407f44:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  407f48:	d12e      	bne.n	407fa8 <strncmp+0x8c>
  407f4a:	3004      	adds	r0, #4
  407f4c:	3104      	adds	r1, #4
  407f4e:	e00f      	b.n	407f70 <strncmp+0x54>
  407f50:	f850 3b04 	ldr.w	r3, [r0], #4
  407f54:	680e      	ldr	r6, [r1, #0]
  407f56:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  407f5a:	42b3      	cmp	r3, r6
  407f5c:	ea24 0403 	bic.w	r4, r4, r3
  407f60:	f101 0104 	add.w	r1, r1, #4
  407f64:	d126      	bne.n	407fb4 <strncmp+0x98>
  407f66:	3a04      	subs	r2, #4
  407f68:	d021      	beq.n	407fae <strncmp+0x92>
  407f6a:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  407f6e:	d11b      	bne.n	407fa8 <strncmp+0x8c>
  407f70:	2a03      	cmp	r2, #3
  407f72:	4607      	mov	r7, r0
  407f74:	460d      	mov	r5, r1
  407f76:	d8eb      	bhi.n	407f50 <strncmp+0x34>
  407f78:	7805      	ldrb	r5, [r0, #0]
  407f7a:	780c      	ldrb	r4, [r1, #0]
  407f7c:	42ac      	cmp	r4, r5
  407f7e:	f102 33ff 	add.w	r3, r2, #4294967295
  407f82:	d11a      	bne.n	407fba <strncmp+0x9e>
  407f84:	b183      	cbz	r3, 407fa8 <strncmp+0x8c>
  407f86:	b914      	cbnz	r4, 407f8e <strncmp+0x72>
  407f88:	e00e      	b.n	407fa8 <strncmp+0x8c>
  407f8a:	b16b      	cbz	r3, 407fa8 <strncmp+0x8c>
  407f8c:	b17a      	cbz	r2, 407fae <strncmp+0x92>
  407f8e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  407f92:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  407f96:	42a2      	cmp	r2, r4
  407f98:	f103 33ff 	add.w	r3, r3, #4294967295
  407f9c:	d0f5      	beq.n	407f8a <strncmp+0x6e>
  407f9e:	1b10      	subs	r0, r2, r4
  407fa0:	bcf0      	pop	{r4, r5, r6, r7}
  407fa2:	4770      	bx	lr
  407fa4:	4610      	mov	r0, r2
  407fa6:	4770      	bx	lr
  407fa8:	2000      	movs	r0, #0
  407faa:	bcf0      	pop	{r4, r5, r6, r7}
  407fac:	4770      	bx	lr
  407fae:	4610      	mov	r0, r2
  407fb0:	bcf0      	pop	{r4, r5, r6, r7}
  407fb2:	4770      	bx	lr
  407fb4:	4629      	mov	r1, r5
  407fb6:	4638      	mov	r0, r7
  407fb8:	e7de      	b.n	407f78 <strncmp+0x5c>
  407fba:	462a      	mov	r2, r5
  407fbc:	e7ef      	b.n	407f9e <strncmp+0x82>
  407fbe:	bf00      	nop

00407fc0 <_strtol_l.isra.0>:
  407fc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407fc4:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  407fc8:	460f      	mov	r7, r1
  407fca:	4680      	mov	r8, r0
  407fcc:	4616      	mov	r6, r2
  407fce:	461d      	mov	r5, r3
  407fd0:	468a      	mov	sl, r1
  407fd2:	e000      	b.n	407fd6 <_strtol_l.isra.0+0x16>
  407fd4:	46a2      	mov	sl, r4
  407fd6:	4654      	mov	r4, sl
  407fd8:	4648      	mov	r0, r9
  407fda:	f814 bb01 	ldrb.w	fp, [r4], #1
  407fde:	f002 ffe9 	bl	40afb4 <__locale_ctype_ptr_l>
  407fe2:	4458      	add	r0, fp
  407fe4:	7842      	ldrb	r2, [r0, #1]
  407fe6:	f012 0208 	ands.w	r2, r2, #8
  407fea:	d1f3      	bne.n	407fd4 <_strtol_l.isra.0+0x14>
  407fec:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  407ff0:	d04f      	beq.n	408092 <_strtol_l.isra.0+0xd2>
  407ff2:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  407ff6:	bf04      	itt	eq
  407ff8:	f894 b000 	ldrbeq.w	fp, [r4]
  407ffc:	f10a 0402 	addeq.w	r4, sl, #2
  408000:	b11d      	cbz	r5, 40800a <_strtol_l.isra.0+0x4a>
  408002:	2d10      	cmp	r5, #16
  408004:	d056      	beq.n	4080b4 <_strtol_l.isra.0+0xf4>
  408006:	46ac      	mov	ip, r5
  408008:	e004      	b.n	408014 <_strtol_l.isra.0+0x54>
  40800a:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  40800e:	d060      	beq.n	4080d2 <_strtol_l.isra.0+0x112>
  408010:	250a      	movs	r5, #10
  408012:	46ac      	mov	ip, r5
  408014:	2a00      	cmp	r2, #0
  408016:	bf0c      	ite	eq
  408018:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  40801c:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  408020:	2100      	movs	r1, #0
  408022:	fbb9 fefc 	udiv	lr, r9, ip
  408026:	4608      	mov	r0, r1
  408028:	fb0c 9a1e 	mls	sl, ip, lr, r9
  40802c:	e005      	b.n	40803a <_strtol_l.isra.0+0x7a>
  40802e:	d029      	beq.n	408084 <_strtol_l.isra.0+0xc4>
  408030:	fb0c 3000 	mla	r0, ip, r0, r3
  408034:	2101      	movs	r1, #1
  408036:	f814 bb01 	ldrb.w	fp, [r4], #1
  40803a:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  40803e:	2b09      	cmp	r3, #9
  408040:	d905      	bls.n	40804e <_strtol_l.isra.0+0x8e>
  408042:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  408046:	2b19      	cmp	r3, #25
  408048:	d80b      	bhi.n	408062 <_strtol_l.isra.0+0xa2>
  40804a:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  40804e:	429d      	cmp	r5, r3
  408050:	dd0f      	ble.n	408072 <_strtol_l.isra.0+0xb2>
  408052:	f1b1 3fff 	cmp.w	r1, #4294967295
  408056:	d0ee      	beq.n	408036 <_strtol_l.isra.0+0x76>
  408058:	4586      	cmp	lr, r0
  40805a:	d2e8      	bcs.n	40802e <_strtol_l.isra.0+0x6e>
  40805c:	f04f 31ff 	mov.w	r1, #4294967295
  408060:	e7e9      	b.n	408036 <_strtol_l.isra.0+0x76>
  408062:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  408066:	2b19      	cmp	r3, #25
  408068:	d803      	bhi.n	408072 <_strtol_l.isra.0+0xb2>
  40806a:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  40806e:	429d      	cmp	r5, r3
  408070:	dcef      	bgt.n	408052 <_strtol_l.isra.0+0x92>
  408072:	1c4b      	adds	r3, r1, #1
  408074:	d013      	beq.n	40809e <_strtol_l.isra.0+0xde>
  408076:	b102      	cbz	r2, 40807a <_strtol_l.isra.0+0xba>
  408078:	4240      	negs	r0, r0
  40807a:	b146      	cbz	r6, 40808e <_strtol_l.isra.0+0xce>
  40807c:	b9c1      	cbnz	r1, 4080b0 <_strtol_l.isra.0+0xf0>
  40807e:	6037      	str	r7, [r6, #0]
  408080:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408084:	459a      	cmp	sl, r3
  408086:	dad3      	bge.n	408030 <_strtol_l.isra.0+0x70>
  408088:	f04f 31ff 	mov.w	r1, #4294967295
  40808c:	e7d3      	b.n	408036 <_strtol_l.isra.0+0x76>
  40808e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408092:	f894 b000 	ldrb.w	fp, [r4]
  408096:	2201      	movs	r2, #1
  408098:	f10a 0402 	add.w	r4, sl, #2
  40809c:	e7b0      	b.n	408000 <_strtol_l.isra.0+0x40>
  40809e:	2322      	movs	r3, #34	; 0x22
  4080a0:	f8c8 3000 	str.w	r3, [r8]
  4080a4:	b1ee      	cbz	r6, 4080e2 <_strtol_l.isra.0+0x122>
  4080a6:	1e67      	subs	r7, r4, #1
  4080a8:	4648      	mov	r0, r9
  4080aa:	6037      	str	r7, [r6, #0]
  4080ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4080b0:	4681      	mov	r9, r0
  4080b2:	e7f8      	b.n	4080a6 <_strtol_l.isra.0+0xe6>
  4080b4:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  4080b8:	d1a5      	bne.n	408006 <_strtol_l.isra.0+0x46>
  4080ba:	7823      	ldrb	r3, [r4, #0]
  4080bc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4080c0:	2b58      	cmp	r3, #88	; 0x58
  4080c2:	d1a0      	bne.n	408006 <_strtol_l.isra.0+0x46>
  4080c4:	f04f 0c10 	mov.w	ip, #16
  4080c8:	f894 b001 	ldrb.w	fp, [r4, #1]
  4080cc:	4665      	mov	r5, ip
  4080ce:	3402      	adds	r4, #2
  4080d0:	e7a0      	b.n	408014 <_strtol_l.isra.0+0x54>
  4080d2:	7823      	ldrb	r3, [r4, #0]
  4080d4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4080d8:	2b58      	cmp	r3, #88	; 0x58
  4080da:	d0f3      	beq.n	4080c4 <_strtol_l.isra.0+0x104>
  4080dc:	2508      	movs	r5, #8
  4080de:	46ac      	mov	ip, r5
  4080e0:	e798      	b.n	408014 <_strtol_l.isra.0+0x54>
  4080e2:	4648      	mov	r0, r9
  4080e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

004080e8 <strtol>:
  4080e8:	b530      	push	{r4, r5, lr}
  4080ea:	4c08      	ldr	r4, [pc, #32]	; (40810c <strtol+0x24>)
  4080ec:	4b08      	ldr	r3, [pc, #32]	; (408110 <strtol+0x28>)
  4080ee:	6825      	ldr	r5, [r4, #0]
  4080f0:	6b6c      	ldr	r4, [r5, #52]	; 0x34
  4080f2:	b083      	sub	sp, #12
  4080f4:	2c00      	cmp	r4, #0
  4080f6:	bf08      	it	eq
  4080f8:	461c      	moveq	r4, r3
  4080fa:	9400      	str	r4, [sp, #0]
  4080fc:	4613      	mov	r3, r2
  4080fe:	460a      	mov	r2, r1
  408100:	4601      	mov	r1, r0
  408102:	4628      	mov	r0, r5
  408104:	f7ff ff5c 	bl	407fc0 <_strtol_l.isra.0>
  408108:	b003      	add	sp, #12
  40810a:	bd30      	pop	{r4, r5, pc}
  40810c:	20400024 	.word	0x20400024
  408110:	20400454 	.word	0x20400454

00408114 <_vfprintf_r>:
  408114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408118:	b0c1      	sub	sp, #260	; 0x104
  40811a:	461d      	mov	r5, r3
  40811c:	468a      	mov	sl, r1
  40811e:	4691      	mov	r9, r2
  408120:	4604      	mov	r4, r0
  408122:	9008      	str	r0, [sp, #32]
  408124:	f002 ff4a 	bl	40afbc <_localeconv_r>
  408128:	6803      	ldr	r3, [r0, #0]
  40812a:	9315      	str	r3, [sp, #84]	; 0x54
  40812c:	4618      	mov	r0, r3
  40812e:	f7ff fe87 	bl	407e40 <strlen>
  408132:	950e      	str	r5, [sp, #56]	; 0x38
  408134:	9014      	str	r0, [sp, #80]	; 0x50
  408136:	b11c      	cbz	r4, 408140 <_vfprintf_r+0x2c>
  408138:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40813a:	2b00      	cmp	r3, #0
  40813c:	f000 825f 	beq.w	4085fe <_vfprintf_r+0x4ea>
  408140:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  408144:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  408148:	f013 0f01 	tst.w	r3, #1
  40814c:	b293      	uxth	r3, r2
  40814e:	d102      	bne.n	408156 <_vfprintf_r+0x42>
  408150:	0599      	lsls	r1, r3, #22
  408152:	f140 8275 	bpl.w	408640 <_vfprintf_r+0x52c>
  408156:	049f      	lsls	r7, r3, #18
  408158:	d40a      	bmi.n	408170 <_vfprintf_r+0x5c>
  40815a:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  40815e:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  408162:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  408166:	f8aa 300c 	strh.w	r3, [sl, #12]
  40816a:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  40816e:	b29b      	uxth	r3, r3
  408170:	071e      	lsls	r6, r3, #28
  408172:	f140 8223 	bpl.w	4085bc <_vfprintf_r+0x4a8>
  408176:	f8da 2010 	ldr.w	r2, [sl, #16]
  40817a:	2a00      	cmp	r2, #0
  40817c:	f000 821e 	beq.w	4085bc <_vfprintf_r+0x4a8>
  408180:	f003 021a 	and.w	r2, r3, #26
  408184:	2a0a      	cmp	r2, #10
  408186:	f000 823e 	beq.w	408606 <_vfprintf_r+0x4f2>
  40818a:	2300      	movs	r3, #0
  40818c:	4618      	mov	r0, r3
  40818e:	9311      	str	r3, [sp, #68]	; 0x44
  408190:	9313      	str	r3, [sp, #76]	; 0x4c
  408192:	9312      	str	r3, [sp, #72]	; 0x48
  408194:	9325      	str	r3, [sp, #148]	; 0x94
  408196:	9324      	str	r3, [sp, #144]	; 0x90
  408198:	9318      	str	r3, [sp, #96]	; 0x60
  40819a:	9319      	str	r3, [sp, #100]	; 0x64
  40819c:	930b      	str	r3, [sp, #44]	; 0x2c
  40819e:	ab30      	add	r3, sp, #192	; 0xc0
  4081a0:	9323      	str	r3, [sp, #140]	; 0x8c
  4081a2:	4698      	mov	r8, r3
  4081a4:	9016      	str	r0, [sp, #88]	; 0x58
  4081a6:	9017      	str	r0, [sp, #92]	; 0x5c
  4081a8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4081ac:	f899 3000 	ldrb.w	r3, [r9]
  4081b0:	464c      	mov	r4, r9
  4081b2:	b1eb      	cbz	r3, 4081f0 <_vfprintf_r+0xdc>
  4081b4:	2b25      	cmp	r3, #37	; 0x25
  4081b6:	d102      	bne.n	4081be <_vfprintf_r+0xaa>
  4081b8:	e01a      	b.n	4081f0 <_vfprintf_r+0xdc>
  4081ba:	2b25      	cmp	r3, #37	; 0x25
  4081bc:	d003      	beq.n	4081c6 <_vfprintf_r+0xb2>
  4081be:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4081c2:	2b00      	cmp	r3, #0
  4081c4:	d1f9      	bne.n	4081ba <_vfprintf_r+0xa6>
  4081c6:	eba4 0509 	sub.w	r5, r4, r9
  4081ca:	b18d      	cbz	r5, 4081f0 <_vfprintf_r+0xdc>
  4081cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4081ce:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4081d0:	f8c8 9000 	str.w	r9, [r8]
  4081d4:	3301      	adds	r3, #1
  4081d6:	442a      	add	r2, r5
  4081d8:	2b07      	cmp	r3, #7
  4081da:	f8c8 5004 	str.w	r5, [r8, #4]
  4081de:	9225      	str	r2, [sp, #148]	; 0x94
  4081e0:	9324      	str	r3, [sp, #144]	; 0x90
  4081e2:	f300 8201 	bgt.w	4085e8 <_vfprintf_r+0x4d4>
  4081e6:	f108 0808 	add.w	r8, r8, #8
  4081ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4081ec:	442b      	add	r3, r5
  4081ee:	930b      	str	r3, [sp, #44]	; 0x2c
  4081f0:	7823      	ldrb	r3, [r4, #0]
  4081f2:	2b00      	cmp	r3, #0
  4081f4:	f000 83f0 	beq.w	4089d8 <_vfprintf_r+0x8c4>
  4081f8:	2300      	movs	r3, #0
  4081fa:	461a      	mov	r2, r3
  4081fc:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  408200:	4619      	mov	r1, r3
  408202:	930c      	str	r3, [sp, #48]	; 0x30
  408204:	469b      	mov	fp, r3
  408206:	7866      	ldrb	r6, [r4, #1]
  408208:	f04f 33ff 	mov.w	r3, #4294967295
  40820c:	f104 0901 	add.w	r9, r4, #1
  408210:	9309      	str	r3, [sp, #36]	; 0x24
  408212:	f109 0901 	add.w	r9, r9, #1
  408216:	f1a6 0320 	sub.w	r3, r6, #32
  40821a:	2b58      	cmp	r3, #88	; 0x58
  40821c:	f200 83bf 	bhi.w	40899e <_vfprintf_r+0x88a>
  408220:	e8df f013 	tbh	[pc, r3, lsl #1]
  408224:	03bd02e0 	.word	0x03bd02e0
  408228:	034f03bd 	.word	0x034f03bd
  40822c:	03bd03bd 	.word	0x03bd03bd
  408230:	03bd03bd 	.word	0x03bd03bd
  408234:	03bd03bd 	.word	0x03bd03bd
  408238:	03080354 	.word	0x03080354
  40823c:	021a03bd 	.word	0x021a03bd
  408240:	03bd02e8 	.word	0x03bd02e8
  408244:	033a0303 	.word	0x033a0303
  408248:	033a033a 	.word	0x033a033a
  40824c:	033a033a 	.word	0x033a033a
  408250:	033a033a 	.word	0x033a033a
  408254:	033a033a 	.word	0x033a033a
  408258:	03bd03bd 	.word	0x03bd03bd
  40825c:	03bd03bd 	.word	0x03bd03bd
  408260:	03bd03bd 	.word	0x03bd03bd
  408264:	03bd03bd 	.word	0x03bd03bd
  408268:	03bd03bd 	.word	0x03bd03bd
  40826c:	03620349 	.word	0x03620349
  408270:	036203bd 	.word	0x036203bd
  408274:	03bd03bd 	.word	0x03bd03bd
  408278:	03bd03bd 	.word	0x03bd03bd
  40827c:	03bd03a2 	.word	0x03bd03a2
  408280:	006f03bd 	.word	0x006f03bd
  408284:	03bd03bd 	.word	0x03bd03bd
  408288:	03bd03bd 	.word	0x03bd03bd
  40828c:	005903bd 	.word	0x005903bd
  408290:	03bd03bd 	.word	0x03bd03bd
  408294:	03bd031e 	.word	0x03bd031e
  408298:	03bd03bd 	.word	0x03bd03bd
  40829c:	03bd03bd 	.word	0x03bd03bd
  4082a0:	03bd03bd 	.word	0x03bd03bd
  4082a4:	03bd03bd 	.word	0x03bd03bd
  4082a8:	032403bd 	.word	0x032403bd
  4082ac:	03620273 	.word	0x03620273
  4082b0:	03620362 	.word	0x03620362
  4082b4:	027302b7 	.word	0x027302b7
  4082b8:	03bd03bd 	.word	0x03bd03bd
  4082bc:	03bd02bc 	.word	0x03bd02bc
  4082c0:	007102c9 	.word	0x007102c9
  4082c4:	0247030d 	.word	0x0247030d
  4082c8:	025203bd 	.word	0x025203bd
  4082cc:	005b03bd 	.word	0x005b03bd
  4082d0:	03bd03bd 	.word	0x03bd03bd
  4082d4:	021f      	.short	0x021f
  4082d6:	f04b 0b10 	orr.w	fp, fp, #16
  4082da:	f01b 0f20 	tst.w	fp, #32
  4082de:	f040 8353 	bne.w	408988 <_vfprintf_r+0x874>
  4082e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4082e4:	f01b 0f10 	tst.w	fp, #16
  4082e8:	4613      	mov	r3, r2
  4082ea:	f040 85b4 	bne.w	408e56 <_vfprintf_r+0xd42>
  4082ee:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4082f2:	f000 85b0 	beq.w	408e56 <_vfprintf_r+0xd42>
  4082f6:	8814      	ldrh	r4, [r2, #0]
  4082f8:	3204      	adds	r2, #4
  4082fa:	2500      	movs	r5, #0
  4082fc:	2301      	movs	r3, #1
  4082fe:	920e      	str	r2, [sp, #56]	; 0x38
  408300:	e014      	b.n	40832c <_vfprintf_r+0x218>
  408302:	f04b 0b10 	orr.w	fp, fp, #16
  408306:	f01b 0320 	ands.w	r3, fp, #32
  40830a:	f040 8332 	bne.w	408972 <_vfprintf_r+0x85e>
  40830e:	f01b 0210 	ands.w	r2, fp, #16
  408312:	f040 8589 	bne.w	408e28 <_vfprintf_r+0xd14>
  408316:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40831a:	f000 8585 	beq.w	408e28 <_vfprintf_r+0xd14>
  40831e:	990e      	ldr	r1, [sp, #56]	; 0x38
  408320:	4613      	mov	r3, r2
  408322:	460a      	mov	r2, r1
  408324:	3204      	adds	r2, #4
  408326:	880c      	ldrh	r4, [r1, #0]
  408328:	920e      	str	r2, [sp, #56]	; 0x38
  40832a:	2500      	movs	r5, #0
  40832c:	f04f 0a00 	mov.w	sl, #0
  408330:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  408334:	9909      	ldr	r1, [sp, #36]	; 0x24
  408336:	1c4a      	adds	r2, r1, #1
  408338:	f000 820b 	beq.w	408752 <_vfprintf_r+0x63e>
  40833c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  408340:	9206      	str	r2, [sp, #24]
  408342:	ea54 0205 	orrs.w	r2, r4, r5
  408346:	f040 820a 	bne.w	40875e <_vfprintf_r+0x64a>
  40834a:	2900      	cmp	r1, #0
  40834c:	f040 846f 	bne.w	408c2e <_vfprintf_r+0xb1a>
  408350:	2b00      	cmp	r3, #0
  408352:	f040 852d 	bne.w	408db0 <_vfprintf_r+0xc9c>
  408356:	f01b 0301 	ands.w	r3, fp, #1
  40835a:	930d      	str	r3, [sp, #52]	; 0x34
  40835c:	f000 8668 	beq.w	409030 <_vfprintf_r+0xf1c>
  408360:	af40      	add	r7, sp, #256	; 0x100
  408362:	2330      	movs	r3, #48	; 0x30
  408364:	f807 3d41 	strb.w	r3, [r7, #-65]!
  408368:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40836a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40836c:	4293      	cmp	r3, r2
  40836e:	bfb8      	it	lt
  408370:	4613      	movlt	r3, r2
  408372:	9307      	str	r3, [sp, #28]
  408374:	2300      	movs	r3, #0
  408376:	9310      	str	r3, [sp, #64]	; 0x40
  408378:	f1ba 0f00 	cmp.w	sl, #0
  40837c:	d002      	beq.n	408384 <_vfprintf_r+0x270>
  40837e:	9b07      	ldr	r3, [sp, #28]
  408380:	3301      	adds	r3, #1
  408382:	9307      	str	r3, [sp, #28]
  408384:	9b06      	ldr	r3, [sp, #24]
  408386:	f013 0302 	ands.w	r3, r3, #2
  40838a:	930f      	str	r3, [sp, #60]	; 0x3c
  40838c:	d002      	beq.n	408394 <_vfprintf_r+0x280>
  40838e:	9b07      	ldr	r3, [sp, #28]
  408390:	3302      	adds	r3, #2
  408392:	9307      	str	r3, [sp, #28]
  408394:	9b06      	ldr	r3, [sp, #24]
  408396:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40839a:	f040 831b 	bne.w	4089d4 <_vfprintf_r+0x8c0>
  40839e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4083a0:	9a07      	ldr	r2, [sp, #28]
  4083a2:	eba3 0b02 	sub.w	fp, r3, r2
  4083a6:	f1bb 0f00 	cmp.w	fp, #0
  4083aa:	f340 8313 	ble.w	4089d4 <_vfprintf_r+0x8c0>
  4083ae:	f1bb 0f10 	cmp.w	fp, #16
  4083b2:	9925      	ldr	r1, [sp, #148]	; 0x94
  4083b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4083b6:	dd28      	ble.n	40840a <_vfprintf_r+0x2f6>
  4083b8:	4643      	mov	r3, r8
  4083ba:	2410      	movs	r4, #16
  4083bc:	46a8      	mov	r8, r5
  4083be:	f8dd a020 	ldr.w	sl, [sp, #32]
  4083c2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4083c4:	e006      	b.n	4083d4 <_vfprintf_r+0x2c0>
  4083c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4083ca:	f1bb 0f10 	cmp.w	fp, #16
  4083ce:	f103 0308 	add.w	r3, r3, #8
  4083d2:	dd18      	ble.n	408406 <_vfprintf_r+0x2f2>
  4083d4:	3201      	adds	r2, #1
  4083d6:	48b9      	ldr	r0, [pc, #740]	; (4086bc <_vfprintf_r+0x5a8>)
  4083d8:	9224      	str	r2, [sp, #144]	; 0x90
  4083da:	3110      	adds	r1, #16
  4083dc:	2a07      	cmp	r2, #7
  4083de:	9125      	str	r1, [sp, #148]	; 0x94
  4083e0:	e883 0011 	stmia.w	r3, {r0, r4}
  4083e4:	ddef      	ble.n	4083c6 <_vfprintf_r+0x2b2>
  4083e6:	aa23      	add	r2, sp, #140	; 0x8c
  4083e8:	4629      	mov	r1, r5
  4083ea:	4650      	mov	r0, sl
  4083ec:	f003 ff76 	bl	40c2dc <__sprint_r>
  4083f0:	2800      	cmp	r0, #0
  4083f2:	f040 836a 	bne.w	408aca <_vfprintf_r+0x9b6>
  4083f6:	f1ab 0b10 	sub.w	fp, fp, #16
  4083fa:	f1bb 0f10 	cmp.w	fp, #16
  4083fe:	9925      	ldr	r1, [sp, #148]	; 0x94
  408400:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408402:	ab30      	add	r3, sp, #192	; 0xc0
  408404:	dce6      	bgt.n	4083d4 <_vfprintf_r+0x2c0>
  408406:	4645      	mov	r5, r8
  408408:	4698      	mov	r8, r3
  40840a:	3201      	adds	r2, #1
  40840c:	4bab      	ldr	r3, [pc, #684]	; (4086bc <_vfprintf_r+0x5a8>)
  40840e:	9224      	str	r2, [sp, #144]	; 0x90
  408410:	eb0b 0401 	add.w	r4, fp, r1
  408414:	2a07      	cmp	r2, #7
  408416:	9425      	str	r4, [sp, #148]	; 0x94
  408418:	e888 0808 	stmia.w	r8, {r3, fp}
  40841c:	f300 84cd 	bgt.w	408dba <_vfprintf_r+0xca6>
  408420:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408424:	f108 0808 	add.w	r8, r8, #8
  408428:	f1ba 0f00 	cmp.w	sl, #0
  40842c:	d00e      	beq.n	40844c <_vfprintf_r+0x338>
  40842e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408430:	3301      	adds	r3, #1
  408432:	3401      	adds	r4, #1
  408434:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  408438:	2201      	movs	r2, #1
  40843a:	2b07      	cmp	r3, #7
  40843c:	9425      	str	r4, [sp, #148]	; 0x94
  40843e:	9324      	str	r3, [sp, #144]	; 0x90
  408440:	e888 0006 	stmia.w	r8, {r1, r2}
  408444:	f300 840a 	bgt.w	408c5c <_vfprintf_r+0xb48>
  408448:	f108 0808 	add.w	r8, r8, #8
  40844c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40844e:	b16b      	cbz	r3, 40846c <_vfprintf_r+0x358>
  408450:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408452:	3301      	adds	r3, #1
  408454:	3402      	adds	r4, #2
  408456:	a91c      	add	r1, sp, #112	; 0x70
  408458:	2202      	movs	r2, #2
  40845a:	2b07      	cmp	r3, #7
  40845c:	9425      	str	r4, [sp, #148]	; 0x94
  40845e:	9324      	str	r3, [sp, #144]	; 0x90
  408460:	e888 0006 	stmia.w	r8, {r1, r2}
  408464:	f300 8406 	bgt.w	408c74 <_vfprintf_r+0xb60>
  408468:	f108 0808 	add.w	r8, r8, #8
  40846c:	2d80      	cmp	r5, #128	; 0x80
  40846e:	f000 832e 	beq.w	408ace <_vfprintf_r+0x9ba>
  408472:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408474:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  408476:	eba3 0a02 	sub.w	sl, r3, r2
  40847a:	f1ba 0f00 	cmp.w	sl, #0
  40847e:	dd3b      	ble.n	4084f8 <_vfprintf_r+0x3e4>
  408480:	f1ba 0f10 	cmp.w	sl, #16
  408484:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408486:	4d8e      	ldr	r5, [pc, #568]	; (4086c0 <_vfprintf_r+0x5ac>)
  408488:	dd2b      	ble.n	4084e2 <_vfprintf_r+0x3ce>
  40848a:	4642      	mov	r2, r8
  40848c:	4621      	mov	r1, r4
  40848e:	46b0      	mov	r8, r6
  408490:	f04f 0b10 	mov.w	fp, #16
  408494:	462e      	mov	r6, r5
  408496:	9c08      	ldr	r4, [sp, #32]
  408498:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40849a:	e006      	b.n	4084aa <_vfprintf_r+0x396>
  40849c:	f1aa 0a10 	sub.w	sl, sl, #16
  4084a0:	f1ba 0f10 	cmp.w	sl, #16
  4084a4:	f102 0208 	add.w	r2, r2, #8
  4084a8:	dd17      	ble.n	4084da <_vfprintf_r+0x3c6>
  4084aa:	3301      	adds	r3, #1
  4084ac:	3110      	adds	r1, #16
  4084ae:	2b07      	cmp	r3, #7
  4084b0:	9125      	str	r1, [sp, #148]	; 0x94
  4084b2:	9324      	str	r3, [sp, #144]	; 0x90
  4084b4:	e882 0840 	stmia.w	r2, {r6, fp}
  4084b8:	ddf0      	ble.n	40849c <_vfprintf_r+0x388>
  4084ba:	aa23      	add	r2, sp, #140	; 0x8c
  4084bc:	4629      	mov	r1, r5
  4084be:	4620      	mov	r0, r4
  4084c0:	f003 ff0c 	bl	40c2dc <__sprint_r>
  4084c4:	2800      	cmp	r0, #0
  4084c6:	f040 8300 	bne.w	408aca <_vfprintf_r+0x9b6>
  4084ca:	f1aa 0a10 	sub.w	sl, sl, #16
  4084ce:	f1ba 0f10 	cmp.w	sl, #16
  4084d2:	9925      	ldr	r1, [sp, #148]	; 0x94
  4084d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4084d6:	aa30      	add	r2, sp, #192	; 0xc0
  4084d8:	dce7      	bgt.n	4084aa <_vfprintf_r+0x396>
  4084da:	4635      	mov	r5, r6
  4084dc:	460c      	mov	r4, r1
  4084de:	4646      	mov	r6, r8
  4084e0:	4690      	mov	r8, r2
  4084e2:	3301      	adds	r3, #1
  4084e4:	4454      	add	r4, sl
  4084e6:	2b07      	cmp	r3, #7
  4084e8:	9425      	str	r4, [sp, #148]	; 0x94
  4084ea:	9324      	str	r3, [sp, #144]	; 0x90
  4084ec:	e888 0420 	stmia.w	r8, {r5, sl}
  4084f0:	f300 83a9 	bgt.w	408c46 <_vfprintf_r+0xb32>
  4084f4:	f108 0808 	add.w	r8, r8, #8
  4084f8:	9b06      	ldr	r3, [sp, #24]
  4084fa:	05db      	lsls	r3, r3, #23
  4084fc:	f100 8285 	bmi.w	408a0a <_vfprintf_r+0x8f6>
  408500:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408502:	990d      	ldr	r1, [sp, #52]	; 0x34
  408504:	f8c8 7000 	str.w	r7, [r8]
  408508:	3301      	adds	r3, #1
  40850a:	440c      	add	r4, r1
  40850c:	2b07      	cmp	r3, #7
  40850e:	9425      	str	r4, [sp, #148]	; 0x94
  408510:	f8c8 1004 	str.w	r1, [r8, #4]
  408514:	9324      	str	r3, [sp, #144]	; 0x90
  408516:	f300 8375 	bgt.w	408c04 <_vfprintf_r+0xaf0>
  40851a:	f108 0808 	add.w	r8, r8, #8
  40851e:	9b06      	ldr	r3, [sp, #24]
  408520:	0759      	lsls	r1, r3, #29
  408522:	d53b      	bpl.n	40859c <_vfprintf_r+0x488>
  408524:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408526:	9a07      	ldr	r2, [sp, #28]
  408528:	1a9d      	subs	r5, r3, r2
  40852a:	2d00      	cmp	r5, #0
  40852c:	dd36      	ble.n	40859c <_vfprintf_r+0x488>
  40852e:	2d10      	cmp	r5, #16
  408530:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408532:	dd21      	ble.n	408578 <_vfprintf_r+0x464>
  408534:	2610      	movs	r6, #16
  408536:	9f08      	ldr	r7, [sp, #32]
  408538:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  40853c:	e004      	b.n	408548 <_vfprintf_r+0x434>
  40853e:	3d10      	subs	r5, #16
  408540:	2d10      	cmp	r5, #16
  408542:	f108 0808 	add.w	r8, r8, #8
  408546:	dd17      	ble.n	408578 <_vfprintf_r+0x464>
  408548:	3301      	adds	r3, #1
  40854a:	4a5c      	ldr	r2, [pc, #368]	; (4086bc <_vfprintf_r+0x5a8>)
  40854c:	9324      	str	r3, [sp, #144]	; 0x90
  40854e:	3410      	adds	r4, #16
  408550:	2b07      	cmp	r3, #7
  408552:	9425      	str	r4, [sp, #148]	; 0x94
  408554:	e888 0044 	stmia.w	r8, {r2, r6}
  408558:	ddf1      	ble.n	40853e <_vfprintf_r+0x42a>
  40855a:	aa23      	add	r2, sp, #140	; 0x8c
  40855c:	4651      	mov	r1, sl
  40855e:	4638      	mov	r0, r7
  408560:	f003 febc 	bl	40c2dc <__sprint_r>
  408564:	2800      	cmp	r0, #0
  408566:	f040 823f 	bne.w	4089e8 <_vfprintf_r+0x8d4>
  40856a:	3d10      	subs	r5, #16
  40856c:	2d10      	cmp	r5, #16
  40856e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408570:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408572:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408576:	dce7      	bgt.n	408548 <_vfprintf_r+0x434>
  408578:	3301      	adds	r3, #1
  40857a:	4a50      	ldr	r2, [pc, #320]	; (4086bc <_vfprintf_r+0x5a8>)
  40857c:	9324      	str	r3, [sp, #144]	; 0x90
  40857e:	442c      	add	r4, r5
  408580:	2b07      	cmp	r3, #7
  408582:	9425      	str	r4, [sp, #148]	; 0x94
  408584:	e888 0024 	stmia.w	r8, {r2, r5}
  408588:	dd08      	ble.n	40859c <_vfprintf_r+0x488>
  40858a:	aa23      	add	r2, sp, #140	; 0x8c
  40858c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40858e:	9808      	ldr	r0, [sp, #32]
  408590:	f003 fea4 	bl	40c2dc <__sprint_r>
  408594:	2800      	cmp	r0, #0
  408596:	f040 8347 	bne.w	408c28 <_vfprintf_r+0xb14>
  40859a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40859c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40859e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4085a0:	9907      	ldr	r1, [sp, #28]
  4085a2:	428a      	cmp	r2, r1
  4085a4:	bfac      	ite	ge
  4085a6:	189b      	addge	r3, r3, r2
  4085a8:	185b      	addlt	r3, r3, r1
  4085aa:	930b      	str	r3, [sp, #44]	; 0x2c
  4085ac:	2c00      	cmp	r4, #0
  4085ae:	f040 8333 	bne.w	408c18 <_vfprintf_r+0xb04>
  4085b2:	2300      	movs	r3, #0
  4085b4:	9324      	str	r3, [sp, #144]	; 0x90
  4085b6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4085ba:	e5f7      	b.n	4081ac <_vfprintf_r+0x98>
  4085bc:	4651      	mov	r1, sl
  4085be:	9808      	ldr	r0, [sp, #32]
  4085c0:	f001 f896 	bl	4096f0 <__swsetup_r>
  4085c4:	2800      	cmp	r0, #0
  4085c6:	d038      	beq.n	40863a <_vfprintf_r+0x526>
  4085c8:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4085cc:	07dd      	lsls	r5, r3, #31
  4085ce:	d404      	bmi.n	4085da <_vfprintf_r+0x4c6>
  4085d0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4085d4:	059c      	lsls	r4, r3, #22
  4085d6:	f140 85ca 	bpl.w	40916e <_vfprintf_r+0x105a>
  4085da:	f04f 33ff 	mov.w	r3, #4294967295
  4085de:	930b      	str	r3, [sp, #44]	; 0x2c
  4085e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4085e2:	b041      	add	sp, #260	; 0x104
  4085e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4085e8:	aa23      	add	r2, sp, #140	; 0x8c
  4085ea:	990a      	ldr	r1, [sp, #40]	; 0x28
  4085ec:	9808      	ldr	r0, [sp, #32]
  4085ee:	f003 fe75 	bl	40c2dc <__sprint_r>
  4085f2:	2800      	cmp	r0, #0
  4085f4:	f040 8318 	bne.w	408c28 <_vfprintf_r+0xb14>
  4085f8:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4085fc:	e5f5      	b.n	4081ea <_vfprintf_r+0xd6>
  4085fe:	9808      	ldr	r0, [sp, #32]
  408600:	f002 f9a0 	bl	40a944 <__sinit>
  408604:	e59c      	b.n	408140 <_vfprintf_r+0x2c>
  408606:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  40860a:	2a00      	cmp	r2, #0
  40860c:	f6ff adbd 	blt.w	40818a <_vfprintf_r+0x76>
  408610:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  408614:	07d0      	lsls	r0, r2, #31
  408616:	d405      	bmi.n	408624 <_vfprintf_r+0x510>
  408618:	0599      	lsls	r1, r3, #22
  40861a:	d403      	bmi.n	408624 <_vfprintf_r+0x510>
  40861c:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  408620:	f002 fce0 	bl	40afe4 <__retarget_lock_release_recursive>
  408624:	462b      	mov	r3, r5
  408626:	464a      	mov	r2, r9
  408628:	4651      	mov	r1, sl
  40862a:	9808      	ldr	r0, [sp, #32]
  40862c:	f001 f81e 	bl	40966c <__sbprintf>
  408630:	900b      	str	r0, [sp, #44]	; 0x2c
  408632:	980b      	ldr	r0, [sp, #44]	; 0x2c
  408634:	b041      	add	sp, #260	; 0x104
  408636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40863a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40863e:	e59f      	b.n	408180 <_vfprintf_r+0x6c>
  408640:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  408644:	f002 fccc 	bl	40afe0 <__retarget_lock_acquire_recursive>
  408648:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  40864c:	b293      	uxth	r3, r2
  40864e:	e582      	b.n	408156 <_vfprintf_r+0x42>
  408650:	980c      	ldr	r0, [sp, #48]	; 0x30
  408652:	930e      	str	r3, [sp, #56]	; 0x38
  408654:	4240      	negs	r0, r0
  408656:	900c      	str	r0, [sp, #48]	; 0x30
  408658:	f04b 0b04 	orr.w	fp, fp, #4
  40865c:	f899 6000 	ldrb.w	r6, [r9]
  408660:	e5d7      	b.n	408212 <_vfprintf_r+0xfe>
  408662:	2a00      	cmp	r2, #0
  408664:	f040 87df 	bne.w	409626 <_vfprintf_r+0x1512>
  408668:	4b16      	ldr	r3, [pc, #88]	; (4086c4 <_vfprintf_r+0x5b0>)
  40866a:	9318      	str	r3, [sp, #96]	; 0x60
  40866c:	f01b 0f20 	tst.w	fp, #32
  408670:	f040 84b9 	bne.w	408fe6 <_vfprintf_r+0xed2>
  408674:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  408676:	f01b 0f10 	tst.w	fp, #16
  40867a:	4613      	mov	r3, r2
  40867c:	f040 83dc 	bne.w	408e38 <_vfprintf_r+0xd24>
  408680:	f01b 0f40 	tst.w	fp, #64	; 0x40
  408684:	f000 83d8 	beq.w	408e38 <_vfprintf_r+0xd24>
  408688:	3304      	adds	r3, #4
  40868a:	8814      	ldrh	r4, [r2, #0]
  40868c:	930e      	str	r3, [sp, #56]	; 0x38
  40868e:	2500      	movs	r5, #0
  408690:	f01b 0f01 	tst.w	fp, #1
  408694:	f000 8322 	beq.w	408cdc <_vfprintf_r+0xbc8>
  408698:	ea54 0305 	orrs.w	r3, r4, r5
  40869c:	f000 831e 	beq.w	408cdc <_vfprintf_r+0xbc8>
  4086a0:	2330      	movs	r3, #48	; 0x30
  4086a2:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4086a6:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  4086aa:	f04b 0b02 	orr.w	fp, fp, #2
  4086ae:	2302      	movs	r3, #2
  4086b0:	e63c      	b.n	40832c <_vfprintf_r+0x218>
  4086b2:	f04b 0b20 	orr.w	fp, fp, #32
  4086b6:	f899 6000 	ldrb.w	r6, [r9]
  4086ba:	e5aa      	b.n	408212 <_vfprintf_r+0xfe>
  4086bc:	0040db44 	.word	0x0040db44
  4086c0:	0040db54 	.word	0x0040db54
  4086c4:	0040db24 	.word	0x0040db24
  4086c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4086ca:	6817      	ldr	r7, [r2, #0]
  4086cc:	2400      	movs	r4, #0
  4086ce:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  4086d2:	1d15      	adds	r5, r2, #4
  4086d4:	2f00      	cmp	r7, #0
  4086d6:	f000 864e 	beq.w	409376 <_vfprintf_r+0x1262>
  4086da:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4086dc:	1c53      	adds	r3, r2, #1
  4086de:	f000 85cc 	beq.w	40927a <_vfprintf_r+0x1166>
  4086e2:	4621      	mov	r1, r4
  4086e4:	4638      	mov	r0, r7
  4086e6:	f002 ffcb 	bl	40b680 <memchr>
  4086ea:	2800      	cmp	r0, #0
  4086ec:	f000 8697 	beq.w	40941e <_vfprintf_r+0x130a>
  4086f0:	1bc3      	subs	r3, r0, r7
  4086f2:	930d      	str	r3, [sp, #52]	; 0x34
  4086f4:	9409      	str	r4, [sp, #36]	; 0x24
  4086f6:	950e      	str	r5, [sp, #56]	; 0x38
  4086f8:	f8cd b018 	str.w	fp, [sp, #24]
  4086fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408700:	9307      	str	r3, [sp, #28]
  408702:	9410      	str	r4, [sp, #64]	; 0x40
  408704:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408708:	e636      	b.n	408378 <_vfprintf_r+0x264>
  40870a:	2a00      	cmp	r2, #0
  40870c:	f040 8796 	bne.w	40963c <_vfprintf_r+0x1528>
  408710:	f01b 0f20 	tst.w	fp, #32
  408714:	f040 845a 	bne.w	408fcc <_vfprintf_r+0xeb8>
  408718:	f01b 0f10 	tst.w	fp, #16
  40871c:	f040 83a2 	bne.w	408e64 <_vfprintf_r+0xd50>
  408720:	f01b 0f40 	tst.w	fp, #64	; 0x40
  408724:	f000 839e 	beq.w	408e64 <_vfprintf_r+0xd50>
  408728:	990e      	ldr	r1, [sp, #56]	; 0x38
  40872a:	f9b1 4000 	ldrsh.w	r4, [r1]
  40872e:	3104      	adds	r1, #4
  408730:	17e5      	asrs	r5, r4, #31
  408732:	4622      	mov	r2, r4
  408734:	462b      	mov	r3, r5
  408736:	910e      	str	r1, [sp, #56]	; 0x38
  408738:	2a00      	cmp	r2, #0
  40873a:	f173 0300 	sbcs.w	r3, r3, #0
  40873e:	f2c0 8487 	blt.w	409050 <_vfprintf_r+0xf3c>
  408742:	9909      	ldr	r1, [sp, #36]	; 0x24
  408744:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408748:	1c4a      	adds	r2, r1, #1
  40874a:	f04f 0301 	mov.w	r3, #1
  40874e:	f47f adf5 	bne.w	40833c <_vfprintf_r+0x228>
  408752:	ea54 0205 	orrs.w	r2, r4, r5
  408756:	f000 826c 	beq.w	408c32 <_vfprintf_r+0xb1e>
  40875a:	f8cd b018 	str.w	fp, [sp, #24]
  40875e:	2b01      	cmp	r3, #1
  408760:	f000 8308 	beq.w	408d74 <_vfprintf_r+0xc60>
  408764:	2b02      	cmp	r3, #2
  408766:	f040 8295 	bne.w	408c94 <_vfprintf_r+0xb80>
  40876a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40876c:	af30      	add	r7, sp, #192	; 0xc0
  40876e:	0923      	lsrs	r3, r4, #4
  408770:	f004 010f 	and.w	r1, r4, #15
  408774:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  408778:	092a      	lsrs	r2, r5, #4
  40877a:	461c      	mov	r4, r3
  40877c:	4615      	mov	r5, r2
  40877e:	5c43      	ldrb	r3, [r0, r1]
  408780:	f807 3d01 	strb.w	r3, [r7, #-1]!
  408784:	ea54 0305 	orrs.w	r3, r4, r5
  408788:	d1f1      	bne.n	40876e <_vfprintf_r+0x65a>
  40878a:	ab30      	add	r3, sp, #192	; 0xc0
  40878c:	1bdb      	subs	r3, r3, r7
  40878e:	930d      	str	r3, [sp, #52]	; 0x34
  408790:	e5ea      	b.n	408368 <_vfprintf_r+0x254>
  408792:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  408796:	f899 6000 	ldrb.w	r6, [r9]
  40879a:	e53a      	b.n	408212 <_vfprintf_r+0xfe>
  40879c:	f899 6000 	ldrb.w	r6, [r9]
  4087a0:	2e6c      	cmp	r6, #108	; 0x6c
  4087a2:	bf03      	ittte	eq
  4087a4:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  4087a8:	f04b 0b20 	orreq.w	fp, fp, #32
  4087ac:	f109 0901 	addeq.w	r9, r9, #1
  4087b0:	f04b 0b10 	orrne.w	fp, fp, #16
  4087b4:	e52d      	b.n	408212 <_vfprintf_r+0xfe>
  4087b6:	2a00      	cmp	r2, #0
  4087b8:	f040 874c 	bne.w	409654 <_vfprintf_r+0x1540>
  4087bc:	f01b 0f20 	tst.w	fp, #32
  4087c0:	f040 853f 	bne.w	409242 <_vfprintf_r+0x112e>
  4087c4:	f01b 0f10 	tst.w	fp, #16
  4087c8:	f040 80fc 	bne.w	4089c4 <_vfprintf_r+0x8b0>
  4087cc:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4087d0:	f000 80f8 	beq.w	4089c4 <_vfprintf_r+0x8b0>
  4087d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4087d6:	6813      	ldr	r3, [r2, #0]
  4087d8:	3204      	adds	r2, #4
  4087da:	920e      	str	r2, [sp, #56]	; 0x38
  4087dc:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4087e0:	801a      	strh	r2, [r3, #0]
  4087e2:	e4e3      	b.n	4081ac <_vfprintf_r+0x98>
  4087e4:	f899 6000 	ldrb.w	r6, [r9]
  4087e8:	2900      	cmp	r1, #0
  4087ea:	f47f ad12 	bne.w	408212 <_vfprintf_r+0xfe>
  4087ee:	2201      	movs	r2, #1
  4087f0:	2120      	movs	r1, #32
  4087f2:	e50e      	b.n	408212 <_vfprintf_r+0xfe>
  4087f4:	f899 6000 	ldrb.w	r6, [r9]
  4087f8:	2e2a      	cmp	r6, #42	; 0x2a
  4087fa:	f109 0001 	add.w	r0, r9, #1
  4087fe:	f000 86f1 	beq.w	4095e4 <_vfprintf_r+0x14d0>
  408802:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  408806:	2b09      	cmp	r3, #9
  408808:	4681      	mov	r9, r0
  40880a:	bf98      	it	ls
  40880c:	2000      	movls	r0, #0
  40880e:	f200 863d 	bhi.w	40948c <_vfprintf_r+0x1378>
  408812:	f819 6b01 	ldrb.w	r6, [r9], #1
  408816:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40881a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  40881e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  408822:	2b09      	cmp	r3, #9
  408824:	d9f5      	bls.n	408812 <_vfprintf_r+0x6fe>
  408826:	9009      	str	r0, [sp, #36]	; 0x24
  408828:	e4f5      	b.n	408216 <_vfprintf_r+0x102>
  40882a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40882e:	f899 6000 	ldrb.w	r6, [r9]
  408832:	e4ee      	b.n	408212 <_vfprintf_r+0xfe>
  408834:	f899 6000 	ldrb.w	r6, [r9]
  408838:	2201      	movs	r2, #1
  40883a:	212b      	movs	r1, #43	; 0x2b
  40883c:	e4e9      	b.n	408212 <_vfprintf_r+0xfe>
  40883e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  408840:	4bae      	ldr	r3, [pc, #696]	; (408afc <_vfprintf_r+0x9e8>)
  408842:	6814      	ldr	r4, [r2, #0]
  408844:	9318      	str	r3, [sp, #96]	; 0x60
  408846:	2678      	movs	r6, #120	; 0x78
  408848:	2330      	movs	r3, #48	; 0x30
  40884a:	3204      	adds	r2, #4
  40884c:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  408850:	f04b 0b02 	orr.w	fp, fp, #2
  408854:	920e      	str	r2, [sp, #56]	; 0x38
  408856:	2500      	movs	r5, #0
  408858:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  40885c:	2302      	movs	r3, #2
  40885e:	e565      	b.n	40832c <_vfprintf_r+0x218>
  408860:	2a00      	cmp	r2, #0
  408862:	f040 86e4 	bne.w	40962e <_vfprintf_r+0x151a>
  408866:	4ba6      	ldr	r3, [pc, #664]	; (408b00 <_vfprintf_r+0x9ec>)
  408868:	9318      	str	r3, [sp, #96]	; 0x60
  40886a:	e6ff      	b.n	40866c <_vfprintf_r+0x558>
  40886c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40886e:	f8cd b018 	str.w	fp, [sp, #24]
  408872:	680a      	ldr	r2, [r1, #0]
  408874:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  408878:	2300      	movs	r3, #0
  40887a:	460a      	mov	r2, r1
  40887c:	469a      	mov	sl, r3
  40887e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  408882:	3204      	adds	r2, #4
  408884:	2301      	movs	r3, #1
  408886:	9307      	str	r3, [sp, #28]
  408888:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  40888c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  408890:	920e      	str	r2, [sp, #56]	; 0x38
  408892:	930d      	str	r3, [sp, #52]	; 0x34
  408894:	af26      	add	r7, sp, #152	; 0x98
  408896:	e575      	b.n	408384 <_vfprintf_r+0x270>
  408898:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  40889c:	2000      	movs	r0, #0
  40889e:	f819 6b01 	ldrb.w	r6, [r9], #1
  4088a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4088a6:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  4088aa:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  4088ae:	2b09      	cmp	r3, #9
  4088b0:	d9f5      	bls.n	40889e <_vfprintf_r+0x78a>
  4088b2:	900c      	str	r0, [sp, #48]	; 0x30
  4088b4:	e4af      	b.n	408216 <_vfprintf_r+0x102>
  4088b6:	2a00      	cmp	r2, #0
  4088b8:	f040 86c8 	bne.w	40964c <_vfprintf_r+0x1538>
  4088bc:	f04b 0b10 	orr.w	fp, fp, #16
  4088c0:	e726      	b.n	408710 <_vfprintf_r+0x5fc>
  4088c2:	f04b 0b01 	orr.w	fp, fp, #1
  4088c6:	f899 6000 	ldrb.w	r6, [r9]
  4088ca:	e4a2      	b.n	408212 <_vfprintf_r+0xfe>
  4088cc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4088ce:	6823      	ldr	r3, [r4, #0]
  4088d0:	930c      	str	r3, [sp, #48]	; 0x30
  4088d2:	4618      	mov	r0, r3
  4088d4:	2800      	cmp	r0, #0
  4088d6:	4623      	mov	r3, r4
  4088d8:	f103 0304 	add.w	r3, r3, #4
  4088dc:	f6ff aeb8 	blt.w	408650 <_vfprintf_r+0x53c>
  4088e0:	930e      	str	r3, [sp, #56]	; 0x38
  4088e2:	f899 6000 	ldrb.w	r6, [r9]
  4088e6:	e494      	b.n	408212 <_vfprintf_r+0xfe>
  4088e8:	2a00      	cmp	r2, #0
  4088ea:	f040 86b7 	bne.w	40965c <_vfprintf_r+0x1548>
  4088ee:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4088f0:	3507      	adds	r5, #7
  4088f2:	f025 0307 	bic.w	r3, r5, #7
  4088f6:	f103 0208 	add.w	r2, r3, #8
  4088fa:	920e      	str	r2, [sp, #56]	; 0x38
  4088fc:	681a      	ldr	r2, [r3, #0]
  4088fe:	9213      	str	r2, [sp, #76]	; 0x4c
  408900:	685b      	ldr	r3, [r3, #4]
  408902:	9312      	str	r3, [sp, #72]	; 0x48
  408904:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408906:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  408908:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40890c:	4628      	mov	r0, r5
  40890e:	4621      	mov	r1, r4
  408910:	f04f 32ff 	mov.w	r2, #4294967295
  408914:	4b7b      	ldr	r3, [pc, #492]	; (408b04 <_vfprintf_r+0x9f0>)
  408916:	f003 ff6d 	bl	40c7f4 <__aeabi_dcmpun>
  40891a:	2800      	cmp	r0, #0
  40891c:	f040 83a2 	bne.w	409064 <_vfprintf_r+0xf50>
  408920:	4628      	mov	r0, r5
  408922:	4621      	mov	r1, r4
  408924:	f04f 32ff 	mov.w	r2, #4294967295
  408928:	4b76      	ldr	r3, [pc, #472]	; (408b04 <_vfprintf_r+0x9f0>)
  40892a:	f7fe fdc3 	bl	4074b4 <__aeabi_dcmple>
  40892e:	2800      	cmp	r0, #0
  408930:	f040 8398 	bne.w	409064 <_vfprintf_r+0xf50>
  408934:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408936:	9813      	ldr	r0, [sp, #76]	; 0x4c
  408938:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40893a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40893c:	f7fe fdb0 	bl	4074a0 <__aeabi_dcmplt>
  408940:	2800      	cmp	r0, #0
  408942:	f040 8435 	bne.w	4091b0 <_vfprintf_r+0x109c>
  408946:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40894a:	4f6f      	ldr	r7, [pc, #444]	; (408b08 <_vfprintf_r+0x9f4>)
  40894c:	4b6f      	ldr	r3, [pc, #444]	; (408b0c <_vfprintf_r+0x9f8>)
  40894e:	2203      	movs	r2, #3
  408950:	2100      	movs	r1, #0
  408952:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  408956:	9207      	str	r2, [sp, #28]
  408958:	9109      	str	r1, [sp, #36]	; 0x24
  40895a:	9006      	str	r0, [sp, #24]
  40895c:	2e47      	cmp	r6, #71	; 0x47
  40895e:	bfd8      	it	le
  408960:	461f      	movle	r7, r3
  408962:	920d      	str	r2, [sp, #52]	; 0x34
  408964:	9110      	str	r1, [sp, #64]	; 0x40
  408966:	e507      	b.n	408378 <_vfprintf_r+0x264>
  408968:	f04b 0b08 	orr.w	fp, fp, #8
  40896c:	f899 6000 	ldrb.w	r6, [r9]
  408970:	e44f      	b.n	408212 <_vfprintf_r+0xfe>
  408972:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408974:	3507      	adds	r5, #7
  408976:	f025 0307 	bic.w	r3, r5, #7
  40897a:	f103 0208 	add.w	r2, r3, #8
  40897e:	e9d3 4500 	ldrd	r4, r5, [r3]
  408982:	920e      	str	r2, [sp, #56]	; 0x38
  408984:	2300      	movs	r3, #0
  408986:	e4d1      	b.n	40832c <_vfprintf_r+0x218>
  408988:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40898a:	3507      	adds	r5, #7
  40898c:	f025 0307 	bic.w	r3, r5, #7
  408990:	f103 0208 	add.w	r2, r3, #8
  408994:	e9d3 4500 	ldrd	r4, r5, [r3]
  408998:	920e      	str	r2, [sp, #56]	; 0x38
  40899a:	2301      	movs	r3, #1
  40899c:	e4c6      	b.n	40832c <_vfprintf_r+0x218>
  40899e:	2a00      	cmp	r2, #0
  4089a0:	f040 8650 	bne.w	409644 <_vfprintf_r+0x1530>
  4089a4:	b1c6      	cbz	r6, 4089d8 <_vfprintf_r+0x8c4>
  4089a6:	2300      	movs	r3, #0
  4089a8:	2201      	movs	r2, #1
  4089aa:	469a      	mov	sl, r3
  4089ac:	9207      	str	r2, [sp, #28]
  4089ae:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  4089b2:	f8cd b018 	str.w	fp, [sp, #24]
  4089b6:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4089ba:	9309      	str	r3, [sp, #36]	; 0x24
  4089bc:	9310      	str	r3, [sp, #64]	; 0x40
  4089be:	920d      	str	r2, [sp, #52]	; 0x34
  4089c0:	af26      	add	r7, sp, #152	; 0x98
  4089c2:	e4df      	b.n	408384 <_vfprintf_r+0x270>
  4089c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4089c6:	6813      	ldr	r3, [r2, #0]
  4089c8:	3204      	adds	r2, #4
  4089ca:	920e      	str	r2, [sp, #56]	; 0x38
  4089cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4089ce:	601a      	str	r2, [r3, #0]
  4089d0:	f7ff bbec 	b.w	4081ac <_vfprintf_r+0x98>
  4089d4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4089d6:	e527      	b.n	408428 <_vfprintf_r+0x314>
  4089d8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4089da:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4089de:	2b00      	cmp	r3, #0
  4089e0:	f040 8594 	bne.w	40950c <_vfprintf_r+0x13f8>
  4089e4:	2300      	movs	r3, #0
  4089e6:	9324      	str	r3, [sp, #144]	; 0x90
  4089e8:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4089ec:	f013 0f01 	tst.w	r3, #1
  4089f0:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  4089f4:	d102      	bne.n	4089fc <_vfprintf_r+0x8e8>
  4089f6:	059a      	lsls	r2, r3, #22
  4089f8:	f140 8249 	bpl.w	408e8e <_vfprintf_r+0xd7a>
  4089fc:	065b      	lsls	r3, r3, #25
  4089fe:	f53f adec 	bmi.w	4085da <_vfprintf_r+0x4c6>
  408a02:	980b      	ldr	r0, [sp, #44]	; 0x2c
  408a04:	b041      	add	sp, #260	; 0x104
  408a06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408a0a:	2e65      	cmp	r6, #101	; 0x65
  408a0c:	f340 80b2 	ble.w	408b74 <_vfprintf_r+0xa60>
  408a10:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408a12:	9813      	ldr	r0, [sp, #76]	; 0x4c
  408a14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408a16:	9912      	ldr	r1, [sp, #72]	; 0x48
  408a18:	f7fe fd38 	bl	40748c <__aeabi_dcmpeq>
  408a1c:	2800      	cmp	r0, #0
  408a1e:	f000 8160 	beq.w	408ce2 <_vfprintf_r+0xbce>
  408a22:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408a24:	4a3a      	ldr	r2, [pc, #232]	; (408b10 <_vfprintf_r+0x9fc>)
  408a26:	f8c8 2000 	str.w	r2, [r8]
  408a2a:	3301      	adds	r3, #1
  408a2c:	3401      	adds	r4, #1
  408a2e:	2201      	movs	r2, #1
  408a30:	2b07      	cmp	r3, #7
  408a32:	9425      	str	r4, [sp, #148]	; 0x94
  408a34:	9324      	str	r3, [sp, #144]	; 0x90
  408a36:	f8c8 2004 	str.w	r2, [r8, #4]
  408a3a:	f300 83bf 	bgt.w	4091bc <_vfprintf_r+0x10a8>
  408a3e:	f108 0808 	add.w	r8, r8, #8
  408a42:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408a44:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408a46:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408a48:	4293      	cmp	r3, r2
  408a4a:	db03      	blt.n	408a54 <_vfprintf_r+0x940>
  408a4c:	9b06      	ldr	r3, [sp, #24]
  408a4e:	07df      	lsls	r7, r3, #31
  408a50:	f57f ad65 	bpl.w	40851e <_vfprintf_r+0x40a>
  408a54:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408a56:	9914      	ldr	r1, [sp, #80]	; 0x50
  408a58:	9a15      	ldr	r2, [sp, #84]	; 0x54
  408a5a:	f8c8 2000 	str.w	r2, [r8]
  408a5e:	3301      	adds	r3, #1
  408a60:	440c      	add	r4, r1
  408a62:	2b07      	cmp	r3, #7
  408a64:	f8c8 1004 	str.w	r1, [r8, #4]
  408a68:	9425      	str	r4, [sp, #148]	; 0x94
  408a6a:	9324      	str	r3, [sp, #144]	; 0x90
  408a6c:	f300 83f8 	bgt.w	409260 <_vfprintf_r+0x114c>
  408a70:	f108 0808 	add.w	r8, r8, #8
  408a74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408a76:	1e5e      	subs	r6, r3, #1
  408a78:	2e00      	cmp	r6, #0
  408a7a:	f77f ad50 	ble.w	40851e <_vfprintf_r+0x40a>
  408a7e:	2e10      	cmp	r6, #16
  408a80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408a82:	4d24      	ldr	r5, [pc, #144]	; (408b14 <_vfprintf_r+0xa00>)
  408a84:	f340 81dd 	ble.w	408e42 <_vfprintf_r+0xd2e>
  408a88:	2710      	movs	r7, #16
  408a8a:	f8dd a020 	ldr.w	sl, [sp, #32]
  408a8e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408a92:	e005      	b.n	408aa0 <_vfprintf_r+0x98c>
  408a94:	f108 0808 	add.w	r8, r8, #8
  408a98:	3e10      	subs	r6, #16
  408a9a:	2e10      	cmp	r6, #16
  408a9c:	f340 81d1 	ble.w	408e42 <_vfprintf_r+0xd2e>
  408aa0:	3301      	adds	r3, #1
  408aa2:	3410      	adds	r4, #16
  408aa4:	2b07      	cmp	r3, #7
  408aa6:	9425      	str	r4, [sp, #148]	; 0x94
  408aa8:	9324      	str	r3, [sp, #144]	; 0x90
  408aaa:	e888 00a0 	stmia.w	r8, {r5, r7}
  408aae:	ddf1      	ble.n	408a94 <_vfprintf_r+0x980>
  408ab0:	aa23      	add	r2, sp, #140	; 0x8c
  408ab2:	4659      	mov	r1, fp
  408ab4:	4650      	mov	r0, sl
  408ab6:	f003 fc11 	bl	40c2dc <__sprint_r>
  408aba:	2800      	cmp	r0, #0
  408abc:	f040 83cd 	bne.w	40925a <_vfprintf_r+0x1146>
  408ac0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408ac2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408ac4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408ac8:	e7e6      	b.n	408a98 <_vfprintf_r+0x984>
  408aca:	46aa      	mov	sl, r5
  408acc:	e78c      	b.n	4089e8 <_vfprintf_r+0x8d4>
  408ace:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408ad0:	9a07      	ldr	r2, [sp, #28]
  408ad2:	eba3 0a02 	sub.w	sl, r3, r2
  408ad6:	f1ba 0f00 	cmp.w	sl, #0
  408ada:	f77f acca 	ble.w	408472 <_vfprintf_r+0x35e>
  408ade:	f1ba 0f10 	cmp.w	sl, #16
  408ae2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408ae4:	4d0b      	ldr	r5, [pc, #44]	; (408b14 <_vfprintf_r+0xa00>)
  408ae6:	dd39      	ble.n	408b5c <_vfprintf_r+0xa48>
  408ae8:	4642      	mov	r2, r8
  408aea:	4621      	mov	r1, r4
  408aec:	46b0      	mov	r8, r6
  408aee:	f04f 0b10 	mov.w	fp, #16
  408af2:	462e      	mov	r6, r5
  408af4:	9c08      	ldr	r4, [sp, #32]
  408af6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408af8:	e015      	b.n	408b26 <_vfprintf_r+0xa12>
  408afa:	bf00      	nop
  408afc:	0040db24 	.word	0x0040db24
  408b00:	0040db10 	.word	0x0040db10
  408b04:	7fefffff 	.word	0x7fefffff
  408b08:	0040db04 	.word	0x0040db04
  408b0c:	0040db00 	.word	0x0040db00
  408b10:	0040db40 	.word	0x0040db40
  408b14:	0040db54 	.word	0x0040db54
  408b18:	f1aa 0a10 	sub.w	sl, sl, #16
  408b1c:	f1ba 0f10 	cmp.w	sl, #16
  408b20:	f102 0208 	add.w	r2, r2, #8
  408b24:	dd16      	ble.n	408b54 <_vfprintf_r+0xa40>
  408b26:	3301      	adds	r3, #1
  408b28:	3110      	adds	r1, #16
  408b2a:	2b07      	cmp	r3, #7
  408b2c:	9125      	str	r1, [sp, #148]	; 0x94
  408b2e:	9324      	str	r3, [sp, #144]	; 0x90
  408b30:	e882 0840 	stmia.w	r2, {r6, fp}
  408b34:	ddf0      	ble.n	408b18 <_vfprintf_r+0xa04>
  408b36:	aa23      	add	r2, sp, #140	; 0x8c
  408b38:	4629      	mov	r1, r5
  408b3a:	4620      	mov	r0, r4
  408b3c:	f003 fbce 	bl	40c2dc <__sprint_r>
  408b40:	2800      	cmp	r0, #0
  408b42:	d1c2      	bne.n	408aca <_vfprintf_r+0x9b6>
  408b44:	f1aa 0a10 	sub.w	sl, sl, #16
  408b48:	f1ba 0f10 	cmp.w	sl, #16
  408b4c:	9925      	ldr	r1, [sp, #148]	; 0x94
  408b4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408b50:	aa30      	add	r2, sp, #192	; 0xc0
  408b52:	dce8      	bgt.n	408b26 <_vfprintf_r+0xa12>
  408b54:	4635      	mov	r5, r6
  408b56:	460c      	mov	r4, r1
  408b58:	4646      	mov	r6, r8
  408b5a:	4690      	mov	r8, r2
  408b5c:	3301      	adds	r3, #1
  408b5e:	4454      	add	r4, sl
  408b60:	2b07      	cmp	r3, #7
  408b62:	9425      	str	r4, [sp, #148]	; 0x94
  408b64:	9324      	str	r3, [sp, #144]	; 0x90
  408b66:	e888 0420 	stmia.w	r8, {r5, sl}
  408b6a:	f300 8264 	bgt.w	409036 <_vfprintf_r+0xf22>
  408b6e:	f108 0808 	add.w	r8, r8, #8
  408b72:	e47e      	b.n	408472 <_vfprintf_r+0x35e>
  408b74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408b76:	9e24      	ldr	r6, [sp, #144]	; 0x90
  408b78:	2b01      	cmp	r3, #1
  408b7a:	f340 81fd 	ble.w	408f78 <_vfprintf_r+0xe64>
  408b7e:	3601      	adds	r6, #1
  408b80:	3401      	adds	r4, #1
  408b82:	2301      	movs	r3, #1
  408b84:	2e07      	cmp	r6, #7
  408b86:	9425      	str	r4, [sp, #148]	; 0x94
  408b88:	9624      	str	r6, [sp, #144]	; 0x90
  408b8a:	f8c8 7000 	str.w	r7, [r8]
  408b8e:	f8c8 3004 	str.w	r3, [r8, #4]
  408b92:	f300 820e 	bgt.w	408fb2 <_vfprintf_r+0xe9e>
  408b96:	f108 0808 	add.w	r8, r8, #8
  408b9a:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408b9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408b9e:	f8c8 3000 	str.w	r3, [r8]
  408ba2:	3601      	adds	r6, #1
  408ba4:	4414      	add	r4, r2
  408ba6:	2e07      	cmp	r6, #7
  408ba8:	9425      	str	r4, [sp, #148]	; 0x94
  408baa:	9624      	str	r6, [sp, #144]	; 0x90
  408bac:	f8c8 2004 	str.w	r2, [r8, #4]
  408bb0:	f300 822e 	bgt.w	409010 <_vfprintf_r+0xefc>
  408bb4:	f108 0808 	add.w	r8, r8, #8
  408bb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408bba:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408bbc:	9813      	ldr	r0, [sp, #76]	; 0x4c
  408bbe:	9912      	ldr	r1, [sp, #72]	; 0x48
  408bc0:	f7fe fc64 	bl	40748c <__aeabi_dcmpeq>
  408bc4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408bc6:	2800      	cmp	r0, #0
  408bc8:	f040 8106 	bne.w	408dd8 <_vfprintf_r+0xcc4>
  408bcc:	3b01      	subs	r3, #1
  408bce:	3601      	adds	r6, #1
  408bd0:	3701      	adds	r7, #1
  408bd2:	441c      	add	r4, r3
  408bd4:	2e07      	cmp	r6, #7
  408bd6:	9624      	str	r6, [sp, #144]	; 0x90
  408bd8:	9425      	str	r4, [sp, #148]	; 0x94
  408bda:	f8c8 7000 	str.w	r7, [r8]
  408bde:	f8c8 3004 	str.w	r3, [r8, #4]
  408be2:	f300 81d9 	bgt.w	408f98 <_vfprintf_r+0xe84>
  408be6:	f108 0808 	add.w	r8, r8, #8
  408bea:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408bec:	f8c8 2004 	str.w	r2, [r8, #4]
  408bf0:	3601      	adds	r6, #1
  408bf2:	4414      	add	r4, r2
  408bf4:	ab1f      	add	r3, sp, #124	; 0x7c
  408bf6:	2e07      	cmp	r6, #7
  408bf8:	9425      	str	r4, [sp, #148]	; 0x94
  408bfa:	9624      	str	r6, [sp, #144]	; 0x90
  408bfc:	f8c8 3000 	str.w	r3, [r8]
  408c00:	f77f ac8b 	ble.w	40851a <_vfprintf_r+0x406>
  408c04:	aa23      	add	r2, sp, #140	; 0x8c
  408c06:	990a      	ldr	r1, [sp, #40]	; 0x28
  408c08:	9808      	ldr	r0, [sp, #32]
  408c0a:	f003 fb67 	bl	40c2dc <__sprint_r>
  408c0e:	b958      	cbnz	r0, 408c28 <_vfprintf_r+0xb14>
  408c10:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408c12:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408c16:	e482      	b.n	40851e <_vfprintf_r+0x40a>
  408c18:	aa23      	add	r2, sp, #140	; 0x8c
  408c1a:	990a      	ldr	r1, [sp, #40]	; 0x28
  408c1c:	9808      	ldr	r0, [sp, #32]
  408c1e:	f003 fb5d 	bl	40c2dc <__sprint_r>
  408c22:	2800      	cmp	r0, #0
  408c24:	f43f acc5 	beq.w	4085b2 <_vfprintf_r+0x49e>
  408c28:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  408c2c:	e6dc      	b.n	4089e8 <_vfprintf_r+0x8d4>
  408c2e:	f8dd b018 	ldr.w	fp, [sp, #24]
  408c32:	2b01      	cmp	r3, #1
  408c34:	f000 8121 	beq.w	408e7a <_vfprintf_r+0xd66>
  408c38:	2b02      	cmp	r3, #2
  408c3a:	d127      	bne.n	408c8c <_vfprintf_r+0xb78>
  408c3c:	f8cd b018 	str.w	fp, [sp, #24]
  408c40:	2400      	movs	r4, #0
  408c42:	2500      	movs	r5, #0
  408c44:	e591      	b.n	40876a <_vfprintf_r+0x656>
  408c46:	aa23      	add	r2, sp, #140	; 0x8c
  408c48:	990a      	ldr	r1, [sp, #40]	; 0x28
  408c4a:	9808      	ldr	r0, [sp, #32]
  408c4c:	f003 fb46 	bl	40c2dc <__sprint_r>
  408c50:	2800      	cmp	r0, #0
  408c52:	d1e9      	bne.n	408c28 <_vfprintf_r+0xb14>
  408c54:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408c56:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408c5a:	e44d      	b.n	4084f8 <_vfprintf_r+0x3e4>
  408c5c:	aa23      	add	r2, sp, #140	; 0x8c
  408c5e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408c60:	9808      	ldr	r0, [sp, #32]
  408c62:	f003 fb3b 	bl	40c2dc <__sprint_r>
  408c66:	2800      	cmp	r0, #0
  408c68:	d1de      	bne.n	408c28 <_vfprintf_r+0xb14>
  408c6a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408c6c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408c70:	f7ff bbec 	b.w	40844c <_vfprintf_r+0x338>
  408c74:	aa23      	add	r2, sp, #140	; 0x8c
  408c76:	990a      	ldr	r1, [sp, #40]	; 0x28
  408c78:	9808      	ldr	r0, [sp, #32]
  408c7a:	f003 fb2f 	bl	40c2dc <__sprint_r>
  408c7e:	2800      	cmp	r0, #0
  408c80:	d1d2      	bne.n	408c28 <_vfprintf_r+0xb14>
  408c82:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408c84:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408c88:	f7ff bbf0 	b.w	40846c <_vfprintf_r+0x358>
  408c8c:	f8cd b018 	str.w	fp, [sp, #24]
  408c90:	2400      	movs	r4, #0
  408c92:	2500      	movs	r5, #0
  408c94:	a930      	add	r1, sp, #192	; 0xc0
  408c96:	e000      	b.n	408c9a <_vfprintf_r+0xb86>
  408c98:	4639      	mov	r1, r7
  408c9a:	08e2      	lsrs	r2, r4, #3
  408c9c:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  408ca0:	08e8      	lsrs	r0, r5, #3
  408ca2:	f004 0307 	and.w	r3, r4, #7
  408ca6:	4605      	mov	r5, r0
  408ca8:	4614      	mov	r4, r2
  408caa:	3330      	adds	r3, #48	; 0x30
  408cac:	ea54 0205 	orrs.w	r2, r4, r5
  408cb0:	f801 3c01 	strb.w	r3, [r1, #-1]
  408cb4:	f101 37ff 	add.w	r7, r1, #4294967295
  408cb8:	d1ee      	bne.n	408c98 <_vfprintf_r+0xb84>
  408cba:	9a06      	ldr	r2, [sp, #24]
  408cbc:	07d2      	lsls	r2, r2, #31
  408cbe:	f57f ad64 	bpl.w	40878a <_vfprintf_r+0x676>
  408cc2:	2b30      	cmp	r3, #48	; 0x30
  408cc4:	f43f ad61 	beq.w	40878a <_vfprintf_r+0x676>
  408cc8:	2330      	movs	r3, #48	; 0x30
  408cca:	3902      	subs	r1, #2
  408ccc:	f807 3c01 	strb.w	r3, [r7, #-1]
  408cd0:	ab30      	add	r3, sp, #192	; 0xc0
  408cd2:	1a5b      	subs	r3, r3, r1
  408cd4:	930d      	str	r3, [sp, #52]	; 0x34
  408cd6:	460f      	mov	r7, r1
  408cd8:	f7ff bb46 	b.w	408368 <_vfprintf_r+0x254>
  408cdc:	2302      	movs	r3, #2
  408cde:	f7ff bb25 	b.w	40832c <_vfprintf_r+0x218>
  408ce2:	991d      	ldr	r1, [sp, #116]	; 0x74
  408ce4:	2900      	cmp	r1, #0
  408ce6:	f340 8274 	ble.w	4091d2 <_vfprintf_r+0x10be>
  408cea:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408cec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408cee:	4293      	cmp	r3, r2
  408cf0:	bfa8      	it	ge
  408cf2:	4613      	movge	r3, r2
  408cf4:	2b00      	cmp	r3, #0
  408cf6:	461e      	mov	r6, r3
  408cf8:	dd0d      	ble.n	408d16 <_vfprintf_r+0xc02>
  408cfa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408cfc:	f8c8 7000 	str.w	r7, [r8]
  408d00:	3301      	adds	r3, #1
  408d02:	4434      	add	r4, r6
  408d04:	2b07      	cmp	r3, #7
  408d06:	9425      	str	r4, [sp, #148]	; 0x94
  408d08:	f8c8 6004 	str.w	r6, [r8, #4]
  408d0c:	9324      	str	r3, [sp, #144]	; 0x90
  408d0e:	f300 8324 	bgt.w	40935a <_vfprintf_r+0x1246>
  408d12:	f108 0808 	add.w	r8, r8, #8
  408d16:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408d18:	2e00      	cmp	r6, #0
  408d1a:	bfa8      	it	ge
  408d1c:	1b9b      	subge	r3, r3, r6
  408d1e:	2b00      	cmp	r3, #0
  408d20:	461e      	mov	r6, r3
  408d22:	f340 80d0 	ble.w	408ec6 <_vfprintf_r+0xdb2>
  408d26:	2e10      	cmp	r6, #16
  408d28:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408d2a:	4dc0      	ldr	r5, [pc, #768]	; (40902c <_vfprintf_r+0xf18>)
  408d2c:	f340 80b7 	ble.w	408e9e <_vfprintf_r+0xd8a>
  408d30:	4622      	mov	r2, r4
  408d32:	f04f 0a10 	mov.w	sl, #16
  408d36:	f8dd b020 	ldr.w	fp, [sp, #32]
  408d3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408d3c:	e005      	b.n	408d4a <_vfprintf_r+0xc36>
  408d3e:	f108 0808 	add.w	r8, r8, #8
  408d42:	3e10      	subs	r6, #16
  408d44:	2e10      	cmp	r6, #16
  408d46:	f340 80a9 	ble.w	408e9c <_vfprintf_r+0xd88>
  408d4a:	3301      	adds	r3, #1
  408d4c:	3210      	adds	r2, #16
  408d4e:	2b07      	cmp	r3, #7
  408d50:	9225      	str	r2, [sp, #148]	; 0x94
  408d52:	9324      	str	r3, [sp, #144]	; 0x90
  408d54:	e888 0420 	stmia.w	r8, {r5, sl}
  408d58:	ddf1      	ble.n	408d3e <_vfprintf_r+0xc2a>
  408d5a:	aa23      	add	r2, sp, #140	; 0x8c
  408d5c:	4621      	mov	r1, r4
  408d5e:	4658      	mov	r0, fp
  408d60:	f003 fabc 	bl	40c2dc <__sprint_r>
  408d64:	2800      	cmp	r0, #0
  408d66:	f040 8324 	bne.w	4093b2 <_vfprintf_r+0x129e>
  408d6a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408d6c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408d6e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408d72:	e7e6      	b.n	408d42 <_vfprintf_r+0xc2e>
  408d74:	2d00      	cmp	r5, #0
  408d76:	bf08      	it	eq
  408d78:	2c0a      	cmpeq	r4, #10
  408d7a:	d37c      	bcc.n	408e76 <_vfprintf_r+0xd62>
  408d7c:	af30      	add	r7, sp, #192	; 0xc0
  408d7e:	4620      	mov	r0, r4
  408d80:	4629      	mov	r1, r5
  408d82:	220a      	movs	r2, #10
  408d84:	2300      	movs	r3, #0
  408d86:	f003 fd73 	bl	40c870 <__aeabi_uldivmod>
  408d8a:	3230      	adds	r2, #48	; 0x30
  408d8c:	f807 2d01 	strb.w	r2, [r7, #-1]!
  408d90:	4620      	mov	r0, r4
  408d92:	4629      	mov	r1, r5
  408d94:	2300      	movs	r3, #0
  408d96:	220a      	movs	r2, #10
  408d98:	f003 fd6a 	bl	40c870 <__aeabi_uldivmod>
  408d9c:	4604      	mov	r4, r0
  408d9e:	460d      	mov	r5, r1
  408da0:	ea54 0305 	orrs.w	r3, r4, r5
  408da4:	d1eb      	bne.n	408d7e <_vfprintf_r+0xc6a>
  408da6:	ab30      	add	r3, sp, #192	; 0xc0
  408da8:	1bdb      	subs	r3, r3, r7
  408daa:	930d      	str	r3, [sp, #52]	; 0x34
  408dac:	f7ff badc 	b.w	408368 <_vfprintf_r+0x254>
  408db0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408db2:	930d      	str	r3, [sp, #52]	; 0x34
  408db4:	af30      	add	r7, sp, #192	; 0xc0
  408db6:	f7ff bad7 	b.w	408368 <_vfprintf_r+0x254>
  408dba:	aa23      	add	r2, sp, #140	; 0x8c
  408dbc:	990a      	ldr	r1, [sp, #40]	; 0x28
  408dbe:	9808      	ldr	r0, [sp, #32]
  408dc0:	f003 fa8c 	bl	40c2dc <__sprint_r>
  408dc4:	2800      	cmp	r0, #0
  408dc6:	f47f af2f 	bne.w	408c28 <_vfprintf_r+0xb14>
  408dca:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408dce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408dd0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408dd4:	f7ff bb28 	b.w	408428 <_vfprintf_r+0x314>
  408dd8:	1e5f      	subs	r7, r3, #1
  408dda:	2f00      	cmp	r7, #0
  408ddc:	f77f af05 	ble.w	408bea <_vfprintf_r+0xad6>
  408de0:	2f10      	cmp	r7, #16
  408de2:	4d92      	ldr	r5, [pc, #584]	; (40902c <_vfprintf_r+0xf18>)
  408de4:	f340 810a 	ble.w	408ffc <_vfprintf_r+0xee8>
  408de8:	f04f 0a10 	mov.w	sl, #16
  408dec:	f8dd b020 	ldr.w	fp, [sp, #32]
  408df0:	e005      	b.n	408dfe <_vfprintf_r+0xcea>
  408df2:	f108 0808 	add.w	r8, r8, #8
  408df6:	3f10      	subs	r7, #16
  408df8:	2f10      	cmp	r7, #16
  408dfa:	f340 80ff 	ble.w	408ffc <_vfprintf_r+0xee8>
  408dfe:	3601      	adds	r6, #1
  408e00:	3410      	adds	r4, #16
  408e02:	2e07      	cmp	r6, #7
  408e04:	9425      	str	r4, [sp, #148]	; 0x94
  408e06:	9624      	str	r6, [sp, #144]	; 0x90
  408e08:	e888 0420 	stmia.w	r8, {r5, sl}
  408e0c:	ddf1      	ble.n	408df2 <_vfprintf_r+0xcde>
  408e0e:	aa23      	add	r2, sp, #140	; 0x8c
  408e10:	990a      	ldr	r1, [sp, #40]	; 0x28
  408e12:	4658      	mov	r0, fp
  408e14:	f003 fa62 	bl	40c2dc <__sprint_r>
  408e18:	2800      	cmp	r0, #0
  408e1a:	f47f af05 	bne.w	408c28 <_vfprintf_r+0xb14>
  408e1e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408e20:	9e24      	ldr	r6, [sp, #144]	; 0x90
  408e22:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408e26:	e7e6      	b.n	408df6 <_vfprintf_r+0xce2>
  408e28:	990e      	ldr	r1, [sp, #56]	; 0x38
  408e2a:	460a      	mov	r2, r1
  408e2c:	3204      	adds	r2, #4
  408e2e:	680c      	ldr	r4, [r1, #0]
  408e30:	920e      	str	r2, [sp, #56]	; 0x38
  408e32:	2500      	movs	r5, #0
  408e34:	f7ff ba7a 	b.w	40832c <_vfprintf_r+0x218>
  408e38:	681c      	ldr	r4, [r3, #0]
  408e3a:	3304      	adds	r3, #4
  408e3c:	930e      	str	r3, [sp, #56]	; 0x38
  408e3e:	2500      	movs	r5, #0
  408e40:	e426      	b.n	408690 <_vfprintf_r+0x57c>
  408e42:	3301      	adds	r3, #1
  408e44:	4434      	add	r4, r6
  408e46:	2b07      	cmp	r3, #7
  408e48:	9425      	str	r4, [sp, #148]	; 0x94
  408e4a:	9324      	str	r3, [sp, #144]	; 0x90
  408e4c:	e888 0060 	stmia.w	r8, {r5, r6}
  408e50:	f77f ab63 	ble.w	40851a <_vfprintf_r+0x406>
  408e54:	e6d6      	b.n	408c04 <_vfprintf_r+0xaf0>
  408e56:	3204      	adds	r2, #4
  408e58:	681c      	ldr	r4, [r3, #0]
  408e5a:	920e      	str	r2, [sp, #56]	; 0x38
  408e5c:	2301      	movs	r3, #1
  408e5e:	2500      	movs	r5, #0
  408e60:	f7ff ba64 	b.w	40832c <_vfprintf_r+0x218>
  408e64:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  408e66:	6814      	ldr	r4, [r2, #0]
  408e68:	4613      	mov	r3, r2
  408e6a:	3304      	adds	r3, #4
  408e6c:	17e5      	asrs	r5, r4, #31
  408e6e:	930e      	str	r3, [sp, #56]	; 0x38
  408e70:	4622      	mov	r2, r4
  408e72:	462b      	mov	r3, r5
  408e74:	e460      	b.n	408738 <_vfprintf_r+0x624>
  408e76:	f8dd b018 	ldr.w	fp, [sp, #24]
  408e7a:	f8cd b018 	str.w	fp, [sp, #24]
  408e7e:	af40      	add	r7, sp, #256	; 0x100
  408e80:	3430      	adds	r4, #48	; 0x30
  408e82:	2301      	movs	r3, #1
  408e84:	f807 4d41 	strb.w	r4, [r7, #-65]!
  408e88:	930d      	str	r3, [sp, #52]	; 0x34
  408e8a:	f7ff ba6d 	b.w	408368 <_vfprintf_r+0x254>
  408e8e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  408e92:	f002 f8a7 	bl	40afe4 <__retarget_lock_release_recursive>
  408e96:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  408e9a:	e5af      	b.n	4089fc <_vfprintf_r+0x8e8>
  408e9c:	4614      	mov	r4, r2
  408e9e:	3301      	adds	r3, #1
  408ea0:	4434      	add	r4, r6
  408ea2:	2b07      	cmp	r3, #7
  408ea4:	9425      	str	r4, [sp, #148]	; 0x94
  408ea6:	9324      	str	r3, [sp, #144]	; 0x90
  408ea8:	e888 0060 	stmia.w	r8, {r5, r6}
  408eac:	f340 816d 	ble.w	40918a <_vfprintf_r+0x1076>
  408eb0:	aa23      	add	r2, sp, #140	; 0x8c
  408eb2:	990a      	ldr	r1, [sp, #40]	; 0x28
  408eb4:	9808      	ldr	r0, [sp, #32]
  408eb6:	f003 fa11 	bl	40c2dc <__sprint_r>
  408eba:	2800      	cmp	r0, #0
  408ebc:	f47f aeb4 	bne.w	408c28 <_vfprintf_r+0xb14>
  408ec0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408ec2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408ec6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408ec8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408eca:	4293      	cmp	r3, r2
  408ecc:	f280 8158 	bge.w	409180 <_vfprintf_r+0x106c>
  408ed0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408ed2:	9814      	ldr	r0, [sp, #80]	; 0x50
  408ed4:	9915      	ldr	r1, [sp, #84]	; 0x54
  408ed6:	f8c8 1000 	str.w	r1, [r8]
  408eda:	3201      	adds	r2, #1
  408edc:	4404      	add	r4, r0
  408ede:	2a07      	cmp	r2, #7
  408ee0:	9425      	str	r4, [sp, #148]	; 0x94
  408ee2:	f8c8 0004 	str.w	r0, [r8, #4]
  408ee6:	9224      	str	r2, [sp, #144]	; 0x90
  408ee8:	f300 8152 	bgt.w	409190 <_vfprintf_r+0x107c>
  408eec:	f108 0808 	add.w	r8, r8, #8
  408ef0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408ef2:	9910      	ldr	r1, [sp, #64]	; 0x40
  408ef4:	1ad3      	subs	r3, r2, r3
  408ef6:	1a56      	subs	r6, r2, r1
  408ef8:	429e      	cmp	r6, r3
  408efa:	bfa8      	it	ge
  408efc:	461e      	movge	r6, r3
  408efe:	2e00      	cmp	r6, #0
  408f00:	dd0e      	ble.n	408f20 <_vfprintf_r+0xe0c>
  408f02:	9a24      	ldr	r2, [sp, #144]	; 0x90
  408f04:	f8c8 6004 	str.w	r6, [r8, #4]
  408f08:	3201      	adds	r2, #1
  408f0a:	440f      	add	r7, r1
  408f0c:	4434      	add	r4, r6
  408f0e:	2a07      	cmp	r2, #7
  408f10:	f8c8 7000 	str.w	r7, [r8]
  408f14:	9425      	str	r4, [sp, #148]	; 0x94
  408f16:	9224      	str	r2, [sp, #144]	; 0x90
  408f18:	f300 823c 	bgt.w	409394 <_vfprintf_r+0x1280>
  408f1c:	f108 0808 	add.w	r8, r8, #8
  408f20:	2e00      	cmp	r6, #0
  408f22:	bfac      	ite	ge
  408f24:	1b9e      	subge	r6, r3, r6
  408f26:	461e      	movlt	r6, r3
  408f28:	2e00      	cmp	r6, #0
  408f2a:	f77f aaf8 	ble.w	40851e <_vfprintf_r+0x40a>
  408f2e:	2e10      	cmp	r6, #16
  408f30:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408f32:	4d3e      	ldr	r5, [pc, #248]	; (40902c <_vfprintf_r+0xf18>)
  408f34:	dd85      	ble.n	408e42 <_vfprintf_r+0xd2e>
  408f36:	2710      	movs	r7, #16
  408f38:	f8dd a020 	ldr.w	sl, [sp, #32]
  408f3c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408f40:	e005      	b.n	408f4e <_vfprintf_r+0xe3a>
  408f42:	f108 0808 	add.w	r8, r8, #8
  408f46:	3e10      	subs	r6, #16
  408f48:	2e10      	cmp	r6, #16
  408f4a:	f77f af7a 	ble.w	408e42 <_vfprintf_r+0xd2e>
  408f4e:	3301      	adds	r3, #1
  408f50:	3410      	adds	r4, #16
  408f52:	2b07      	cmp	r3, #7
  408f54:	9425      	str	r4, [sp, #148]	; 0x94
  408f56:	9324      	str	r3, [sp, #144]	; 0x90
  408f58:	e888 00a0 	stmia.w	r8, {r5, r7}
  408f5c:	ddf1      	ble.n	408f42 <_vfprintf_r+0xe2e>
  408f5e:	aa23      	add	r2, sp, #140	; 0x8c
  408f60:	4659      	mov	r1, fp
  408f62:	4650      	mov	r0, sl
  408f64:	f003 f9ba 	bl	40c2dc <__sprint_r>
  408f68:	2800      	cmp	r0, #0
  408f6a:	f040 8176 	bne.w	40925a <_vfprintf_r+0x1146>
  408f6e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408f70:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408f72:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408f76:	e7e6      	b.n	408f46 <_vfprintf_r+0xe32>
  408f78:	9b06      	ldr	r3, [sp, #24]
  408f7a:	07d8      	lsls	r0, r3, #31
  408f7c:	f53f adff 	bmi.w	408b7e <_vfprintf_r+0xa6a>
  408f80:	3601      	adds	r6, #1
  408f82:	3401      	adds	r4, #1
  408f84:	2301      	movs	r3, #1
  408f86:	2e07      	cmp	r6, #7
  408f88:	9425      	str	r4, [sp, #148]	; 0x94
  408f8a:	9624      	str	r6, [sp, #144]	; 0x90
  408f8c:	f8c8 7000 	str.w	r7, [r8]
  408f90:	f8c8 3004 	str.w	r3, [r8, #4]
  408f94:	f77f ae27 	ble.w	408be6 <_vfprintf_r+0xad2>
  408f98:	aa23      	add	r2, sp, #140	; 0x8c
  408f9a:	990a      	ldr	r1, [sp, #40]	; 0x28
  408f9c:	9808      	ldr	r0, [sp, #32]
  408f9e:	f003 f99d 	bl	40c2dc <__sprint_r>
  408fa2:	2800      	cmp	r0, #0
  408fa4:	f47f ae40 	bne.w	408c28 <_vfprintf_r+0xb14>
  408fa8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408faa:	9e24      	ldr	r6, [sp, #144]	; 0x90
  408fac:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408fb0:	e61b      	b.n	408bea <_vfprintf_r+0xad6>
  408fb2:	aa23      	add	r2, sp, #140	; 0x8c
  408fb4:	990a      	ldr	r1, [sp, #40]	; 0x28
  408fb6:	9808      	ldr	r0, [sp, #32]
  408fb8:	f003 f990 	bl	40c2dc <__sprint_r>
  408fbc:	2800      	cmp	r0, #0
  408fbe:	f47f ae33 	bne.w	408c28 <_vfprintf_r+0xb14>
  408fc2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408fc4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  408fc6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408fca:	e5e6      	b.n	408b9a <_vfprintf_r+0xa86>
  408fcc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408fce:	3507      	adds	r5, #7
  408fd0:	f025 0507 	bic.w	r5, r5, #7
  408fd4:	e9d5 2300 	ldrd	r2, r3, [r5]
  408fd8:	f105 0108 	add.w	r1, r5, #8
  408fdc:	910e      	str	r1, [sp, #56]	; 0x38
  408fde:	4614      	mov	r4, r2
  408fe0:	461d      	mov	r5, r3
  408fe2:	f7ff bba9 	b.w	408738 <_vfprintf_r+0x624>
  408fe6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408fe8:	3507      	adds	r5, #7
  408fea:	f025 0307 	bic.w	r3, r5, #7
  408fee:	f103 0208 	add.w	r2, r3, #8
  408ff2:	920e      	str	r2, [sp, #56]	; 0x38
  408ff4:	e9d3 4500 	ldrd	r4, r5, [r3]
  408ff8:	f7ff bb4a 	b.w	408690 <_vfprintf_r+0x57c>
  408ffc:	3601      	adds	r6, #1
  408ffe:	443c      	add	r4, r7
  409000:	2e07      	cmp	r6, #7
  409002:	9425      	str	r4, [sp, #148]	; 0x94
  409004:	9624      	str	r6, [sp, #144]	; 0x90
  409006:	e888 00a0 	stmia.w	r8, {r5, r7}
  40900a:	f77f adec 	ble.w	408be6 <_vfprintf_r+0xad2>
  40900e:	e7c3      	b.n	408f98 <_vfprintf_r+0xe84>
  409010:	aa23      	add	r2, sp, #140	; 0x8c
  409012:	990a      	ldr	r1, [sp, #40]	; 0x28
  409014:	9808      	ldr	r0, [sp, #32]
  409016:	f003 f961 	bl	40c2dc <__sprint_r>
  40901a:	2800      	cmp	r0, #0
  40901c:	f47f ae04 	bne.w	408c28 <_vfprintf_r+0xb14>
  409020:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409022:	9e24      	ldr	r6, [sp, #144]	; 0x90
  409024:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409028:	e5c6      	b.n	408bb8 <_vfprintf_r+0xaa4>
  40902a:	bf00      	nop
  40902c:	0040db54 	.word	0x0040db54
  409030:	af30      	add	r7, sp, #192	; 0xc0
  409032:	f7ff b999 	b.w	408368 <_vfprintf_r+0x254>
  409036:	aa23      	add	r2, sp, #140	; 0x8c
  409038:	990a      	ldr	r1, [sp, #40]	; 0x28
  40903a:	9808      	ldr	r0, [sp, #32]
  40903c:	f003 f94e 	bl	40c2dc <__sprint_r>
  409040:	2800      	cmp	r0, #0
  409042:	f47f adf1 	bne.w	408c28 <_vfprintf_r+0xb14>
  409046:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409048:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40904c:	f7ff ba11 	b.w	408472 <_vfprintf_r+0x35e>
  409050:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  409054:	4264      	negs	r4, r4
  409056:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40905a:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40905e:	2301      	movs	r3, #1
  409060:	f7ff b968 	b.w	408334 <_vfprintf_r+0x220>
  409064:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  409066:	4622      	mov	r2, r4
  409068:	4620      	mov	r0, r4
  40906a:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40906c:	4623      	mov	r3, r4
  40906e:	4621      	mov	r1, r4
  409070:	f003 fbc0 	bl	40c7f4 <__aeabi_dcmpun>
  409074:	2800      	cmp	r0, #0
  409076:	f040 828c 	bne.w	409592 <_vfprintf_r+0x147e>
  40907a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40907c:	3301      	adds	r3, #1
  40907e:	f026 0320 	bic.w	r3, r6, #32
  409082:	930d      	str	r3, [sp, #52]	; 0x34
  409084:	f000 8091 	beq.w	4091aa <_vfprintf_r+0x1096>
  409088:	2b47      	cmp	r3, #71	; 0x47
  40908a:	d104      	bne.n	409096 <_vfprintf_r+0xf82>
  40908c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40908e:	2b00      	cmp	r3, #0
  409090:	bf08      	it	eq
  409092:	2301      	moveq	r3, #1
  409094:	9309      	str	r3, [sp, #36]	; 0x24
  409096:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40909a:	9306      	str	r3, [sp, #24]
  40909c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40909e:	f1b3 0a00 	subs.w	sl, r3, #0
  4090a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4090a4:	9307      	str	r3, [sp, #28]
  4090a6:	bfbb      	ittet	lt
  4090a8:	4653      	movlt	r3, sl
  4090aa:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  4090ae:	2300      	movge	r3, #0
  4090b0:	232d      	movlt	r3, #45	; 0x2d
  4090b2:	2e66      	cmp	r6, #102	; 0x66
  4090b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4090b6:	f000 817f 	beq.w	4093b8 <_vfprintf_r+0x12a4>
  4090ba:	2e46      	cmp	r6, #70	; 0x46
  4090bc:	f000 81d4 	beq.w	409468 <_vfprintf_r+0x1354>
  4090c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4090c2:	9a07      	ldr	r2, [sp, #28]
  4090c4:	2b45      	cmp	r3, #69	; 0x45
  4090c6:	bf0c      	ite	eq
  4090c8:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  4090ca:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  4090cc:	a821      	add	r0, sp, #132	; 0x84
  4090ce:	a91e      	add	r1, sp, #120	; 0x78
  4090d0:	bf08      	it	eq
  4090d2:	1c5d      	addeq	r5, r3, #1
  4090d4:	9004      	str	r0, [sp, #16]
  4090d6:	9103      	str	r1, [sp, #12]
  4090d8:	a81d      	add	r0, sp, #116	; 0x74
  4090da:	2102      	movs	r1, #2
  4090dc:	9002      	str	r0, [sp, #8]
  4090de:	4653      	mov	r3, sl
  4090e0:	9501      	str	r5, [sp, #4]
  4090e2:	9100      	str	r1, [sp, #0]
  4090e4:	9808      	ldr	r0, [sp, #32]
  4090e6:	f000 fc0b 	bl	409900 <_dtoa_r>
  4090ea:	2e67      	cmp	r6, #103	; 0x67
  4090ec:	4607      	mov	r7, r0
  4090ee:	f040 81af 	bne.w	409450 <_vfprintf_r+0x133c>
  4090f2:	f01b 0f01 	tst.w	fp, #1
  4090f6:	f000 8213 	beq.w	409520 <_vfprintf_r+0x140c>
  4090fa:	197c      	adds	r4, r7, r5
  4090fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4090fe:	9807      	ldr	r0, [sp, #28]
  409100:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  409102:	4651      	mov	r1, sl
  409104:	f7fe f9c2 	bl	40748c <__aeabi_dcmpeq>
  409108:	2800      	cmp	r0, #0
  40910a:	f040 8132 	bne.w	409372 <_vfprintf_r+0x125e>
  40910e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  409110:	42a3      	cmp	r3, r4
  409112:	d206      	bcs.n	409122 <_vfprintf_r+0x100e>
  409114:	2130      	movs	r1, #48	; 0x30
  409116:	1c5a      	adds	r2, r3, #1
  409118:	9221      	str	r2, [sp, #132]	; 0x84
  40911a:	7019      	strb	r1, [r3, #0]
  40911c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40911e:	429c      	cmp	r4, r3
  409120:	d8f9      	bhi.n	409116 <_vfprintf_r+0x1002>
  409122:	1bdb      	subs	r3, r3, r7
  409124:	9311      	str	r3, [sp, #68]	; 0x44
  409126:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409128:	2b47      	cmp	r3, #71	; 0x47
  40912a:	f000 80b9 	beq.w	4092a0 <_vfprintf_r+0x118c>
  40912e:	2e65      	cmp	r6, #101	; 0x65
  409130:	f340 8276 	ble.w	409620 <_vfprintf_r+0x150c>
  409134:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  409136:	9310      	str	r3, [sp, #64]	; 0x40
  409138:	2e66      	cmp	r6, #102	; 0x66
  40913a:	f000 8162 	beq.w	409402 <_vfprintf_r+0x12ee>
  40913e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  409140:	9a10      	ldr	r2, [sp, #64]	; 0x40
  409142:	4619      	mov	r1, r3
  409144:	4291      	cmp	r1, r2
  409146:	f300 814f 	bgt.w	4093e8 <_vfprintf_r+0x12d4>
  40914a:	f01b 0f01 	tst.w	fp, #1
  40914e:	f040 8209 	bne.w	409564 <_vfprintf_r+0x1450>
  409152:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  409156:	9307      	str	r3, [sp, #28]
  409158:	920d      	str	r2, [sp, #52]	; 0x34
  40915a:	2667      	movs	r6, #103	; 0x67
  40915c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40915e:	2b00      	cmp	r3, #0
  409160:	f040 8096 	bne.w	409290 <_vfprintf_r+0x117c>
  409164:	9309      	str	r3, [sp, #36]	; 0x24
  409166:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  40916a:	f7ff b905 	b.w	408378 <_vfprintf_r+0x264>
  40916e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  409172:	f001 ff37 	bl	40afe4 <__retarget_lock_release_recursive>
  409176:	f04f 33ff 	mov.w	r3, #4294967295
  40917a:	930b      	str	r3, [sp, #44]	; 0x2c
  40917c:	f7ff ba30 	b.w	4085e0 <_vfprintf_r+0x4cc>
  409180:	9a06      	ldr	r2, [sp, #24]
  409182:	07d5      	lsls	r5, r2, #31
  409184:	f57f aeb4 	bpl.w	408ef0 <_vfprintf_r+0xddc>
  409188:	e6a2      	b.n	408ed0 <_vfprintf_r+0xdbc>
  40918a:	f108 0808 	add.w	r8, r8, #8
  40918e:	e69a      	b.n	408ec6 <_vfprintf_r+0xdb2>
  409190:	aa23      	add	r2, sp, #140	; 0x8c
  409192:	990a      	ldr	r1, [sp, #40]	; 0x28
  409194:	9808      	ldr	r0, [sp, #32]
  409196:	f003 f8a1 	bl	40c2dc <__sprint_r>
  40919a:	2800      	cmp	r0, #0
  40919c:	f47f ad44 	bne.w	408c28 <_vfprintf_r+0xb14>
  4091a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4091a2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4091a4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4091a8:	e6a2      	b.n	408ef0 <_vfprintf_r+0xddc>
  4091aa:	2306      	movs	r3, #6
  4091ac:	9309      	str	r3, [sp, #36]	; 0x24
  4091ae:	e772      	b.n	409096 <_vfprintf_r+0xf82>
  4091b0:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4091b4:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4091b8:	f7ff bbc7 	b.w	40894a <_vfprintf_r+0x836>
  4091bc:	aa23      	add	r2, sp, #140	; 0x8c
  4091be:	990a      	ldr	r1, [sp, #40]	; 0x28
  4091c0:	9808      	ldr	r0, [sp, #32]
  4091c2:	f003 f88b 	bl	40c2dc <__sprint_r>
  4091c6:	2800      	cmp	r0, #0
  4091c8:	f47f ad2e 	bne.w	408c28 <_vfprintf_r+0xb14>
  4091cc:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4091d0:	e437      	b.n	408a42 <_vfprintf_r+0x92e>
  4091d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4091d4:	4ab4      	ldr	r2, [pc, #720]	; (4094a8 <_vfprintf_r+0x1394>)
  4091d6:	f8c8 2000 	str.w	r2, [r8]
  4091da:	3301      	adds	r3, #1
  4091dc:	3401      	adds	r4, #1
  4091de:	2201      	movs	r2, #1
  4091e0:	2b07      	cmp	r3, #7
  4091e2:	9425      	str	r4, [sp, #148]	; 0x94
  4091e4:	9324      	str	r3, [sp, #144]	; 0x90
  4091e6:	f8c8 2004 	str.w	r2, [r8, #4]
  4091ea:	f300 8124 	bgt.w	409436 <_vfprintf_r+0x1322>
  4091ee:	f108 0808 	add.w	r8, r8, #8
  4091f2:	b929      	cbnz	r1, 409200 <_vfprintf_r+0x10ec>
  4091f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4091f6:	b91b      	cbnz	r3, 409200 <_vfprintf_r+0x10ec>
  4091f8:	9b06      	ldr	r3, [sp, #24]
  4091fa:	07de      	lsls	r6, r3, #31
  4091fc:	f57f a98f 	bpl.w	40851e <_vfprintf_r+0x40a>
  409200:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409202:	9814      	ldr	r0, [sp, #80]	; 0x50
  409204:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409206:	f8c8 2000 	str.w	r2, [r8]
  40920a:	3301      	adds	r3, #1
  40920c:	4602      	mov	r2, r0
  40920e:	4422      	add	r2, r4
  409210:	2b07      	cmp	r3, #7
  409212:	9225      	str	r2, [sp, #148]	; 0x94
  409214:	f8c8 0004 	str.w	r0, [r8, #4]
  409218:	9324      	str	r3, [sp, #144]	; 0x90
  40921a:	f300 8169 	bgt.w	4094f0 <_vfprintf_r+0x13dc>
  40921e:	f108 0808 	add.w	r8, r8, #8
  409222:	2900      	cmp	r1, #0
  409224:	f2c0 8136 	blt.w	409494 <_vfprintf_r+0x1380>
  409228:	9911      	ldr	r1, [sp, #68]	; 0x44
  40922a:	f8c8 7000 	str.w	r7, [r8]
  40922e:	3301      	adds	r3, #1
  409230:	188c      	adds	r4, r1, r2
  409232:	2b07      	cmp	r3, #7
  409234:	9425      	str	r4, [sp, #148]	; 0x94
  409236:	9324      	str	r3, [sp, #144]	; 0x90
  409238:	f8c8 1004 	str.w	r1, [r8, #4]
  40923c:	f77f a96d 	ble.w	40851a <_vfprintf_r+0x406>
  409240:	e4e0      	b.n	408c04 <_vfprintf_r+0xaf0>
  409242:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  409244:	990b      	ldr	r1, [sp, #44]	; 0x2c
  409246:	6813      	ldr	r3, [r2, #0]
  409248:	17cd      	asrs	r5, r1, #31
  40924a:	4608      	mov	r0, r1
  40924c:	3204      	adds	r2, #4
  40924e:	4629      	mov	r1, r5
  409250:	920e      	str	r2, [sp, #56]	; 0x38
  409252:	e9c3 0100 	strd	r0, r1, [r3]
  409256:	f7fe bfa9 	b.w	4081ac <_vfprintf_r+0x98>
  40925a:	46da      	mov	sl, fp
  40925c:	f7ff bbc4 	b.w	4089e8 <_vfprintf_r+0x8d4>
  409260:	aa23      	add	r2, sp, #140	; 0x8c
  409262:	990a      	ldr	r1, [sp, #40]	; 0x28
  409264:	9808      	ldr	r0, [sp, #32]
  409266:	f003 f839 	bl	40c2dc <__sprint_r>
  40926a:	2800      	cmp	r0, #0
  40926c:	f47f acdc 	bne.w	408c28 <_vfprintf_r+0xb14>
  409270:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409272:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409276:	f7ff bbfd 	b.w	408a74 <_vfprintf_r+0x960>
  40927a:	4638      	mov	r0, r7
  40927c:	9409      	str	r4, [sp, #36]	; 0x24
  40927e:	f7fe fddf 	bl	407e40 <strlen>
  409282:	950e      	str	r5, [sp, #56]	; 0x38
  409284:	900d      	str	r0, [sp, #52]	; 0x34
  409286:	f8cd b018 	str.w	fp, [sp, #24]
  40928a:	4603      	mov	r3, r0
  40928c:	f7ff ba36 	b.w	4086fc <_vfprintf_r+0x5e8>
  409290:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  409294:	2300      	movs	r3, #0
  409296:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  40929a:	9309      	str	r3, [sp, #36]	; 0x24
  40929c:	f7ff b86f 	b.w	40837e <_vfprintf_r+0x26a>
  4092a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4092a2:	9310      	str	r3, [sp, #64]	; 0x40
  4092a4:	461a      	mov	r2, r3
  4092a6:	3303      	adds	r3, #3
  4092a8:	db04      	blt.n	4092b4 <_vfprintf_r+0x11a0>
  4092aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4092ac:	4619      	mov	r1, r3
  4092ae:	4291      	cmp	r1, r2
  4092b0:	f6bf af45 	bge.w	40913e <_vfprintf_r+0x102a>
  4092b4:	3e02      	subs	r6, #2
  4092b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4092b8:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  4092bc:	3b01      	subs	r3, #1
  4092be:	2b00      	cmp	r3, #0
  4092c0:	931d      	str	r3, [sp, #116]	; 0x74
  4092c2:	bfbd      	ittte	lt
  4092c4:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  4092c6:	f1c3 0301 	rsblt	r3, r3, #1
  4092ca:	222d      	movlt	r2, #45	; 0x2d
  4092cc:	222b      	movge	r2, #43	; 0x2b
  4092ce:	2b09      	cmp	r3, #9
  4092d0:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4092d4:	f340 813e 	ble.w	409554 <_vfprintf_r+0x1440>
  4092d8:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  4092dc:	4620      	mov	r0, r4
  4092de:	4d73      	ldr	r5, [pc, #460]	; (4094ac <_vfprintf_r+0x1398>)
  4092e0:	e000      	b.n	4092e4 <_vfprintf_r+0x11d0>
  4092e2:	4610      	mov	r0, r2
  4092e4:	fb85 1203 	smull	r1, r2, r5, r3
  4092e8:	17d9      	asrs	r1, r3, #31
  4092ea:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4092ee:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4092f2:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4092f6:	3230      	adds	r2, #48	; 0x30
  4092f8:	2909      	cmp	r1, #9
  4092fa:	f800 2c01 	strb.w	r2, [r0, #-1]
  4092fe:	460b      	mov	r3, r1
  409300:	f100 32ff 	add.w	r2, r0, #4294967295
  409304:	dced      	bgt.n	4092e2 <_vfprintf_r+0x11ce>
  409306:	3330      	adds	r3, #48	; 0x30
  409308:	3802      	subs	r0, #2
  40930a:	b2d9      	uxtb	r1, r3
  40930c:	4284      	cmp	r4, r0
  40930e:	f802 1c01 	strb.w	r1, [r2, #-1]
  409312:	f240 8190 	bls.w	409636 <_vfprintf_r+0x1522>
  409316:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  40931a:	4613      	mov	r3, r2
  40931c:	e001      	b.n	409322 <_vfprintf_r+0x120e>
  40931e:	f813 1b01 	ldrb.w	r1, [r3], #1
  409322:	f800 1b01 	strb.w	r1, [r0], #1
  409326:	42a3      	cmp	r3, r4
  409328:	d1f9      	bne.n	40931e <_vfprintf_r+0x120a>
  40932a:	3301      	adds	r3, #1
  40932c:	1a9b      	subs	r3, r3, r2
  40932e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  409332:	4413      	add	r3, r2
  409334:	aa1f      	add	r2, sp, #124	; 0x7c
  409336:	1a9b      	subs	r3, r3, r2
  409338:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40933a:	9319      	str	r3, [sp, #100]	; 0x64
  40933c:	2a01      	cmp	r2, #1
  40933e:	4413      	add	r3, r2
  409340:	930d      	str	r3, [sp, #52]	; 0x34
  409342:	f340 8145 	ble.w	4095d0 <_vfprintf_r+0x14bc>
  409346:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409348:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40934a:	4413      	add	r3, r2
  40934c:	930d      	str	r3, [sp, #52]	; 0x34
  40934e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  409352:	9307      	str	r3, [sp, #28]
  409354:	2300      	movs	r3, #0
  409356:	9310      	str	r3, [sp, #64]	; 0x40
  409358:	e700      	b.n	40915c <_vfprintf_r+0x1048>
  40935a:	aa23      	add	r2, sp, #140	; 0x8c
  40935c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40935e:	9808      	ldr	r0, [sp, #32]
  409360:	f002 ffbc 	bl	40c2dc <__sprint_r>
  409364:	2800      	cmp	r0, #0
  409366:	f47f ac5f 	bne.w	408c28 <_vfprintf_r+0xb14>
  40936a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40936c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409370:	e4d1      	b.n	408d16 <_vfprintf_r+0xc02>
  409372:	4623      	mov	r3, r4
  409374:	e6d5      	b.n	409122 <_vfprintf_r+0x100e>
  409376:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409378:	9710      	str	r7, [sp, #64]	; 0x40
  40937a:	2b06      	cmp	r3, #6
  40937c:	bf28      	it	cs
  40937e:	2306      	movcs	r3, #6
  409380:	9709      	str	r7, [sp, #36]	; 0x24
  409382:	46ba      	mov	sl, r7
  409384:	9307      	str	r3, [sp, #28]
  409386:	950e      	str	r5, [sp, #56]	; 0x38
  409388:	f8cd b018 	str.w	fp, [sp, #24]
  40938c:	930d      	str	r3, [sp, #52]	; 0x34
  40938e:	4f48      	ldr	r7, [pc, #288]	; (4094b0 <_vfprintf_r+0x139c>)
  409390:	f7fe bff2 	b.w	408378 <_vfprintf_r+0x264>
  409394:	aa23      	add	r2, sp, #140	; 0x8c
  409396:	990a      	ldr	r1, [sp, #40]	; 0x28
  409398:	9808      	ldr	r0, [sp, #32]
  40939a:	f002 ff9f 	bl	40c2dc <__sprint_r>
  40939e:	2800      	cmp	r0, #0
  4093a0:	f47f ac42 	bne.w	408c28 <_vfprintf_r+0xb14>
  4093a4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4093a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4093a8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4093aa:	1ad3      	subs	r3, r2, r3
  4093ac:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4093b0:	e5b6      	b.n	408f20 <_vfprintf_r+0xe0c>
  4093b2:	46a2      	mov	sl, r4
  4093b4:	f7ff bb18 	b.w	4089e8 <_vfprintf_r+0x8d4>
  4093b8:	a821      	add	r0, sp, #132	; 0x84
  4093ba:	a91e      	add	r1, sp, #120	; 0x78
  4093bc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4093be:	9004      	str	r0, [sp, #16]
  4093c0:	9103      	str	r1, [sp, #12]
  4093c2:	a81d      	add	r0, sp, #116	; 0x74
  4093c4:	2103      	movs	r1, #3
  4093c6:	9002      	str	r0, [sp, #8]
  4093c8:	9a07      	ldr	r2, [sp, #28]
  4093ca:	9501      	str	r5, [sp, #4]
  4093cc:	4653      	mov	r3, sl
  4093ce:	9100      	str	r1, [sp, #0]
  4093d0:	9808      	ldr	r0, [sp, #32]
  4093d2:	f000 fa95 	bl	409900 <_dtoa_r>
  4093d6:	4607      	mov	r7, r0
  4093d8:	1944      	adds	r4, r0, r5
  4093da:	783b      	ldrb	r3, [r7, #0]
  4093dc:	2b30      	cmp	r3, #48	; 0x30
  4093de:	f000 80ca 	beq.w	409576 <_vfprintf_r+0x1462>
  4093e2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4093e4:	442c      	add	r4, r5
  4093e6:	e689      	b.n	4090fc <_vfprintf_r+0xfe8>
  4093e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4093ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4093ec:	4413      	add	r3, r2
  4093ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4093f0:	930d      	str	r3, [sp, #52]	; 0x34
  4093f2:	2a00      	cmp	r2, #0
  4093f4:	f340 80e4 	ble.w	4095c0 <_vfprintf_r+0x14ac>
  4093f8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4093fc:	9307      	str	r3, [sp, #28]
  4093fe:	2667      	movs	r6, #103	; 0x67
  409400:	e6ac      	b.n	40915c <_vfprintf_r+0x1048>
  409402:	2b00      	cmp	r3, #0
  409404:	f340 80fb 	ble.w	4095fe <_vfprintf_r+0x14ea>
  409408:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40940a:	2a00      	cmp	r2, #0
  40940c:	f040 80ce 	bne.w	4095ac <_vfprintf_r+0x1498>
  409410:	f01b 0f01 	tst.w	fp, #1
  409414:	f040 80ca 	bne.w	4095ac <_vfprintf_r+0x1498>
  409418:	9307      	str	r3, [sp, #28]
  40941a:	930d      	str	r3, [sp, #52]	; 0x34
  40941c:	e69e      	b.n	40915c <_vfprintf_r+0x1048>
  40941e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409420:	9307      	str	r3, [sp, #28]
  409422:	930d      	str	r3, [sp, #52]	; 0x34
  409424:	9009      	str	r0, [sp, #36]	; 0x24
  409426:	950e      	str	r5, [sp, #56]	; 0x38
  409428:	f8cd b018 	str.w	fp, [sp, #24]
  40942c:	9010      	str	r0, [sp, #64]	; 0x40
  40942e:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  409432:	f7fe bfa1 	b.w	408378 <_vfprintf_r+0x264>
  409436:	aa23      	add	r2, sp, #140	; 0x8c
  409438:	990a      	ldr	r1, [sp, #40]	; 0x28
  40943a:	9808      	ldr	r0, [sp, #32]
  40943c:	f002 ff4e 	bl	40c2dc <__sprint_r>
  409440:	2800      	cmp	r0, #0
  409442:	f47f abf1 	bne.w	408c28 <_vfprintf_r+0xb14>
  409446:	991d      	ldr	r1, [sp, #116]	; 0x74
  409448:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40944a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40944e:	e6d0      	b.n	4091f2 <_vfprintf_r+0x10de>
  409450:	2e47      	cmp	r6, #71	; 0x47
  409452:	f47f ae52 	bne.w	4090fa <_vfprintf_r+0xfe6>
  409456:	f01b 0f01 	tst.w	fp, #1
  40945a:	f000 80da 	beq.w	409612 <_vfprintf_r+0x14fe>
  40945e:	2e46      	cmp	r6, #70	; 0x46
  409460:	eb07 0405 	add.w	r4, r7, r5
  409464:	d0b9      	beq.n	4093da <_vfprintf_r+0x12c6>
  409466:	e649      	b.n	4090fc <_vfprintf_r+0xfe8>
  409468:	a821      	add	r0, sp, #132	; 0x84
  40946a:	a91e      	add	r1, sp, #120	; 0x78
  40946c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40946e:	9004      	str	r0, [sp, #16]
  409470:	9103      	str	r1, [sp, #12]
  409472:	a81d      	add	r0, sp, #116	; 0x74
  409474:	2103      	movs	r1, #3
  409476:	9002      	str	r0, [sp, #8]
  409478:	9a07      	ldr	r2, [sp, #28]
  40947a:	9401      	str	r4, [sp, #4]
  40947c:	4653      	mov	r3, sl
  40947e:	9100      	str	r1, [sp, #0]
  409480:	9808      	ldr	r0, [sp, #32]
  409482:	f000 fa3d 	bl	409900 <_dtoa_r>
  409486:	4625      	mov	r5, r4
  409488:	4607      	mov	r7, r0
  40948a:	e7e8      	b.n	40945e <_vfprintf_r+0x134a>
  40948c:	2300      	movs	r3, #0
  40948e:	9309      	str	r3, [sp, #36]	; 0x24
  409490:	f7fe bec1 	b.w	408216 <_vfprintf_r+0x102>
  409494:	424e      	negs	r6, r1
  409496:	3110      	adds	r1, #16
  409498:	4d06      	ldr	r5, [pc, #24]	; (4094b4 <_vfprintf_r+0x13a0>)
  40949a:	da43      	bge.n	409524 <_vfprintf_r+0x1410>
  40949c:	2410      	movs	r4, #16
  40949e:	f8dd a020 	ldr.w	sl, [sp, #32]
  4094a2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4094a6:	e00c      	b.n	4094c2 <_vfprintf_r+0x13ae>
  4094a8:	0040db40 	.word	0x0040db40
  4094ac:	66666667 	.word	0x66666667
  4094b0:	0040db38 	.word	0x0040db38
  4094b4:	0040db54 	.word	0x0040db54
  4094b8:	f108 0808 	add.w	r8, r8, #8
  4094bc:	3e10      	subs	r6, #16
  4094be:	2e10      	cmp	r6, #16
  4094c0:	dd30      	ble.n	409524 <_vfprintf_r+0x1410>
  4094c2:	3301      	adds	r3, #1
  4094c4:	3210      	adds	r2, #16
  4094c6:	2b07      	cmp	r3, #7
  4094c8:	9225      	str	r2, [sp, #148]	; 0x94
  4094ca:	9324      	str	r3, [sp, #144]	; 0x90
  4094cc:	f8c8 5000 	str.w	r5, [r8]
  4094d0:	f8c8 4004 	str.w	r4, [r8, #4]
  4094d4:	ddf0      	ble.n	4094b8 <_vfprintf_r+0x13a4>
  4094d6:	aa23      	add	r2, sp, #140	; 0x8c
  4094d8:	4659      	mov	r1, fp
  4094da:	4650      	mov	r0, sl
  4094dc:	f002 fefe 	bl	40c2dc <__sprint_r>
  4094e0:	2800      	cmp	r0, #0
  4094e2:	f47f aeba 	bne.w	40925a <_vfprintf_r+0x1146>
  4094e6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4094e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4094ea:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4094ee:	e7e5      	b.n	4094bc <_vfprintf_r+0x13a8>
  4094f0:	aa23      	add	r2, sp, #140	; 0x8c
  4094f2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4094f4:	9808      	ldr	r0, [sp, #32]
  4094f6:	f002 fef1 	bl	40c2dc <__sprint_r>
  4094fa:	2800      	cmp	r0, #0
  4094fc:	f47f ab94 	bne.w	408c28 <_vfprintf_r+0xb14>
  409500:	991d      	ldr	r1, [sp, #116]	; 0x74
  409502:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409504:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409506:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40950a:	e68a      	b.n	409222 <_vfprintf_r+0x110e>
  40950c:	9808      	ldr	r0, [sp, #32]
  40950e:	aa23      	add	r2, sp, #140	; 0x8c
  409510:	4651      	mov	r1, sl
  409512:	f002 fee3 	bl	40c2dc <__sprint_r>
  409516:	2800      	cmp	r0, #0
  409518:	f43f aa64 	beq.w	4089e4 <_vfprintf_r+0x8d0>
  40951c:	f7ff ba64 	b.w	4089e8 <_vfprintf_r+0x8d4>
  409520:	9b21      	ldr	r3, [sp, #132]	; 0x84
  409522:	e5fe      	b.n	409122 <_vfprintf_r+0x100e>
  409524:	3301      	adds	r3, #1
  409526:	4432      	add	r2, r6
  409528:	2b07      	cmp	r3, #7
  40952a:	e888 0060 	stmia.w	r8, {r5, r6}
  40952e:	9225      	str	r2, [sp, #148]	; 0x94
  409530:	9324      	str	r3, [sp, #144]	; 0x90
  409532:	f108 0808 	add.w	r8, r8, #8
  409536:	f77f ae77 	ble.w	409228 <_vfprintf_r+0x1114>
  40953a:	aa23      	add	r2, sp, #140	; 0x8c
  40953c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40953e:	9808      	ldr	r0, [sp, #32]
  409540:	f002 fecc 	bl	40c2dc <__sprint_r>
  409544:	2800      	cmp	r0, #0
  409546:	f47f ab6f 	bne.w	408c28 <_vfprintf_r+0xb14>
  40954a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40954c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40954e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  409552:	e669      	b.n	409228 <_vfprintf_r+0x1114>
  409554:	3330      	adds	r3, #48	; 0x30
  409556:	2230      	movs	r2, #48	; 0x30
  409558:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40955c:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  409560:	ab20      	add	r3, sp, #128	; 0x80
  409562:	e6e7      	b.n	409334 <_vfprintf_r+0x1220>
  409564:	9b10      	ldr	r3, [sp, #64]	; 0x40
  409566:	9a14      	ldr	r2, [sp, #80]	; 0x50
  409568:	4413      	add	r3, r2
  40956a:	930d      	str	r3, [sp, #52]	; 0x34
  40956c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  409570:	9307      	str	r3, [sp, #28]
  409572:	2667      	movs	r6, #103	; 0x67
  409574:	e5f2      	b.n	40915c <_vfprintf_r+0x1048>
  409576:	9a16      	ldr	r2, [sp, #88]	; 0x58
  409578:	9807      	ldr	r0, [sp, #28]
  40957a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40957c:	4651      	mov	r1, sl
  40957e:	f7fd ff85 	bl	40748c <__aeabi_dcmpeq>
  409582:	2800      	cmp	r0, #0
  409584:	f47f af2d 	bne.w	4093e2 <_vfprintf_r+0x12ce>
  409588:	f1c5 0501 	rsb	r5, r5, #1
  40958c:	951d      	str	r5, [sp, #116]	; 0x74
  40958e:	442c      	add	r4, r5
  409590:	e5b4      	b.n	4090fc <_vfprintf_r+0xfe8>
  409592:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409594:	4f33      	ldr	r7, [pc, #204]	; (409664 <_vfprintf_r+0x1550>)
  409596:	2b00      	cmp	r3, #0
  409598:	bfb6      	itet	lt
  40959a:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  40959e:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  4095a2:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  4095a6:	4b30      	ldr	r3, [pc, #192]	; (409668 <_vfprintf_r+0x1554>)
  4095a8:	f7ff b9d1 	b.w	40894e <_vfprintf_r+0x83a>
  4095ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4095ae:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4095b0:	4413      	add	r3, r2
  4095b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4095b4:	441a      	add	r2, r3
  4095b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4095ba:	920d      	str	r2, [sp, #52]	; 0x34
  4095bc:	9307      	str	r3, [sp, #28]
  4095be:	e5cd      	b.n	40915c <_vfprintf_r+0x1048>
  4095c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4095c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4095c4:	f1c3 0301 	rsb	r3, r3, #1
  4095c8:	441a      	add	r2, r3
  4095ca:	4613      	mov	r3, r2
  4095cc:	920d      	str	r2, [sp, #52]	; 0x34
  4095ce:	e713      	b.n	4093f8 <_vfprintf_r+0x12e4>
  4095d0:	f01b 0301 	ands.w	r3, fp, #1
  4095d4:	9310      	str	r3, [sp, #64]	; 0x40
  4095d6:	f47f aeb6 	bne.w	409346 <_vfprintf_r+0x1232>
  4095da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4095dc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4095e0:	9307      	str	r3, [sp, #28]
  4095e2:	e5bb      	b.n	40915c <_vfprintf_r+0x1048>
  4095e4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4095e6:	f899 6001 	ldrb.w	r6, [r9, #1]
  4095ea:	6823      	ldr	r3, [r4, #0]
  4095ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  4095f0:	9309      	str	r3, [sp, #36]	; 0x24
  4095f2:	4623      	mov	r3, r4
  4095f4:	3304      	adds	r3, #4
  4095f6:	4681      	mov	r9, r0
  4095f8:	930e      	str	r3, [sp, #56]	; 0x38
  4095fa:	f7fe be0a 	b.w	408212 <_vfprintf_r+0xfe>
  4095fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  409600:	b913      	cbnz	r3, 409608 <_vfprintf_r+0x14f4>
  409602:	f01b 0f01 	tst.w	fp, #1
  409606:	d002      	beq.n	40960e <_vfprintf_r+0x14fa>
  409608:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40960a:	3301      	adds	r3, #1
  40960c:	e7d1      	b.n	4095b2 <_vfprintf_r+0x149e>
  40960e:	2301      	movs	r3, #1
  409610:	e702      	b.n	409418 <_vfprintf_r+0x1304>
  409612:	9b21      	ldr	r3, [sp, #132]	; 0x84
  409614:	1bdb      	subs	r3, r3, r7
  409616:	9311      	str	r3, [sp, #68]	; 0x44
  409618:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40961a:	2b47      	cmp	r3, #71	; 0x47
  40961c:	f43f ae40 	beq.w	4092a0 <_vfprintf_r+0x118c>
  409620:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  409622:	9310      	str	r3, [sp, #64]	; 0x40
  409624:	e647      	b.n	4092b6 <_vfprintf_r+0x11a2>
  409626:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40962a:	f7ff b81d 	b.w	408668 <_vfprintf_r+0x554>
  40962e:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  409632:	f7ff b918 	b.w	408866 <_vfprintf_r+0x752>
  409636:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40963a:	e67b      	b.n	409334 <_vfprintf_r+0x1220>
  40963c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  409640:	f7ff b866 	b.w	408710 <_vfprintf_r+0x5fc>
  409644:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  409648:	f7ff b9ac 	b.w	4089a4 <_vfprintf_r+0x890>
  40964c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  409650:	f7ff b934 	b.w	4088bc <_vfprintf_r+0x7a8>
  409654:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  409658:	f7ff b8b0 	b.w	4087bc <_vfprintf_r+0x6a8>
  40965c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  409660:	f7ff b945 	b.w	4088ee <_vfprintf_r+0x7da>
  409664:	0040db0c 	.word	0x0040db0c
  409668:	0040db08 	.word	0x0040db08

0040966c <__sbprintf>:
  40966c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409670:	460c      	mov	r4, r1
  409672:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  409676:	8989      	ldrh	r1, [r1, #12]
  409678:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40967a:	89e5      	ldrh	r5, [r4, #14]
  40967c:	9619      	str	r6, [sp, #100]	; 0x64
  40967e:	f021 0102 	bic.w	r1, r1, #2
  409682:	4606      	mov	r6, r0
  409684:	69e0      	ldr	r0, [r4, #28]
  409686:	f8ad 100c 	strh.w	r1, [sp, #12]
  40968a:	4617      	mov	r7, r2
  40968c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  409690:	6a62      	ldr	r2, [r4, #36]	; 0x24
  409692:	f8ad 500e 	strh.w	r5, [sp, #14]
  409696:	4698      	mov	r8, r3
  409698:	ad1a      	add	r5, sp, #104	; 0x68
  40969a:	2300      	movs	r3, #0
  40969c:	9007      	str	r0, [sp, #28]
  40969e:	a816      	add	r0, sp, #88	; 0x58
  4096a0:	9209      	str	r2, [sp, #36]	; 0x24
  4096a2:	9306      	str	r3, [sp, #24]
  4096a4:	9500      	str	r5, [sp, #0]
  4096a6:	9504      	str	r5, [sp, #16]
  4096a8:	9102      	str	r1, [sp, #8]
  4096aa:	9105      	str	r1, [sp, #20]
  4096ac:	f001 fc94 	bl	40afd8 <__retarget_lock_init_recursive>
  4096b0:	4643      	mov	r3, r8
  4096b2:	463a      	mov	r2, r7
  4096b4:	4669      	mov	r1, sp
  4096b6:	4630      	mov	r0, r6
  4096b8:	f7fe fd2c 	bl	408114 <_vfprintf_r>
  4096bc:	1e05      	subs	r5, r0, #0
  4096be:	db07      	blt.n	4096d0 <__sbprintf+0x64>
  4096c0:	4630      	mov	r0, r6
  4096c2:	4669      	mov	r1, sp
  4096c4:	f001 f8e6 	bl	40a894 <_fflush_r>
  4096c8:	2800      	cmp	r0, #0
  4096ca:	bf18      	it	ne
  4096cc:	f04f 35ff 	movne.w	r5, #4294967295
  4096d0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4096d4:	065b      	lsls	r3, r3, #25
  4096d6:	d503      	bpl.n	4096e0 <__sbprintf+0x74>
  4096d8:	89a3      	ldrh	r3, [r4, #12]
  4096da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4096de:	81a3      	strh	r3, [r4, #12]
  4096e0:	9816      	ldr	r0, [sp, #88]	; 0x58
  4096e2:	f001 fc7b 	bl	40afdc <__retarget_lock_close_recursive>
  4096e6:	4628      	mov	r0, r5
  4096e8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4096ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004096f0 <__swsetup_r>:
  4096f0:	b538      	push	{r3, r4, r5, lr}
  4096f2:	4b30      	ldr	r3, [pc, #192]	; (4097b4 <__swsetup_r+0xc4>)
  4096f4:	681b      	ldr	r3, [r3, #0]
  4096f6:	4605      	mov	r5, r0
  4096f8:	460c      	mov	r4, r1
  4096fa:	b113      	cbz	r3, 409702 <__swsetup_r+0x12>
  4096fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4096fe:	2a00      	cmp	r2, #0
  409700:	d038      	beq.n	409774 <__swsetup_r+0x84>
  409702:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409706:	b293      	uxth	r3, r2
  409708:	0718      	lsls	r0, r3, #28
  40970a:	d50c      	bpl.n	409726 <__swsetup_r+0x36>
  40970c:	6920      	ldr	r0, [r4, #16]
  40970e:	b1a8      	cbz	r0, 40973c <__swsetup_r+0x4c>
  409710:	f013 0201 	ands.w	r2, r3, #1
  409714:	d01e      	beq.n	409754 <__swsetup_r+0x64>
  409716:	6963      	ldr	r3, [r4, #20]
  409718:	2200      	movs	r2, #0
  40971a:	425b      	negs	r3, r3
  40971c:	61a3      	str	r3, [r4, #24]
  40971e:	60a2      	str	r2, [r4, #8]
  409720:	b1f0      	cbz	r0, 409760 <__swsetup_r+0x70>
  409722:	2000      	movs	r0, #0
  409724:	bd38      	pop	{r3, r4, r5, pc}
  409726:	06d9      	lsls	r1, r3, #27
  409728:	d53c      	bpl.n	4097a4 <__swsetup_r+0xb4>
  40972a:	0758      	lsls	r0, r3, #29
  40972c:	d426      	bmi.n	40977c <__swsetup_r+0x8c>
  40972e:	6920      	ldr	r0, [r4, #16]
  409730:	f042 0308 	orr.w	r3, r2, #8
  409734:	81a3      	strh	r3, [r4, #12]
  409736:	b29b      	uxth	r3, r3
  409738:	2800      	cmp	r0, #0
  40973a:	d1e9      	bne.n	409710 <__swsetup_r+0x20>
  40973c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  409740:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  409744:	d0e4      	beq.n	409710 <__swsetup_r+0x20>
  409746:	4628      	mov	r0, r5
  409748:	4621      	mov	r1, r4
  40974a:	f001 fc7b 	bl	40b044 <__smakebuf_r>
  40974e:	89a3      	ldrh	r3, [r4, #12]
  409750:	6920      	ldr	r0, [r4, #16]
  409752:	e7dd      	b.n	409710 <__swsetup_r+0x20>
  409754:	0799      	lsls	r1, r3, #30
  409756:	bf58      	it	pl
  409758:	6962      	ldrpl	r2, [r4, #20]
  40975a:	60a2      	str	r2, [r4, #8]
  40975c:	2800      	cmp	r0, #0
  40975e:	d1e0      	bne.n	409722 <__swsetup_r+0x32>
  409760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409764:	061a      	lsls	r2, r3, #24
  409766:	d5dd      	bpl.n	409724 <__swsetup_r+0x34>
  409768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40976c:	81a3      	strh	r3, [r4, #12]
  40976e:	f04f 30ff 	mov.w	r0, #4294967295
  409772:	bd38      	pop	{r3, r4, r5, pc}
  409774:	4618      	mov	r0, r3
  409776:	f001 f8e5 	bl	40a944 <__sinit>
  40977a:	e7c2      	b.n	409702 <__swsetup_r+0x12>
  40977c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40977e:	b151      	cbz	r1, 409796 <__swsetup_r+0xa6>
  409780:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409784:	4299      	cmp	r1, r3
  409786:	d004      	beq.n	409792 <__swsetup_r+0xa2>
  409788:	4628      	mov	r0, r5
  40978a:	f001 f97d 	bl	40aa88 <_free_r>
  40978e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409792:	2300      	movs	r3, #0
  409794:	6323      	str	r3, [r4, #48]	; 0x30
  409796:	2300      	movs	r3, #0
  409798:	6920      	ldr	r0, [r4, #16]
  40979a:	6063      	str	r3, [r4, #4]
  40979c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4097a0:	6020      	str	r0, [r4, #0]
  4097a2:	e7c5      	b.n	409730 <__swsetup_r+0x40>
  4097a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4097a8:	2309      	movs	r3, #9
  4097aa:	602b      	str	r3, [r5, #0]
  4097ac:	f04f 30ff 	mov.w	r0, #4294967295
  4097b0:	81a2      	strh	r2, [r4, #12]
  4097b2:	bd38      	pop	{r3, r4, r5, pc}
  4097b4:	20400024 	.word	0x20400024

004097b8 <register_fini>:
  4097b8:	4b02      	ldr	r3, [pc, #8]	; (4097c4 <register_fini+0xc>)
  4097ba:	b113      	cbz	r3, 4097c2 <register_fini+0xa>
  4097bc:	4802      	ldr	r0, [pc, #8]	; (4097c8 <register_fini+0x10>)
  4097be:	f000 b805 	b.w	4097cc <atexit>
  4097c2:	4770      	bx	lr
  4097c4:	00000000 	.word	0x00000000
  4097c8:	0040a9b5 	.word	0x0040a9b5

004097cc <atexit>:
  4097cc:	2300      	movs	r3, #0
  4097ce:	4601      	mov	r1, r0
  4097d0:	461a      	mov	r2, r3
  4097d2:	4618      	mov	r0, r3
  4097d4:	f002 be08 	b.w	40c3e8 <__register_exitproc>

004097d8 <quorem>:
  4097d8:	6902      	ldr	r2, [r0, #16]
  4097da:	690b      	ldr	r3, [r1, #16]
  4097dc:	4293      	cmp	r3, r2
  4097de:	f300 808d 	bgt.w	4098fc <quorem+0x124>
  4097e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4097e6:	f103 38ff 	add.w	r8, r3, #4294967295
  4097ea:	f101 0714 	add.w	r7, r1, #20
  4097ee:	f100 0b14 	add.w	fp, r0, #20
  4097f2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4097f6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4097fa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4097fe:	b083      	sub	sp, #12
  409800:	3201      	adds	r2, #1
  409802:	fbb3 f9f2 	udiv	r9, r3, r2
  409806:	eb0b 0304 	add.w	r3, fp, r4
  40980a:	9400      	str	r4, [sp, #0]
  40980c:	eb07 0a04 	add.w	sl, r7, r4
  409810:	9301      	str	r3, [sp, #4]
  409812:	f1b9 0f00 	cmp.w	r9, #0
  409816:	d039      	beq.n	40988c <quorem+0xb4>
  409818:	2500      	movs	r5, #0
  40981a:	462e      	mov	r6, r5
  40981c:	46bc      	mov	ip, r7
  40981e:	46de      	mov	lr, fp
  409820:	f85c 4b04 	ldr.w	r4, [ip], #4
  409824:	f8de 3000 	ldr.w	r3, [lr]
  409828:	b2a2      	uxth	r2, r4
  40982a:	fb09 5502 	mla	r5, r9, r2, r5
  40982e:	0c22      	lsrs	r2, r4, #16
  409830:	0c2c      	lsrs	r4, r5, #16
  409832:	fb09 4202 	mla	r2, r9, r2, r4
  409836:	b2ad      	uxth	r5, r5
  409838:	1b75      	subs	r5, r6, r5
  40983a:	b296      	uxth	r6, r2
  40983c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  409840:	fa15 f383 	uxtah	r3, r5, r3
  409844:	eb06 4623 	add.w	r6, r6, r3, asr #16
  409848:	b29b      	uxth	r3, r3
  40984a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40984e:	45e2      	cmp	sl, ip
  409850:	ea4f 4512 	mov.w	r5, r2, lsr #16
  409854:	f84e 3b04 	str.w	r3, [lr], #4
  409858:	ea4f 4626 	mov.w	r6, r6, asr #16
  40985c:	d2e0      	bcs.n	409820 <quorem+0x48>
  40985e:	9b00      	ldr	r3, [sp, #0]
  409860:	f85b 3003 	ldr.w	r3, [fp, r3]
  409864:	b993      	cbnz	r3, 40988c <quorem+0xb4>
  409866:	9c01      	ldr	r4, [sp, #4]
  409868:	1f23      	subs	r3, r4, #4
  40986a:	459b      	cmp	fp, r3
  40986c:	d20c      	bcs.n	409888 <quorem+0xb0>
  40986e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409872:	b94b      	cbnz	r3, 409888 <quorem+0xb0>
  409874:	f1a4 0308 	sub.w	r3, r4, #8
  409878:	e002      	b.n	409880 <quorem+0xa8>
  40987a:	681a      	ldr	r2, [r3, #0]
  40987c:	3b04      	subs	r3, #4
  40987e:	b91a      	cbnz	r2, 409888 <quorem+0xb0>
  409880:	459b      	cmp	fp, r3
  409882:	f108 38ff 	add.w	r8, r8, #4294967295
  409886:	d3f8      	bcc.n	40987a <quorem+0xa2>
  409888:	f8c0 8010 	str.w	r8, [r0, #16]
  40988c:	4604      	mov	r4, r0
  40988e:	f002 f9b5 	bl	40bbfc <__mcmp>
  409892:	2800      	cmp	r0, #0
  409894:	db2e      	blt.n	4098f4 <quorem+0x11c>
  409896:	f109 0901 	add.w	r9, r9, #1
  40989a:	465d      	mov	r5, fp
  40989c:	2300      	movs	r3, #0
  40989e:	f857 1b04 	ldr.w	r1, [r7], #4
  4098a2:	6828      	ldr	r0, [r5, #0]
  4098a4:	b28a      	uxth	r2, r1
  4098a6:	1a9a      	subs	r2, r3, r2
  4098a8:	0c0b      	lsrs	r3, r1, #16
  4098aa:	fa12 f280 	uxtah	r2, r2, r0
  4098ae:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4098b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4098b6:	b292      	uxth	r2, r2
  4098b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4098bc:	45ba      	cmp	sl, r7
  4098be:	f845 2b04 	str.w	r2, [r5], #4
  4098c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4098c6:	d2ea      	bcs.n	40989e <quorem+0xc6>
  4098c8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4098cc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4098d0:	b982      	cbnz	r2, 4098f4 <quorem+0x11c>
  4098d2:	1f1a      	subs	r2, r3, #4
  4098d4:	4593      	cmp	fp, r2
  4098d6:	d20b      	bcs.n	4098f0 <quorem+0x118>
  4098d8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4098dc:	b942      	cbnz	r2, 4098f0 <quorem+0x118>
  4098de:	3b08      	subs	r3, #8
  4098e0:	e002      	b.n	4098e8 <quorem+0x110>
  4098e2:	681a      	ldr	r2, [r3, #0]
  4098e4:	3b04      	subs	r3, #4
  4098e6:	b91a      	cbnz	r2, 4098f0 <quorem+0x118>
  4098e8:	459b      	cmp	fp, r3
  4098ea:	f108 38ff 	add.w	r8, r8, #4294967295
  4098ee:	d3f8      	bcc.n	4098e2 <quorem+0x10a>
  4098f0:	f8c4 8010 	str.w	r8, [r4, #16]
  4098f4:	4648      	mov	r0, r9
  4098f6:	b003      	add	sp, #12
  4098f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4098fc:	2000      	movs	r0, #0
  4098fe:	4770      	bx	lr

00409900 <_dtoa_r>:
  409900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409904:	6c01      	ldr	r1, [r0, #64]	; 0x40
  409906:	b09b      	sub	sp, #108	; 0x6c
  409908:	4604      	mov	r4, r0
  40990a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40990c:	4692      	mov	sl, r2
  40990e:	469b      	mov	fp, r3
  409910:	b141      	cbz	r1, 409924 <_dtoa_r+0x24>
  409912:	6c42      	ldr	r2, [r0, #68]	; 0x44
  409914:	604a      	str	r2, [r1, #4]
  409916:	2301      	movs	r3, #1
  409918:	4093      	lsls	r3, r2
  40991a:	608b      	str	r3, [r1, #8]
  40991c:	f001 ff96 	bl	40b84c <_Bfree>
  409920:	2300      	movs	r3, #0
  409922:	6423      	str	r3, [r4, #64]	; 0x40
  409924:	f1bb 0f00 	cmp.w	fp, #0
  409928:	465d      	mov	r5, fp
  40992a:	db35      	blt.n	409998 <_dtoa_r+0x98>
  40992c:	2300      	movs	r3, #0
  40992e:	6033      	str	r3, [r6, #0]
  409930:	4b9d      	ldr	r3, [pc, #628]	; (409ba8 <_dtoa_r+0x2a8>)
  409932:	43ab      	bics	r3, r5
  409934:	d015      	beq.n	409962 <_dtoa_r+0x62>
  409936:	4650      	mov	r0, sl
  409938:	4659      	mov	r1, fp
  40993a:	2200      	movs	r2, #0
  40993c:	2300      	movs	r3, #0
  40993e:	f7fd fda5 	bl	40748c <__aeabi_dcmpeq>
  409942:	4680      	mov	r8, r0
  409944:	2800      	cmp	r0, #0
  409946:	d02d      	beq.n	4099a4 <_dtoa_r+0xa4>
  409948:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40994a:	2301      	movs	r3, #1
  40994c:	6013      	str	r3, [r2, #0]
  40994e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409950:	2b00      	cmp	r3, #0
  409952:	f000 80bd 	beq.w	409ad0 <_dtoa_r+0x1d0>
  409956:	4895      	ldr	r0, [pc, #596]	; (409bac <_dtoa_r+0x2ac>)
  409958:	6018      	str	r0, [r3, #0]
  40995a:	3801      	subs	r0, #1
  40995c:	b01b      	add	sp, #108	; 0x6c
  40995e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409962:	9a26      	ldr	r2, [sp, #152]	; 0x98
  409964:	f242 730f 	movw	r3, #9999	; 0x270f
  409968:	6013      	str	r3, [r2, #0]
  40996a:	f1ba 0f00 	cmp.w	sl, #0
  40996e:	d10d      	bne.n	40998c <_dtoa_r+0x8c>
  409970:	f3c5 0513 	ubfx	r5, r5, #0, #20
  409974:	b955      	cbnz	r5, 40998c <_dtoa_r+0x8c>
  409976:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409978:	488d      	ldr	r0, [pc, #564]	; (409bb0 <_dtoa_r+0x2b0>)
  40997a:	2b00      	cmp	r3, #0
  40997c:	d0ee      	beq.n	40995c <_dtoa_r+0x5c>
  40997e:	f100 0308 	add.w	r3, r0, #8
  409982:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  409984:	6013      	str	r3, [r2, #0]
  409986:	b01b      	add	sp, #108	; 0x6c
  409988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40998c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40998e:	4889      	ldr	r0, [pc, #548]	; (409bb4 <_dtoa_r+0x2b4>)
  409990:	2b00      	cmp	r3, #0
  409992:	d0e3      	beq.n	40995c <_dtoa_r+0x5c>
  409994:	1cc3      	adds	r3, r0, #3
  409996:	e7f4      	b.n	409982 <_dtoa_r+0x82>
  409998:	2301      	movs	r3, #1
  40999a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40999e:	6033      	str	r3, [r6, #0]
  4099a0:	46ab      	mov	fp, r5
  4099a2:	e7c5      	b.n	409930 <_dtoa_r+0x30>
  4099a4:	aa18      	add	r2, sp, #96	; 0x60
  4099a6:	ab19      	add	r3, sp, #100	; 0x64
  4099a8:	9201      	str	r2, [sp, #4]
  4099aa:	9300      	str	r3, [sp, #0]
  4099ac:	4652      	mov	r2, sl
  4099ae:	465b      	mov	r3, fp
  4099b0:	4620      	mov	r0, r4
  4099b2:	f002 f9c3 	bl	40bd3c <__d2b>
  4099b6:	0d2b      	lsrs	r3, r5, #20
  4099b8:	4681      	mov	r9, r0
  4099ba:	d071      	beq.n	409aa0 <_dtoa_r+0x1a0>
  4099bc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4099c0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4099c4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4099c6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4099ca:	4650      	mov	r0, sl
  4099cc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4099d0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4099d4:	2200      	movs	r2, #0
  4099d6:	4b78      	ldr	r3, [pc, #480]	; (409bb8 <_dtoa_r+0x2b8>)
  4099d8:	f7fd f93c 	bl	406c54 <__aeabi_dsub>
  4099dc:	a36c      	add	r3, pc, #432	; (adr r3, 409b90 <_dtoa_r+0x290>)
  4099de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4099e2:	f7fd faeb 	bl	406fbc <__aeabi_dmul>
  4099e6:	a36c      	add	r3, pc, #432	; (adr r3, 409b98 <_dtoa_r+0x298>)
  4099e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4099ec:	f7fd f934 	bl	406c58 <__adddf3>
  4099f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4099f4:	4630      	mov	r0, r6
  4099f6:	f7fd fa7b 	bl	406ef0 <__aeabi_i2d>
  4099fa:	a369      	add	r3, pc, #420	; (adr r3, 409ba0 <_dtoa_r+0x2a0>)
  4099fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  409a00:	f7fd fadc 	bl	406fbc <__aeabi_dmul>
  409a04:	4602      	mov	r2, r0
  409a06:	460b      	mov	r3, r1
  409a08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409a0c:	f7fd f924 	bl	406c58 <__adddf3>
  409a10:	e9cd 0104 	strd	r0, r1, [sp, #16]
  409a14:	f002 ff04 	bl	40c820 <__aeabi_d2iz>
  409a18:	2200      	movs	r2, #0
  409a1a:	9002      	str	r0, [sp, #8]
  409a1c:	2300      	movs	r3, #0
  409a1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409a22:	f7fd fd3d 	bl	4074a0 <__aeabi_dcmplt>
  409a26:	2800      	cmp	r0, #0
  409a28:	f040 8173 	bne.w	409d12 <_dtoa_r+0x412>
  409a2c:	9d02      	ldr	r5, [sp, #8]
  409a2e:	2d16      	cmp	r5, #22
  409a30:	f200 815d 	bhi.w	409cee <_dtoa_r+0x3ee>
  409a34:	4b61      	ldr	r3, [pc, #388]	; (409bbc <_dtoa_r+0x2bc>)
  409a36:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  409a3a:	e9d3 0100 	ldrd	r0, r1, [r3]
  409a3e:	4652      	mov	r2, sl
  409a40:	465b      	mov	r3, fp
  409a42:	f7fd fd4b 	bl	4074dc <__aeabi_dcmpgt>
  409a46:	2800      	cmp	r0, #0
  409a48:	f000 81c5 	beq.w	409dd6 <_dtoa_r+0x4d6>
  409a4c:	1e6b      	subs	r3, r5, #1
  409a4e:	9302      	str	r3, [sp, #8]
  409a50:	2300      	movs	r3, #0
  409a52:	930e      	str	r3, [sp, #56]	; 0x38
  409a54:	1bbf      	subs	r7, r7, r6
  409a56:	1e7b      	subs	r3, r7, #1
  409a58:	9306      	str	r3, [sp, #24]
  409a5a:	f100 8154 	bmi.w	409d06 <_dtoa_r+0x406>
  409a5e:	2300      	movs	r3, #0
  409a60:	9308      	str	r3, [sp, #32]
  409a62:	9b02      	ldr	r3, [sp, #8]
  409a64:	2b00      	cmp	r3, #0
  409a66:	f2c0 8145 	blt.w	409cf4 <_dtoa_r+0x3f4>
  409a6a:	9a06      	ldr	r2, [sp, #24]
  409a6c:	930d      	str	r3, [sp, #52]	; 0x34
  409a6e:	4611      	mov	r1, r2
  409a70:	4419      	add	r1, r3
  409a72:	2300      	movs	r3, #0
  409a74:	9106      	str	r1, [sp, #24]
  409a76:	930c      	str	r3, [sp, #48]	; 0x30
  409a78:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409a7a:	2b09      	cmp	r3, #9
  409a7c:	d82a      	bhi.n	409ad4 <_dtoa_r+0x1d4>
  409a7e:	2b05      	cmp	r3, #5
  409a80:	f340 865b 	ble.w	40a73a <_dtoa_r+0xe3a>
  409a84:	3b04      	subs	r3, #4
  409a86:	9324      	str	r3, [sp, #144]	; 0x90
  409a88:	2500      	movs	r5, #0
  409a8a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409a8c:	3b02      	subs	r3, #2
  409a8e:	2b03      	cmp	r3, #3
  409a90:	f200 8642 	bhi.w	40a718 <_dtoa_r+0xe18>
  409a94:	e8df f013 	tbh	[pc, r3, lsl #1]
  409a98:	02c903d4 	.word	0x02c903d4
  409a9c:	046103df 	.word	0x046103df
  409aa0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  409aa2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  409aa4:	443e      	add	r6, r7
  409aa6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  409aaa:	2b20      	cmp	r3, #32
  409aac:	f340 818e 	ble.w	409dcc <_dtoa_r+0x4cc>
  409ab0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  409ab4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  409ab8:	409d      	lsls	r5, r3
  409aba:	fa2a f000 	lsr.w	r0, sl, r0
  409abe:	4328      	orrs	r0, r5
  409ac0:	f7fd fa06 	bl	406ed0 <__aeabi_ui2d>
  409ac4:	2301      	movs	r3, #1
  409ac6:	3e01      	subs	r6, #1
  409ac8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  409acc:	9314      	str	r3, [sp, #80]	; 0x50
  409ace:	e781      	b.n	4099d4 <_dtoa_r+0xd4>
  409ad0:	483b      	ldr	r0, [pc, #236]	; (409bc0 <_dtoa_r+0x2c0>)
  409ad2:	e743      	b.n	40995c <_dtoa_r+0x5c>
  409ad4:	2100      	movs	r1, #0
  409ad6:	6461      	str	r1, [r4, #68]	; 0x44
  409ad8:	4620      	mov	r0, r4
  409ada:	9125      	str	r1, [sp, #148]	; 0x94
  409adc:	f001 fe90 	bl	40b800 <_Balloc>
  409ae0:	f04f 33ff 	mov.w	r3, #4294967295
  409ae4:	930a      	str	r3, [sp, #40]	; 0x28
  409ae6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409ae8:	930f      	str	r3, [sp, #60]	; 0x3c
  409aea:	2301      	movs	r3, #1
  409aec:	9004      	str	r0, [sp, #16]
  409aee:	6420      	str	r0, [r4, #64]	; 0x40
  409af0:	9224      	str	r2, [sp, #144]	; 0x90
  409af2:	930b      	str	r3, [sp, #44]	; 0x2c
  409af4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409af6:	2b00      	cmp	r3, #0
  409af8:	f2c0 80d9 	blt.w	409cae <_dtoa_r+0x3ae>
  409afc:	9a02      	ldr	r2, [sp, #8]
  409afe:	2a0e      	cmp	r2, #14
  409b00:	f300 80d5 	bgt.w	409cae <_dtoa_r+0x3ae>
  409b04:	4b2d      	ldr	r3, [pc, #180]	; (409bbc <_dtoa_r+0x2bc>)
  409b06:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  409b12:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409b14:	2b00      	cmp	r3, #0
  409b16:	f2c0 83ba 	blt.w	40a28e <_dtoa_r+0x98e>
  409b1a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  409b1e:	4650      	mov	r0, sl
  409b20:	462a      	mov	r2, r5
  409b22:	4633      	mov	r3, r6
  409b24:	4659      	mov	r1, fp
  409b26:	f7fd fb73 	bl	407210 <__aeabi_ddiv>
  409b2a:	f002 fe79 	bl	40c820 <__aeabi_d2iz>
  409b2e:	4680      	mov	r8, r0
  409b30:	f7fd f9de 	bl	406ef0 <__aeabi_i2d>
  409b34:	462a      	mov	r2, r5
  409b36:	4633      	mov	r3, r6
  409b38:	f7fd fa40 	bl	406fbc <__aeabi_dmul>
  409b3c:	460b      	mov	r3, r1
  409b3e:	4602      	mov	r2, r0
  409b40:	4659      	mov	r1, fp
  409b42:	4650      	mov	r0, sl
  409b44:	f7fd f886 	bl	406c54 <__aeabi_dsub>
  409b48:	9d04      	ldr	r5, [sp, #16]
  409b4a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  409b4e:	702b      	strb	r3, [r5, #0]
  409b50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409b52:	2b01      	cmp	r3, #1
  409b54:	4606      	mov	r6, r0
  409b56:	460f      	mov	r7, r1
  409b58:	f105 0501 	add.w	r5, r5, #1
  409b5c:	d068      	beq.n	409c30 <_dtoa_r+0x330>
  409b5e:	2200      	movs	r2, #0
  409b60:	4b18      	ldr	r3, [pc, #96]	; (409bc4 <_dtoa_r+0x2c4>)
  409b62:	f7fd fa2b 	bl	406fbc <__aeabi_dmul>
  409b66:	2200      	movs	r2, #0
  409b68:	2300      	movs	r3, #0
  409b6a:	4606      	mov	r6, r0
  409b6c:	460f      	mov	r7, r1
  409b6e:	f7fd fc8d 	bl	40748c <__aeabi_dcmpeq>
  409b72:	2800      	cmp	r0, #0
  409b74:	f040 8088 	bne.w	409c88 <_dtoa_r+0x388>
  409b78:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  409b7c:	f04f 0a00 	mov.w	sl, #0
  409b80:	f8df b040 	ldr.w	fp, [pc, #64]	; 409bc4 <_dtoa_r+0x2c4>
  409b84:	940c      	str	r4, [sp, #48]	; 0x30
  409b86:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  409b8a:	e028      	b.n	409bde <_dtoa_r+0x2de>
  409b8c:	f3af 8000 	nop.w
  409b90:	636f4361 	.word	0x636f4361
  409b94:	3fd287a7 	.word	0x3fd287a7
  409b98:	8b60c8b3 	.word	0x8b60c8b3
  409b9c:	3fc68a28 	.word	0x3fc68a28
  409ba0:	509f79fb 	.word	0x509f79fb
  409ba4:	3fd34413 	.word	0x3fd34413
  409ba8:	7ff00000 	.word	0x7ff00000
  409bac:	0040db41 	.word	0x0040db41
  409bb0:	0040db64 	.word	0x0040db64
  409bb4:	0040db70 	.word	0x0040db70
  409bb8:	3ff80000 	.word	0x3ff80000
  409bbc:	0040dba8 	.word	0x0040dba8
  409bc0:	0040db40 	.word	0x0040db40
  409bc4:	40240000 	.word	0x40240000
  409bc8:	f7fd f9f8 	bl	406fbc <__aeabi_dmul>
  409bcc:	2200      	movs	r2, #0
  409bce:	2300      	movs	r3, #0
  409bd0:	4606      	mov	r6, r0
  409bd2:	460f      	mov	r7, r1
  409bd4:	f7fd fc5a 	bl	40748c <__aeabi_dcmpeq>
  409bd8:	2800      	cmp	r0, #0
  409bda:	f040 83c1 	bne.w	40a360 <_dtoa_r+0xa60>
  409bde:	4642      	mov	r2, r8
  409be0:	464b      	mov	r3, r9
  409be2:	4630      	mov	r0, r6
  409be4:	4639      	mov	r1, r7
  409be6:	f7fd fb13 	bl	407210 <__aeabi_ddiv>
  409bea:	f002 fe19 	bl	40c820 <__aeabi_d2iz>
  409bee:	4604      	mov	r4, r0
  409bf0:	f7fd f97e 	bl	406ef0 <__aeabi_i2d>
  409bf4:	4642      	mov	r2, r8
  409bf6:	464b      	mov	r3, r9
  409bf8:	f7fd f9e0 	bl	406fbc <__aeabi_dmul>
  409bfc:	4602      	mov	r2, r0
  409bfe:	460b      	mov	r3, r1
  409c00:	4630      	mov	r0, r6
  409c02:	4639      	mov	r1, r7
  409c04:	f7fd f826 	bl	406c54 <__aeabi_dsub>
  409c08:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  409c0c:	9e04      	ldr	r6, [sp, #16]
  409c0e:	f805 eb01 	strb.w	lr, [r5], #1
  409c12:	eba5 0e06 	sub.w	lr, r5, r6
  409c16:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  409c18:	45b6      	cmp	lr, r6
  409c1a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  409c1e:	4652      	mov	r2, sl
  409c20:	465b      	mov	r3, fp
  409c22:	d1d1      	bne.n	409bc8 <_dtoa_r+0x2c8>
  409c24:	46a0      	mov	r8, r4
  409c26:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  409c2a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409c2c:	4606      	mov	r6, r0
  409c2e:	460f      	mov	r7, r1
  409c30:	4632      	mov	r2, r6
  409c32:	463b      	mov	r3, r7
  409c34:	4630      	mov	r0, r6
  409c36:	4639      	mov	r1, r7
  409c38:	f7fd f80e 	bl	406c58 <__adddf3>
  409c3c:	4606      	mov	r6, r0
  409c3e:	460f      	mov	r7, r1
  409c40:	4602      	mov	r2, r0
  409c42:	460b      	mov	r3, r1
  409c44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409c48:	f7fd fc2a 	bl	4074a0 <__aeabi_dcmplt>
  409c4c:	b948      	cbnz	r0, 409c62 <_dtoa_r+0x362>
  409c4e:	4632      	mov	r2, r6
  409c50:	463b      	mov	r3, r7
  409c52:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409c56:	f7fd fc19 	bl	40748c <__aeabi_dcmpeq>
  409c5a:	b1a8      	cbz	r0, 409c88 <_dtoa_r+0x388>
  409c5c:	f018 0f01 	tst.w	r8, #1
  409c60:	d012      	beq.n	409c88 <_dtoa_r+0x388>
  409c62:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409c66:	9a04      	ldr	r2, [sp, #16]
  409c68:	1e6b      	subs	r3, r5, #1
  409c6a:	e004      	b.n	409c76 <_dtoa_r+0x376>
  409c6c:	429a      	cmp	r2, r3
  409c6e:	f000 8401 	beq.w	40a474 <_dtoa_r+0xb74>
  409c72:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  409c76:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  409c7a:	f103 0501 	add.w	r5, r3, #1
  409c7e:	d0f5      	beq.n	409c6c <_dtoa_r+0x36c>
  409c80:	f108 0801 	add.w	r8, r8, #1
  409c84:	f883 8000 	strb.w	r8, [r3]
  409c88:	4649      	mov	r1, r9
  409c8a:	4620      	mov	r0, r4
  409c8c:	f001 fdde 	bl	40b84c <_Bfree>
  409c90:	2200      	movs	r2, #0
  409c92:	9b02      	ldr	r3, [sp, #8]
  409c94:	702a      	strb	r2, [r5, #0]
  409c96:	9a26      	ldr	r2, [sp, #152]	; 0x98
  409c98:	3301      	adds	r3, #1
  409c9a:	6013      	str	r3, [r2, #0]
  409c9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409c9e:	2b00      	cmp	r3, #0
  409ca0:	f000 839e 	beq.w	40a3e0 <_dtoa_r+0xae0>
  409ca4:	9804      	ldr	r0, [sp, #16]
  409ca6:	601d      	str	r5, [r3, #0]
  409ca8:	b01b      	add	sp, #108	; 0x6c
  409caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409cae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409cb0:	2a00      	cmp	r2, #0
  409cb2:	d03e      	beq.n	409d32 <_dtoa_r+0x432>
  409cb4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409cb6:	2a01      	cmp	r2, #1
  409cb8:	f340 8311 	ble.w	40a2de <_dtoa_r+0x9de>
  409cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409cbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409cc0:	1e5f      	subs	r7, r3, #1
  409cc2:	42ba      	cmp	r2, r7
  409cc4:	f2c0 838f 	blt.w	40a3e6 <_dtoa_r+0xae6>
  409cc8:	1bd7      	subs	r7, r2, r7
  409cca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409ccc:	2b00      	cmp	r3, #0
  409cce:	f2c0 848b 	blt.w	40a5e8 <_dtoa_r+0xce8>
  409cd2:	9d08      	ldr	r5, [sp, #32]
  409cd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409cd6:	9a08      	ldr	r2, [sp, #32]
  409cd8:	441a      	add	r2, r3
  409cda:	9208      	str	r2, [sp, #32]
  409cdc:	9a06      	ldr	r2, [sp, #24]
  409cde:	2101      	movs	r1, #1
  409ce0:	441a      	add	r2, r3
  409ce2:	4620      	mov	r0, r4
  409ce4:	9206      	str	r2, [sp, #24]
  409ce6:	f001 fe4b 	bl	40b980 <__i2b>
  409cea:	4606      	mov	r6, r0
  409cec:	e024      	b.n	409d38 <_dtoa_r+0x438>
  409cee:	2301      	movs	r3, #1
  409cf0:	930e      	str	r3, [sp, #56]	; 0x38
  409cf2:	e6af      	b.n	409a54 <_dtoa_r+0x154>
  409cf4:	9a08      	ldr	r2, [sp, #32]
  409cf6:	9b02      	ldr	r3, [sp, #8]
  409cf8:	1ad2      	subs	r2, r2, r3
  409cfa:	425b      	negs	r3, r3
  409cfc:	930c      	str	r3, [sp, #48]	; 0x30
  409cfe:	2300      	movs	r3, #0
  409d00:	9208      	str	r2, [sp, #32]
  409d02:	930d      	str	r3, [sp, #52]	; 0x34
  409d04:	e6b8      	b.n	409a78 <_dtoa_r+0x178>
  409d06:	f1c7 0301 	rsb	r3, r7, #1
  409d0a:	9308      	str	r3, [sp, #32]
  409d0c:	2300      	movs	r3, #0
  409d0e:	9306      	str	r3, [sp, #24]
  409d10:	e6a7      	b.n	409a62 <_dtoa_r+0x162>
  409d12:	9d02      	ldr	r5, [sp, #8]
  409d14:	4628      	mov	r0, r5
  409d16:	f7fd f8eb 	bl	406ef0 <__aeabi_i2d>
  409d1a:	4602      	mov	r2, r0
  409d1c:	460b      	mov	r3, r1
  409d1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409d22:	f7fd fbb3 	bl	40748c <__aeabi_dcmpeq>
  409d26:	2800      	cmp	r0, #0
  409d28:	f47f ae80 	bne.w	409a2c <_dtoa_r+0x12c>
  409d2c:	1e6b      	subs	r3, r5, #1
  409d2e:	9302      	str	r3, [sp, #8]
  409d30:	e67c      	b.n	409a2c <_dtoa_r+0x12c>
  409d32:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409d34:	9d08      	ldr	r5, [sp, #32]
  409d36:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409d38:	2d00      	cmp	r5, #0
  409d3a:	dd0c      	ble.n	409d56 <_dtoa_r+0x456>
  409d3c:	9906      	ldr	r1, [sp, #24]
  409d3e:	2900      	cmp	r1, #0
  409d40:	460b      	mov	r3, r1
  409d42:	dd08      	ble.n	409d56 <_dtoa_r+0x456>
  409d44:	42a9      	cmp	r1, r5
  409d46:	9a08      	ldr	r2, [sp, #32]
  409d48:	bfa8      	it	ge
  409d4a:	462b      	movge	r3, r5
  409d4c:	1ad2      	subs	r2, r2, r3
  409d4e:	1aed      	subs	r5, r5, r3
  409d50:	1acb      	subs	r3, r1, r3
  409d52:	9208      	str	r2, [sp, #32]
  409d54:	9306      	str	r3, [sp, #24]
  409d56:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409d58:	b1d3      	cbz	r3, 409d90 <_dtoa_r+0x490>
  409d5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409d5c:	2b00      	cmp	r3, #0
  409d5e:	f000 82b7 	beq.w	40a2d0 <_dtoa_r+0x9d0>
  409d62:	2f00      	cmp	r7, #0
  409d64:	dd10      	ble.n	409d88 <_dtoa_r+0x488>
  409d66:	4631      	mov	r1, r6
  409d68:	463a      	mov	r2, r7
  409d6a:	4620      	mov	r0, r4
  409d6c:	f001 fea4 	bl	40bab8 <__pow5mult>
  409d70:	464a      	mov	r2, r9
  409d72:	4601      	mov	r1, r0
  409d74:	4606      	mov	r6, r0
  409d76:	4620      	mov	r0, r4
  409d78:	f001 fe0c 	bl	40b994 <__multiply>
  409d7c:	4649      	mov	r1, r9
  409d7e:	4680      	mov	r8, r0
  409d80:	4620      	mov	r0, r4
  409d82:	f001 fd63 	bl	40b84c <_Bfree>
  409d86:	46c1      	mov	r9, r8
  409d88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409d8a:	1bda      	subs	r2, r3, r7
  409d8c:	f040 82a1 	bne.w	40a2d2 <_dtoa_r+0x9d2>
  409d90:	2101      	movs	r1, #1
  409d92:	4620      	mov	r0, r4
  409d94:	f001 fdf4 	bl	40b980 <__i2b>
  409d98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409d9a:	2b00      	cmp	r3, #0
  409d9c:	4680      	mov	r8, r0
  409d9e:	dd1c      	ble.n	409dda <_dtoa_r+0x4da>
  409da0:	4601      	mov	r1, r0
  409da2:	461a      	mov	r2, r3
  409da4:	4620      	mov	r0, r4
  409da6:	f001 fe87 	bl	40bab8 <__pow5mult>
  409daa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409dac:	2b01      	cmp	r3, #1
  409dae:	4680      	mov	r8, r0
  409db0:	f340 8254 	ble.w	40a25c <_dtoa_r+0x95c>
  409db4:	2300      	movs	r3, #0
  409db6:	930c      	str	r3, [sp, #48]	; 0x30
  409db8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409dbc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  409dc0:	6918      	ldr	r0, [r3, #16]
  409dc2:	f001 fd8d 	bl	40b8e0 <__hi0bits>
  409dc6:	f1c0 0020 	rsb	r0, r0, #32
  409dca:	e010      	b.n	409dee <_dtoa_r+0x4ee>
  409dcc:	f1c3 0520 	rsb	r5, r3, #32
  409dd0:	fa0a f005 	lsl.w	r0, sl, r5
  409dd4:	e674      	b.n	409ac0 <_dtoa_r+0x1c0>
  409dd6:	900e      	str	r0, [sp, #56]	; 0x38
  409dd8:	e63c      	b.n	409a54 <_dtoa_r+0x154>
  409dda:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409ddc:	2b01      	cmp	r3, #1
  409dde:	f340 8287 	ble.w	40a2f0 <_dtoa_r+0x9f0>
  409de2:	2300      	movs	r3, #0
  409de4:	930c      	str	r3, [sp, #48]	; 0x30
  409de6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409de8:	2001      	movs	r0, #1
  409dea:	2b00      	cmp	r3, #0
  409dec:	d1e4      	bne.n	409db8 <_dtoa_r+0x4b8>
  409dee:	9a06      	ldr	r2, [sp, #24]
  409df0:	4410      	add	r0, r2
  409df2:	f010 001f 	ands.w	r0, r0, #31
  409df6:	f000 80a1 	beq.w	409f3c <_dtoa_r+0x63c>
  409dfa:	f1c0 0320 	rsb	r3, r0, #32
  409dfe:	2b04      	cmp	r3, #4
  409e00:	f340 849e 	ble.w	40a740 <_dtoa_r+0xe40>
  409e04:	9b08      	ldr	r3, [sp, #32]
  409e06:	f1c0 001c 	rsb	r0, r0, #28
  409e0a:	4403      	add	r3, r0
  409e0c:	9308      	str	r3, [sp, #32]
  409e0e:	4613      	mov	r3, r2
  409e10:	4403      	add	r3, r0
  409e12:	4405      	add	r5, r0
  409e14:	9306      	str	r3, [sp, #24]
  409e16:	9b08      	ldr	r3, [sp, #32]
  409e18:	2b00      	cmp	r3, #0
  409e1a:	dd05      	ble.n	409e28 <_dtoa_r+0x528>
  409e1c:	4649      	mov	r1, r9
  409e1e:	461a      	mov	r2, r3
  409e20:	4620      	mov	r0, r4
  409e22:	f001 fe99 	bl	40bb58 <__lshift>
  409e26:	4681      	mov	r9, r0
  409e28:	9b06      	ldr	r3, [sp, #24]
  409e2a:	2b00      	cmp	r3, #0
  409e2c:	dd05      	ble.n	409e3a <_dtoa_r+0x53a>
  409e2e:	4641      	mov	r1, r8
  409e30:	461a      	mov	r2, r3
  409e32:	4620      	mov	r0, r4
  409e34:	f001 fe90 	bl	40bb58 <__lshift>
  409e38:	4680      	mov	r8, r0
  409e3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409e3c:	2b00      	cmp	r3, #0
  409e3e:	f040 8086 	bne.w	409f4e <_dtoa_r+0x64e>
  409e42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409e44:	2b00      	cmp	r3, #0
  409e46:	f340 8266 	ble.w	40a316 <_dtoa_r+0xa16>
  409e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409e4c:	2b00      	cmp	r3, #0
  409e4e:	f000 8098 	beq.w	409f82 <_dtoa_r+0x682>
  409e52:	2d00      	cmp	r5, #0
  409e54:	dd05      	ble.n	409e62 <_dtoa_r+0x562>
  409e56:	4631      	mov	r1, r6
  409e58:	462a      	mov	r2, r5
  409e5a:	4620      	mov	r0, r4
  409e5c:	f001 fe7c 	bl	40bb58 <__lshift>
  409e60:	4606      	mov	r6, r0
  409e62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409e64:	2b00      	cmp	r3, #0
  409e66:	f040 8337 	bne.w	40a4d8 <_dtoa_r+0xbd8>
  409e6a:	9606      	str	r6, [sp, #24]
  409e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409e6e:	9a04      	ldr	r2, [sp, #16]
  409e70:	f8dd b018 	ldr.w	fp, [sp, #24]
  409e74:	3b01      	subs	r3, #1
  409e76:	18d3      	adds	r3, r2, r3
  409e78:	930b      	str	r3, [sp, #44]	; 0x2c
  409e7a:	f00a 0301 	and.w	r3, sl, #1
  409e7e:	930c      	str	r3, [sp, #48]	; 0x30
  409e80:	4617      	mov	r7, r2
  409e82:	46c2      	mov	sl, r8
  409e84:	4651      	mov	r1, sl
  409e86:	4648      	mov	r0, r9
  409e88:	f7ff fca6 	bl	4097d8 <quorem>
  409e8c:	4631      	mov	r1, r6
  409e8e:	4605      	mov	r5, r0
  409e90:	4648      	mov	r0, r9
  409e92:	f001 feb3 	bl	40bbfc <__mcmp>
  409e96:	465a      	mov	r2, fp
  409e98:	900a      	str	r0, [sp, #40]	; 0x28
  409e9a:	4651      	mov	r1, sl
  409e9c:	4620      	mov	r0, r4
  409e9e:	f001 fec9 	bl	40bc34 <__mdiff>
  409ea2:	68c2      	ldr	r2, [r0, #12]
  409ea4:	4680      	mov	r8, r0
  409ea6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  409eaa:	2a00      	cmp	r2, #0
  409eac:	f040 822b 	bne.w	40a306 <_dtoa_r+0xa06>
  409eb0:	4601      	mov	r1, r0
  409eb2:	4648      	mov	r0, r9
  409eb4:	9308      	str	r3, [sp, #32]
  409eb6:	f001 fea1 	bl	40bbfc <__mcmp>
  409eba:	4641      	mov	r1, r8
  409ebc:	9006      	str	r0, [sp, #24]
  409ebe:	4620      	mov	r0, r4
  409ec0:	f001 fcc4 	bl	40b84c <_Bfree>
  409ec4:	9a06      	ldr	r2, [sp, #24]
  409ec6:	9b08      	ldr	r3, [sp, #32]
  409ec8:	b932      	cbnz	r2, 409ed8 <_dtoa_r+0x5d8>
  409eca:	9924      	ldr	r1, [sp, #144]	; 0x90
  409ecc:	b921      	cbnz	r1, 409ed8 <_dtoa_r+0x5d8>
  409ece:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409ed0:	2a00      	cmp	r2, #0
  409ed2:	f000 83ef 	beq.w	40a6b4 <_dtoa_r+0xdb4>
  409ed6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409ed8:	990a      	ldr	r1, [sp, #40]	; 0x28
  409eda:	2900      	cmp	r1, #0
  409edc:	f2c0 829f 	blt.w	40a41e <_dtoa_r+0xb1e>
  409ee0:	d105      	bne.n	409eee <_dtoa_r+0x5ee>
  409ee2:	9924      	ldr	r1, [sp, #144]	; 0x90
  409ee4:	b919      	cbnz	r1, 409eee <_dtoa_r+0x5ee>
  409ee6:	990c      	ldr	r1, [sp, #48]	; 0x30
  409ee8:	2900      	cmp	r1, #0
  409eea:	f000 8298 	beq.w	40a41e <_dtoa_r+0xb1e>
  409eee:	2a00      	cmp	r2, #0
  409ef0:	f300 8306 	bgt.w	40a500 <_dtoa_r+0xc00>
  409ef4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409ef6:	703b      	strb	r3, [r7, #0]
  409ef8:	f107 0801 	add.w	r8, r7, #1
  409efc:	4297      	cmp	r7, r2
  409efe:	4645      	mov	r5, r8
  409f00:	f000 830c 	beq.w	40a51c <_dtoa_r+0xc1c>
  409f04:	4649      	mov	r1, r9
  409f06:	2300      	movs	r3, #0
  409f08:	220a      	movs	r2, #10
  409f0a:	4620      	mov	r0, r4
  409f0c:	f001 fca8 	bl	40b860 <__multadd>
  409f10:	455e      	cmp	r6, fp
  409f12:	4681      	mov	r9, r0
  409f14:	4631      	mov	r1, r6
  409f16:	f04f 0300 	mov.w	r3, #0
  409f1a:	f04f 020a 	mov.w	r2, #10
  409f1e:	4620      	mov	r0, r4
  409f20:	f000 81eb 	beq.w	40a2fa <_dtoa_r+0x9fa>
  409f24:	f001 fc9c 	bl	40b860 <__multadd>
  409f28:	4659      	mov	r1, fp
  409f2a:	4606      	mov	r6, r0
  409f2c:	2300      	movs	r3, #0
  409f2e:	220a      	movs	r2, #10
  409f30:	4620      	mov	r0, r4
  409f32:	f001 fc95 	bl	40b860 <__multadd>
  409f36:	4647      	mov	r7, r8
  409f38:	4683      	mov	fp, r0
  409f3a:	e7a3      	b.n	409e84 <_dtoa_r+0x584>
  409f3c:	201c      	movs	r0, #28
  409f3e:	9b08      	ldr	r3, [sp, #32]
  409f40:	4403      	add	r3, r0
  409f42:	9308      	str	r3, [sp, #32]
  409f44:	9b06      	ldr	r3, [sp, #24]
  409f46:	4403      	add	r3, r0
  409f48:	4405      	add	r5, r0
  409f4a:	9306      	str	r3, [sp, #24]
  409f4c:	e763      	b.n	409e16 <_dtoa_r+0x516>
  409f4e:	4641      	mov	r1, r8
  409f50:	4648      	mov	r0, r9
  409f52:	f001 fe53 	bl	40bbfc <__mcmp>
  409f56:	2800      	cmp	r0, #0
  409f58:	f6bf af73 	bge.w	409e42 <_dtoa_r+0x542>
  409f5c:	9f02      	ldr	r7, [sp, #8]
  409f5e:	4649      	mov	r1, r9
  409f60:	2300      	movs	r3, #0
  409f62:	220a      	movs	r2, #10
  409f64:	4620      	mov	r0, r4
  409f66:	3f01      	subs	r7, #1
  409f68:	9702      	str	r7, [sp, #8]
  409f6a:	f001 fc79 	bl	40b860 <__multadd>
  409f6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409f70:	4681      	mov	r9, r0
  409f72:	2b00      	cmp	r3, #0
  409f74:	f040 83b6 	bne.w	40a6e4 <_dtoa_r+0xde4>
  409f78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409f7a:	2b00      	cmp	r3, #0
  409f7c:	f340 83bf 	ble.w	40a6fe <_dtoa_r+0xdfe>
  409f80:	930a      	str	r3, [sp, #40]	; 0x28
  409f82:	f8dd b010 	ldr.w	fp, [sp, #16]
  409f86:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409f88:	465d      	mov	r5, fp
  409f8a:	e002      	b.n	409f92 <_dtoa_r+0x692>
  409f8c:	f001 fc68 	bl	40b860 <__multadd>
  409f90:	4681      	mov	r9, r0
  409f92:	4641      	mov	r1, r8
  409f94:	4648      	mov	r0, r9
  409f96:	f7ff fc1f 	bl	4097d8 <quorem>
  409f9a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  409f9e:	f805 ab01 	strb.w	sl, [r5], #1
  409fa2:	eba5 030b 	sub.w	r3, r5, fp
  409fa6:	42bb      	cmp	r3, r7
  409fa8:	f04f 020a 	mov.w	r2, #10
  409fac:	f04f 0300 	mov.w	r3, #0
  409fb0:	4649      	mov	r1, r9
  409fb2:	4620      	mov	r0, r4
  409fb4:	dbea      	blt.n	409f8c <_dtoa_r+0x68c>
  409fb6:	9b04      	ldr	r3, [sp, #16]
  409fb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409fba:	2a01      	cmp	r2, #1
  409fbc:	bfac      	ite	ge
  409fbe:	189b      	addge	r3, r3, r2
  409fc0:	3301      	addlt	r3, #1
  409fc2:	461d      	mov	r5, r3
  409fc4:	f04f 0b00 	mov.w	fp, #0
  409fc8:	4649      	mov	r1, r9
  409fca:	2201      	movs	r2, #1
  409fcc:	4620      	mov	r0, r4
  409fce:	f001 fdc3 	bl	40bb58 <__lshift>
  409fd2:	4641      	mov	r1, r8
  409fd4:	4681      	mov	r9, r0
  409fd6:	f001 fe11 	bl	40bbfc <__mcmp>
  409fda:	2800      	cmp	r0, #0
  409fdc:	f340 823d 	ble.w	40a45a <_dtoa_r+0xb5a>
  409fe0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  409fe4:	9904      	ldr	r1, [sp, #16]
  409fe6:	1e6b      	subs	r3, r5, #1
  409fe8:	e004      	b.n	409ff4 <_dtoa_r+0x6f4>
  409fea:	428b      	cmp	r3, r1
  409fec:	f000 81ae 	beq.w	40a34c <_dtoa_r+0xa4c>
  409ff0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  409ff4:	2a39      	cmp	r2, #57	; 0x39
  409ff6:	f103 0501 	add.w	r5, r3, #1
  409ffa:	d0f6      	beq.n	409fea <_dtoa_r+0x6ea>
  409ffc:	3201      	adds	r2, #1
  409ffe:	701a      	strb	r2, [r3, #0]
  40a000:	4641      	mov	r1, r8
  40a002:	4620      	mov	r0, r4
  40a004:	f001 fc22 	bl	40b84c <_Bfree>
  40a008:	2e00      	cmp	r6, #0
  40a00a:	f43f ae3d 	beq.w	409c88 <_dtoa_r+0x388>
  40a00e:	f1bb 0f00 	cmp.w	fp, #0
  40a012:	d005      	beq.n	40a020 <_dtoa_r+0x720>
  40a014:	45b3      	cmp	fp, r6
  40a016:	d003      	beq.n	40a020 <_dtoa_r+0x720>
  40a018:	4659      	mov	r1, fp
  40a01a:	4620      	mov	r0, r4
  40a01c:	f001 fc16 	bl	40b84c <_Bfree>
  40a020:	4631      	mov	r1, r6
  40a022:	4620      	mov	r0, r4
  40a024:	f001 fc12 	bl	40b84c <_Bfree>
  40a028:	e62e      	b.n	409c88 <_dtoa_r+0x388>
  40a02a:	2300      	movs	r3, #0
  40a02c:	930b      	str	r3, [sp, #44]	; 0x2c
  40a02e:	9b02      	ldr	r3, [sp, #8]
  40a030:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a032:	4413      	add	r3, r2
  40a034:	930f      	str	r3, [sp, #60]	; 0x3c
  40a036:	3301      	adds	r3, #1
  40a038:	2b01      	cmp	r3, #1
  40a03a:	461f      	mov	r7, r3
  40a03c:	461e      	mov	r6, r3
  40a03e:	930a      	str	r3, [sp, #40]	; 0x28
  40a040:	bfb8      	it	lt
  40a042:	2701      	movlt	r7, #1
  40a044:	2100      	movs	r1, #0
  40a046:	2f17      	cmp	r7, #23
  40a048:	6461      	str	r1, [r4, #68]	; 0x44
  40a04a:	d90a      	bls.n	40a062 <_dtoa_r+0x762>
  40a04c:	2201      	movs	r2, #1
  40a04e:	2304      	movs	r3, #4
  40a050:	005b      	lsls	r3, r3, #1
  40a052:	f103 0014 	add.w	r0, r3, #20
  40a056:	4287      	cmp	r7, r0
  40a058:	4611      	mov	r1, r2
  40a05a:	f102 0201 	add.w	r2, r2, #1
  40a05e:	d2f7      	bcs.n	40a050 <_dtoa_r+0x750>
  40a060:	6461      	str	r1, [r4, #68]	; 0x44
  40a062:	4620      	mov	r0, r4
  40a064:	f001 fbcc 	bl	40b800 <_Balloc>
  40a068:	2e0e      	cmp	r6, #14
  40a06a:	9004      	str	r0, [sp, #16]
  40a06c:	6420      	str	r0, [r4, #64]	; 0x40
  40a06e:	f63f ad41 	bhi.w	409af4 <_dtoa_r+0x1f4>
  40a072:	2d00      	cmp	r5, #0
  40a074:	f43f ad3e 	beq.w	409af4 <_dtoa_r+0x1f4>
  40a078:	9902      	ldr	r1, [sp, #8]
  40a07a:	2900      	cmp	r1, #0
  40a07c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  40a080:	f340 8202 	ble.w	40a488 <_dtoa_r+0xb88>
  40a084:	4bb8      	ldr	r3, [pc, #736]	; (40a368 <_dtoa_r+0xa68>)
  40a086:	f001 020f 	and.w	r2, r1, #15
  40a08a:	110d      	asrs	r5, r1, #4
  40a08c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40a090:	06e9      	lsls	r1, r5, #27
  40a092:	e9d3 6700 	ldrd	r6, r7, [r3]
  40a096:	f140 81ae 	bpl.w	40a3f6 <_dtoa_r+0xaf6>
  40a09a:	4bb4      	ldr	r3, [pc, #720]	; (40a36c <_dtoa_r+0xa6c>)
  40a09c:	4650      	mov	r0, sl
  40a09e:	4659      	mov	r1, fp
  40a0a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40a0a4:	f7fd f8b4 	bl	407210 <__aeabi_ddiv>
  40a0a8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40a0ac:	f005 050f 	and.w	r5, r5, #15
  40a0b0:	f04f 0a03 	mov.w	sl, #3
  40a0b4:	b18d      	cbz	r5, 40a0da <_dtoa_r+0x7da>
  40a0b6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40a36c <_dtoa_r+0xa6c>
  40a0ba:	07ea      	lsls	r2, r5, #31
  40a0bc:	d509      	bpl.n	40a0d2 <_dtoa_r+0x7d2>
  40a0be:	4630      	mov	r0, r6
  40a0c0:	4639      	mov	r1, r7
  40a0c2:	e9d8 2300 	ldrd	r2, r3, [r8]
  40a0c6:	f7fc ff79 	bl	406fbc <__aeabi_dmul>
  40a0ca:	f10a 0a01 	add.w	sl, sl, #1
  40a0ce:	4606      	mov	r6, r0
  40a0d0:	460f      	mov	r7, r1
  40a0d2:	106d      	asrs	r5, r5, #1
  40a0d4:	f108 0808 	add.w	r8, r8, #8
  40a0d8:	d1ef      	bne.n	40a0ba <_dtoa_r+0x7ba>
  40a0da:	463b      	mov	r3, r7
  40a0dc:	4632      	mov	r2, r6
  40a0de:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40a0e2:	f7fd f895 	bl	407210 <__aeabi_ddiv>
  40a0e6:	4607      	mov	r7, r0
  40a0e8:	4688      	mov	r8, r1
  40a0ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40a0ec:	b143      	cbz	r3, 40a100 <_dtoa_r+0x800>
  40a0ee:	2200      	movs	r2, #0
  40a0f0:	4b9f      	ldr	r3, [pc, #636]	; (40a370 <_dtoa_r+0xa70>)
  40a0f2:	4638      	mov	r0, r7
  40a0f4:	4641      	mov	r1, r8
  40a0f6:	f7fd f9d3 	bl	4074a0 <__aeabi_dcmplt>
  40a0fa:	2800      	cmp	r0, #0
  40a0fc:	f040 8286 	bne.w	40a60c <_dtoa_r+0xd0c>
  40a100:	4650      	mov	r0, sl
  40a102:	f7fc fef5 	bl	406ef0 <__aeabi_i2d>
  40a106:	463a      	mov	r2, r7
  40a108:	4643      	mov	r3, r8
  40a10a:	f7fc ff57 	bl	406fbc <__aeabi_dmul>
  40a10e:	4b99      	ldr	r3, [pc, #612]	; (40a374 <_dtoa_r+0xa74>)
  40a110:	2200      	movs	r2, #0
  40a112:	f7fc fda1 	bl	406c58 <__adddf3>
  40a116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40a118:	4605      	mov	r5, r0
  40a11a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40a11e:	2b00      	cmp	r3, #0
  40a120:	f000 813e 	beq.w	40a3a0 <_dtoa_r+0xaa0>
  40a124:	9b02      	ldr	r3, [sp, #8]
  40a126:	9315      	str	r3, [sp, #84]	; 0x54
  40a128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40a12a:	9312      	str	r3, [sp, #72]	; 0x48
  40a12c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40a12e:	2b00      	cmp	r3, #0
  40a130:	f000 81fa 	beq.w	40a528 <_dtoa_r+0xc28>
  40a134:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40a136:	4b8c      	ldr	r3, [pc, #560]	; (40a368 <_dtoa_r+0xa68>)
  40a138:	498f      	ldr	r1, [pc, #572]	; (40a378 <_dtoa_r+0xa78>)
  40a13a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40a13e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40a142:	2000      	movs	r0, #0
  40a144:	f7fd f864 	bl	407210 <__aeabi_ddiv>
  40a148:	462a      	mov	r2, r5
  40a14a:	4633      	mov	r3, r6
  40a14c:	f7fc fd82 	bl	406c54 <__aeabi_dsub>
  40a150:	4682      	mov	sl, r0
  40a152:	468b      	mov	fp, r1
  40a154:	4638      	mov	r0, r7
  40a156:	4641      	mov	r1, r8
  40a158:	f002 fb62 	bl	40c820 <__aeabi_d2iz>
  40a15c:	4605      	mov	r5, r0
  40a15e:	f7fc fec7 	bl	406ef0 <__aeabi_i2d>
  40a162:	4602      	mov	r2, r0
  40a164:	460b      	mov	r3, r1
  40a166:	4638      	mov	r0, r7
  40a168:	4641      	mov	r1, r8
  40a16a:	f7fc fd73 	bl	406c54 <__aeabi_dsub>
  40a16e:	3530      	adds	r5, #48	; 0x30
  40a170:	fa5f f885 	uxtb.w	r8, r5
  40a174:	9d04      	ldr	r5, [sp, #16]
  40a176:	4606      	mov	r6, r0
  40a178:	460f      	mov	r7, r1
  40a17a:	f885 8000 	strb.w	r8, [r5]
  40a17e:	4602      	mov	r2, r0
  40a180:	460b      	mov	r3, r1
  40a182:	4650      	mov	r0, sl
  40a184:	4659      	mov	r1, fp
  40a186:	3501      	adds	r5, #1
  40a188:	f7fd f9a8 	bl	4074dc <__aeabi_dcmpgt>
  40a18c:	2800      	cmp	r0, #0
  40a18e:	d154      	bne.n	40a23a <_dtoa_r+0x93a>
  40a190:	4632      	mov	r2, r6
  40a192:	463b      	mov	r3, r7
  40a194:	2000      	movs	r0, #0
  40a196:	4976      	ldr	r1, [pc, #472]	; (40a370 <_dtoa_r+0xa70>)
  40a198:	f7fc fd5c 	bl	406c54 <__aeabi_dsub>
  40a19c:	4602      	mov	r2, r0
  40a19e:	460b      	mov	r3, r1
  40a1a0:	4650      	mov	r0, sl
  40a1a2:	4659      	mov	r1, fp
  40a1a4:	f7fd f99a 	bl	4074dc <__aeabi_dcmpgt>
  40a1a8:	2800      	cmp	r0, #0
  40a1aa:	f040 8270 	bne.w	40a68e <_dtoa_r+0xd8e>
  40a1ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40a1b0:	2a01      	cmp	r2, #1
  40a1b2:	f000 8111 	beq.w	40a3d8 <_dtoa_r+0xad8>
  40a1b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a1b8:	9a04      	ldr	r2, [sp, #16]
  40a1ba:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40a1be:	4413      	add	r3, r2
  40a1c0:	4699      	mov	r9, r3
  40a1c2:	e00d      	b.n	40a1e0 <_dtoa_r+0x8e0>
  40a1c4:	2000      	movs	r0, #0
  40a1c6:	496a      	ldr	r1, [pc, #424]	; (40a370 <_dtoa_r+0xa70>)
  40a1c8:	f7fc fd44 	bl	406c54 <__aeabi_dsub>
  40a1cc:	4652      	mov	r2, sl
  40a1ce:	465b      	mov	r3, fp
  40a1d0:	f7fd f966 	bl	4074a0 <__aeabi_dcmplt>
  40a1d4:	2800      	cmp	r0, #0
  40a1d6:	f040 8258 	bne.w	40a68a <_dtoa_r+0xd8a>
  40a1da:	454d      	cmp	r5, r9
  40a1dc:	f000 80fa 	beq.w	40a3d4 <_dtoa_r+0xad4>
  40a1e0:	4650      	mov	r0, sl
  40a1e2:	4659      	mov	r1, fp
  40a1e4:	2200      	movs	r2, #0
  40a1e6:	4b65      	ldr	r3, [pc, #404]	; (40a37c <_dtoa_r+0xa7c>)
  40a1e8:	f7fc fee8 	bl	406fbc <__aeabi_dmul>
  40a1ec:	2200      	movs	r2, #0
  40a1ee:	4b63      	ldr	r3, [pc, #396]	; (40a37c <_dtoa_r+0xa7c>)
  40a1f0:	4682      	mov	sl, r0
  40a1f2:	468b      	mov	fp, r1
  40a1f4:	4630      	mov	r0, r6
  40a1f6:	4639      	mov	r1, r7
  40a1f8:	f7fc fee0 	bl	406fbc <__aeabi_dmul>
  40a1fc:	460f      	mov	r7, r1
  40a1fe:	4606      	mov	r6, r0
  40a200:	f002 fb0e 	bl	40c820 <__aeabi_d2iz>
  40a204:	4680      	mov	r8, r0
  40a206:	f7fc fe73 	bl	406ef0 <__aeabi_i2d>
  40a20a:	4602      	mov	r2, r0
  40a20c:	460b      	mov	r3, r1
  40a20e:	4630      	mov	r0, r6
  40a210:	4639      	mov	r1, r7
  40a212:	f7fc fd1f 	bl	406c54 <__aeabi_dsub>
  40a216:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40a21a:	fa5f f888 	uxtb.w	r8, r8
  40a21e:	4652      	mov	r2, sl
  40a220:	465b      	mov	r3, fp
  40a222:	f805 8b01 	strb.w	r8, [r5], #1
  40a226:	4606      	mov	r6, r0
  40a228:	460f      	mov	r7, r1
  40a22a:	f7fd f939 	bl	4074a0 <__aeabi_dcmplt>
  40a22e:	4632      	mov	r2, r6
  40a230:	463b      	mov	r3, r7
  40a232:	2800      	cmp	r0, #0
  40a234:	d0c6      	beq.n	40a1c4 <_dtoa_r+0x8c4>
  40a236:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40a23a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40a23c:	9302      	str	r3, [sp, #8]
  40a23e:	e523      	b.n	409c88 <_dtoa_r+0x388>
  40a240:	2300      	movs	r3, #0
  40a242:	930b      	str	r3, [sp, #44]	; 0x2c
  40a244:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40a246:	2b00      	cmp	r3, #0
  40a248:	f340 80dc 	ble.w	40a404 <_dtoa_r+0xb04>
  40a24c:	461f      	mov	r7, r3
  40a24e:	461e      	mov	r6, r3
  40a250:	930f      	str	r3, [sp, #60]	; 0x3c
  40a252:	930a      	str	r3, [sp, #40]	; 0x28
  40a254:	e6f6      	b.n	40a044 <_dtoa_r+0x744>
  40a256:	2301      	movs	r3, #1
  40a258:	930b      	str	r3, [sp, #44]	; 0x2c
  40a25a:	e7f3      	b.n	40a244 <_dtoa_r+0x944>
  40a25c:	f1ba 0f00 	cmp.w	sl, #0
  40a260:	f47f ada8 	bne.w	409db4 <_dtoa_r+0x4b4>
  40a264:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40a268:	2b00      	cmp	r3, #0
  40a26a:	f47f adba 	bne.w	409de2 <_dtoa_r+0x4e2>
  40a26e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40a272:	0d3f      	lsrs	r7, r7, #20
  40a274:	053f      	lsls	r7, r7, #20
  40a276:	2f00      	cmp	r7, #0
  40a278:	f000 820d 	beq.w	40a696 <_dtoa_r+0xd96>
  40a27c:	9b08      	ldr	r3, [sp, #32]
  40a27e:	3301      	adds	r3, #1
  40a280:	9308      	str	r3, [sp, #32]
  40a282:	9b06      	ldr	r3, [sp, #24]
  40a284:	3301      	adds	r3, #1
  40a286:	9306      	str	r3, [sp, #24]
  40a288:	2301      	movs	r3, #1
  40a28a:	930c      	str	r3, [sp, #48]	; 0x30
  40a28c:	e5ab      	b.n	409de6 <_dtoa_r+0x4e6>
  40a28e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40a290:	2b00      	cmp	r3, #0
  40a292:	f73f ac42 	bgt.w	409b1a <_dtoa_r+0x21a>
  40a296:	f040 8221 	bne.w	40a6dc <_dtoa_r+0xddc>
  40a29a:	2200      	movs	r2, #0
  40a29c:	4b38      	ldr	r3, [pc, #224]	; (40a380 <_dtoa_r+0xa80>)
  40a29e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40a2a2:	f7fc fe8b 	bl	406fbc <__aeabi_dmul>
  40a2a6:	4652      	mov	r2, sl
  40a2a8:	465b      	mov	r3, fp
  40a2aa:	f7fd f90d 	bl	4074c8 <__aeabi_dcmpge>
  40a2ae:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40a2b2:	4646      	mov	r6, r8
  40a2b4:	2800      	cmp	r0, #0
  40a2b6:	d041      	beq.n	40a33c <_dtoa_r+0xa3c>
  40a2b8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40a2ba:	9d04      	ldr	r5, [sp, #16]
  40a2bc:	43db      	mvns	r3, r3
  40a2be:	9302      	str	r3, [sp, #8]
  40a2c0:	4641      	mov	r1, r8
  40a2c2:	4620      	mov	r0, r4
  40a2c4:	f001 fac2 	bl	40b84c <_Bfree>
  40a2c8:	2e00      	cmp	r6, #0
  40a2ca:	f43f acdd 	beq.w	409c88 <_dtoa_r+0x388>
  40a2ce:	e6a7      	b.n	40a020 <_dtoa_r+0x720>
  40a2d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a2d2:	4649      	mov	r1, r9
  40a2d4:	4620      	mov	r0, r4
  40a2d6:	f001 fbef 	bl	40bab8 <__pow5mult>
  40a2da:	4681      	mov	r9, r0
  40a2dc:	e558      	b.n	409d90 <_dtoa_r+0x490>
  40a2de:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40a2e0:	2a00      	cmp	r2, #0
  40a2e2:	f000 8187 	beq.w	40a5f4 <_dtoa_r+0xcf4>
  40a2e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40a2ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40a2ec:	9d08      	ldr	r5, [sp, #32]
  40a2ee:	e4f2      	b.n	409cd6 <_dtoa_r+0x3d6>
  40a2f0:	f1ba 0f00 	cmp.w	sl, #0
  40a2f4:	f47f ad75 	bne.w	409de2 <_dtoa_r+0x4e2>
  40a2f8:	e7b4      	b.n	40a264 <_dtoa_r+0x964>
  40a2fa:	f001 fab1 	bl	40b860 <__multadd>
  40a2fe:	4647      	mov	r7, r8
  40a300:	4606      	mov	r6, r0
  40a302:	4683      	mov	fp, r0
  40a304:	e5be      	b.n	409e84 <_dtoa_r+0x584>
  40a306:	4601      	mov	r1, r0
  40a308:	4620      	mov	r0, r4
  40a30a:	9306      	str	r3, [sp, #24]
  40a30c:	f001 fa9e 	bl	40b84c <_Bfree>
  40a310:	2201      	movs	r2, #1
  40a312:	9b06      	ldr	r3, [sp, #24]
  40a314:	e5e0      	b.n	409ed8 <_dtoa_r+0x5d8>
  40a316:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a318:	2b02      	cmp	r3, #2
  40a31a:	f77f ad96 	ble.w	409e4a <_dtoa_r+0x54a>
  40a31e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40a320:	2b00      	cmp	r3, #0
  40a322:	d1c9      	bne.n	40a2b8 <_dtoa_r+0x9b8>
  40a324:	4641      	mov	r1, r8
  40a326:	2205      	movs	r2, #5
  40a328:	4620      	mov	r0, r4
  40a32a:	f001 fa99 	bl	40b860 <__multadd>
  40a32e:	4601      	mov	r1, r0
  40a330:	4680      	mov	r8, r0
  40a332:	4648      	mov	r0, r9
  40a334:	f001 fc62 	bl	40bbfc <__mcmp>
  40a338:	2800      	cmp	r0, #0
  40a33a:	ddbd      	ble.n	40a2b8 <_dtoa_r+0x9b8>
  40a33c:	9a02      	ldr	r2, [sp, #8]
  40a33e:	9904      	ldr	r1, [sp, #16]
  40a340:	2331      	movs	r3, #49	; 0x31
  40a342:	3201      	adds	r2, #1
  40a344:	9202      	str	r2, [sp, #8]
  40a346:	700b      	strb	r3, [r1, #0]
  40a348:	1c4d      	adds	r5, r1, #1
  40a34a:	e7b9      	b.n	40a2c0 <_dtoa_r+0x9c0>
  40a34c:	9a02      	ldr	r2, [sp, #8]
  40a34e:	3201      	adds	r2, #1
  40a350:	9202      	str	r2, [sp, #8]
  40a352:	9a04      	ldr	r2, [sp, #16]
  40a354:	2331      	movs	r3, #49	; 0x31
  40a356:	7013      	strb	r3, [r2, #0]
  40a358:	e652      	b.n	40a000 <_dtoa_r+0x700>
  40a35a:	2301      	movs	r3, #1
  40a35c:	930b      	str	r3, [sp, #44]	; 0x2c
  40a35e:	e666      	b.n	40a02e <_dtoa_r+0x72e>
  40a360:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40a364:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40a366:	e48f      	b.n	409c88 <_dtoa_r+0x388>
  40a368:	0040dba8 	.word	0x0040dba8
  40a36c:	0040db80 	.word	0x0040db80
  40a370:	3ff00000 	.word	0x3ff00000
  40a374:	401c0000 	.word	0x401c0000
  40a378:	3fe00000 	.word	0x3fe00000
  40a37c:	40240000 	.word	0x40240000
  40a380:	40140000 	.word	0x40140000
  40a384:	4650      	mov	r0, sl
  40a386:	f7fc fdb3 	bl	406ef0 <__aeabi_i2d>
  40a38a:	463a      	mov	r2, r7
  40a38c:	4643      	mov	r3, r8
  40a38e:	f7fc fe15 	bl	406fbc <__aeabi_dmul>
  40a392:	2200      	movs	r2, #0
  40a394:	4bc1      	ldr	r3, [pc, #772]	; (40a69c <_dtoa_r+0xd9c>)
  40a396:	f7fc fc5f 	bl	406c58 <__adddf3>
  40a39a:	4605      	mov	r5, r0
  40a39c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40a3a0:	4641      	mov	r1, r8
  40a3a2:	2200      	movs	r2, #0
  40a3a4:	4bbe      	ldr	r3, [pc, #760]	; (40a6a0 <_dtoa_r+0xda0>)
  40a3a6:	4638      	mov	r0, r7
  40a3a8:	f7fc fc54 	bl	406c54 <__aeabi_dsub>
  40a3ac:	462a      	mov	r2, r5
  40a3ae:	4633      	mov	r3, r6
  40a3b0:	4682      	mov	sl, r0
  40a3b2:	468b      	mov	fp, r1
  40a3b4:	f7fd f892 	bl	4074dc <__aeabi_dcmpgt>
  40a3b8:	4680      	mov	r8, r0
  40a3ba:	2800      	cmp	r0, #0
  40a3bc:	f040 8110 	bne.w	40a5e0 <_dtoa_r+0xce0>
  40a3c0:	462a      	mov	r2, r5
  40a3c2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40a3c6:	4650      	mov	r0, sl
  40a3c8:	4659      	mov	r1, fp
  40a3ca:	f7fd f869 	bl	4074a0 <__aeabi_dcmplt>
  40a3ce:	b118      	cbz	r0, 40a3d8 <_dtoa_r+0xad8>
  40a3d0:	4646      	mov	r6, r8
  40a3d2:	e771      	b.n	40a2b8 <_dtoa_r+0x9b8>
  40a3d4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40a3d8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40a3dc:	f7ff bb8a 	b.w	409af4 <_dtoa_r+0x1f4>
  40a3e0:	9804      	ldr	r0, [sp, #16]
  40a3e2:	f7ff babb 	b.w	40995c <_dtoa_r+0x5c>
  40a3e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a3e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a3ea:	970c      	str	r7, [sp, #48]	; 0x30
  40a3ec:	1afb      	subs	r3, r7, r3
  40a3ee:	441a      	add	r2, r3
  40a3f0:	920d      	str	r2, [sp, #52]	; 0x34
  40a3f2:	2700      	movs	r7, #0
  40a3f4:	e469      	b.n	409cca <_dtoa_r+0x3ca>
  40a3f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40a3fa:	f04f 0a02 	mov.w	sl, #2
  40a3fe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40a402:	e657      	b.n	40a0b4 <_dtoa_r+0x7b4>
  40a404:	2100      	movs	r1, #0
  40a406:	2301      	movs	r3, #1
  40a408:	6461      	str	r1, [r4, #68]	; 0x44
  40a40a:	4620      	mov	r0, r4
  40a40c:	9325      	str	r3, [sp, #148]	; 0x94
  40a40e:	f001 f9f7 	bl	40b800 <_Balloc>
  40a412:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40a414:	9004      	str	r0, [sp, #16]
  40a416:	6420      	str	r0, [r4, #64]	; 0x40
  40a418:	930a      	str	r3, [sp, #40]	; 0x28
  40a41a:	930f      	str	r3, [sp, #60]	; 0x3c
  40a41c:	e629      	b.n	40a072 <_dtoa_r+0x772>
  40a41e:	2a00      	cmp	r2, #0
  40a420:	46d0      	mov	r8, sl
  40a422:	f8cd b018 	str.w	fp, [sp, #24]
  40a426:	469a      	mov	sl, r3
  40a428:	dd11      	ble.n	40a44e <_dtoa_r+0xb4e>
  40a42a:	4649      	mov	r1, r9
  40a42c:	2201      	movs	r2, #1
  40a42e:	4620      	mov	r0, r4
  40a430:	f001 fb92 	bl	40bb58 <__lshift>
  40a434:	4641      	mov	r1, r8
  40a436:	4681      	mov	r9, r0
  40a438:	f001 fbe0 	bl	40bbfc <__mcmp>
  40a43c:	2800      	cmp	r0, #0
  40a43e:	f340 8146 	ble.w	40a6ce <_dtoa_r+0xdce>
  40a442:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40a446:	f000 8106 	beq.w	40a656 <_dtoa_r+0xd56>
  40a44a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40a44e:	46b3      	mov	fp, r6
  40a450:	f887 a000 	strb.w	sl, [r7]
  40a454:	1c7d      	adds	r5, r7, #1
  40a456:	9e06      	ldr	r6, [sp, #24]
  40a458:	e5d2      	b.n	40a000 <_dtoa_r+0x700>
  40a45a:	d104      	bne.n	40a466 <_dtoa_r+0xb66>
  40a45c:	f01a 0f01 	tst.w	sl, #1
  40a460:	d001      	beq.n	40a466 <_dtoa_r+0xb66>
  40a462:	e5bd      	b.n	409fe0 <_dtoa_r+0x6e0>
  40a464:	4615      	mov	r5, r2
  40a466:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40a46a:	2b30      	cmp	r3, #48	; 0x30
  40a46c:	f105 32ff 	add.w	r2, r5, #4294967295
  40a470:	d0f8      	beq.n	40a464 <_dtoa_r+0xb64>
  40a472:	e5c5      	b.n	40a000 <_dtoa_r+0x700>
  40a474:	9904      	ldr	r1, [sp, #16]
  40a476:	2230      	movs	r2, #48	; 0x30
  40a478:	700a      	strb	r2, [r1, #0]
  40a47a:	9a02      	ldr	r2, [sp, #8]
  40a47c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40a480:	3201      	adds	r2, #1
  40a482:	9202      	str	r2, [sp, #8]
  40a484:	f7ff bbfc 	b.w	409c80 <_dtoa_r+0x380>
  40a488:	f000 80bb 	beq.w	40a602 <_dtoa_r+0xd02>
  40a48c:	9b02      	ldr	r3, [sp, #8]
  40a48e:	425d      	negs	r5, r3
  40a490:	4b84      	ldr	r3, [pc, #528]	; (40a6a4 <_dtoa_r+0xda4>)
  40a492:	f005 020f 	and.w	r2, r5, #15
  40a496:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40a49a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a49e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40a4a2:	f7fc fd8b 	bl	406fbc <__aeabi_dmul>
  40a4a6:	112d      	asrs	r5, r5, #4
  40a4a8:	4607      	mov	r7, r0
  40a4aa:	4688      	mov	r8, r1
  40a4ac:	f000 812c 	beq.w	40a708 <_dtoa_r+0xe08>
  40a4b0:	4e7d      	ldr	r6, [pc, #500]	; (40a6a8 <_dtoa_r+0xda8>)
  40a4b2:	f04f 0a02 	mov.w	sl, #2
  40a4b6:	07eb      	lsls	r3, r5, #31
  40a4b8:	d509      	bpl.n	40a4ce <_dtoa_r+0xbce>
  40a4ba:	4638      	mov	r0, r7
  40a4bc:	4641      	mov	r1, r8
  40a4be:	e9d6 2300 	ldrd	r2, r3, [r6]
  40a4c2:	f7fc fd7b 	bl	406fbc <__aeabi_dmul>
  40a4c6:	f10a 0a01 	add.w	sl, sl, #1
  40a4ca:	4607      	mov	r7, r0
  40a4cc:	4688      	mov	r8, r1
  40a4ce:	106d      	asrs	r5, r5, #1
  40a4d0:	f106 0608 	add.w	r6, r6, #8
  40a4d4:	d1ef      	bne.n	40a4b6 <_dtoa_r+0xbb6>
  40a4d6:	e608      	b.n	40a0ea <_dtoa_r+0x7ea>
  40a4d8:	6871      	ldr	r1, [r6, #4]
  40a4da:	4620      	mov	r0, r4
  40a4dc:	f001 f990 	bl	40b800 <_Balloc>
  40a4e0:	6933      	ldr	r3, [r6, #16]
  40a4e2:	3302      	adds	r3, #2
  40a4e4:	009a      	lsls	r2, r3, #2
  40a4e6:	4605      	mov	r5, r0
  40a4e8:	f106 010c 	add.w	r1, r6, #12
  40a4ec:	300c      	adds	r0, #12
  40a4ee:	f7fd f82b 	bl	407548 <memcpy>
  40a4f2:	4629      	mov	r1, r5
  40a4f4:	2201      	movs	r2, #1
  40a4f6:	4620      	mov	r0, r4
  40a4f8:	f001 fb2e 	bl	40bb58 <__lshift>
  40a4fc:	9006      	str	r0, [sp, #24]
  40a4fe:	e4b5      	b.n	409e6c <_dtoa_r+0x56c>
  40a500:	2b39      	cmp	r3, #57	; 0x39
  40a502:	f8cd b018 	str.w	fp, [sp, #24]
  40a506:	46d0      	mov	r8, sl
  40a508:	f000 80a5 	beq.w	40a656 <_dtoa_r+0xd56>
  40a50c:	f103 0a01 	add.w	sl, r3, #1
  40a510:	46b3      	mov	fp, r6
  40a512:	f887 a000 	strb.w	sl, [r7]
  40a516:	1c7d      	adds	r5, r7, #1
  40a518:	9e06      	ldr	r6, [sp, #24]
  40a51a:	e571      	b.n	40a000 <_dtoa_r+0x700>
  40a51c:	465a      	mov	r2, fp
  40a51e:	46d0      	mov	r8, sl
  40a520:	46b3      	mov	fp, r6
  40a522:	469a      	mov	sl, r3
  40a524:	4616      	mov	r6, r2
  40a526:	e54f      	b.n	409fc8 <_dtoa_r+0x6c8>
  40a528:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a52a:	495e      	ldr	r1, [pc, #376]	; (40a6a4 <_dtoa_r+0xda4>)
  40a52c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40a530:	462a      	mov	r2, r5
  40a532:	4633      	mov	r3, r6
  40a534:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  40a538:	f7fc fd40 	bl	406fbc <__aeabi_dmul>
  40a53c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  40a540:	4638      	mov	r0, r7
  40a542:	4641      	mov	r1, r8
  40a544:	f002 f96c 	bl	40c820 <__aeabi_d2iz>
  40a548:	4605      	mov	r5, r0
  40a54a:	f7fc fcd1 	bl	406ef0 <__aeabi_i2d>
  40a54e:	460b      	mov	r3, r1
  40a550:	4602      	mov	r2, r0
  40a552:	4641      	mov	r1, r8
  40a554:	4638      	mov	r0, r7
  40a556:	f7fc fb7d 	bl	406c54 <__aeabi_dsub>
  40a55a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a55c:	460f      	mov	r7, r1
  40a55e:	9904      	ldr	r1, [sp, #16]
  40a560:	3530      	adds	r5, #48	; 0x30
  40a562:	2b01      	cmp	r3, #1
  40a564:	700d      	strb	r5, [r1, #0]
  40a566:	4606      	mov	r6, r0
  40a568:	f101 0501 	add.w	r5, r1, #1
  40a56c:	d026      	beq.n	40a5bc <_dtoa_r+0xcbc>
  40a56e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a570:	9a04      	ldr	r2, [sp, #16]
  40a572:	f8df b13c 	ldr.w	fp, [pc, #316]	; 40a6b0 <_dtoa_r+0xdb0>
  40a576:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40a57a:	4413      	add	r3, r2
  40a57c:	f04f 0a00 	mov.w	sl, #0
  40a580:	4699      	mov	r9, r3
  40a582:	4652      	mov	r2, sl
  40a584:	465b      	mov	r3, fp
  40a586:	4630      	mov	r0, r6
  40a588:	4639      	mov	r1, r7
  40a58a:	f7fc fd17 	bl	406fbc <__aeabi_dmul>
  40a58e:	460f      	mov	r7, r1
  40a590:	4606      	mov	r6, r0
  40a592:	f002 f945 	bl	40c820 <__aeabi_d2iz>
  40a596:	4680      	mov	r8, r0
  40a598:	f7fc fcaa 	bl	406ef0 <__aeabi_i2d>
  40a59c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40a5a0:	4602      	mov	r2, r0
  40a5a2:	460b      	mov	r3, r1
  40a5a4:	4630      	mov	r0, r6
  40a5a6:	4639      	mov	r1, r7
  40a5a8:	f7fc fb54 	bl	406c54 <__aeabi_dsub>
  40a5ac:	f805 8b01 	strb.w	r8, [r5], #1
  40a5b0:	454d      	cmp	r5, r9
  40a5b2:	4606      	mov	r6, r0
  40a5b4:	460f      	mov	r7, r1
  40a5b6:	d1e4      	bne.n	40a582 <_dtoa_r+0xc82>
  40a5b8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40a5bc:	4b3b      	ldr	r3, [pc, #236]	; (40a6ac <_dtoa_r+0xdac>)
  40a5be:	2200      	movs	r2, #0
  40a5c0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40a5c4:	f7fc fb48 	bl	406c58 <__adddf3>
  40a5c8:	4632      	mov	r2, r6
  40a5ca:	463b      	mov	r3, r7
  40a5cc:	f7fc ff68 	bl	4074a0 <__aeabi_dcmplt>
  40a5d0:	2800      	cmp	r0, #0
  40a5d2:	d046      	beq.n	40a662 <_dtoa_r+0xd62>
  40a5d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40a5d6:	9302      	str	r3, [sp, #8]
  40a5d8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40a5dc:	f7ff bb43 	b.w	409c66 <_dtoa_r+0x366>
  40a5e0:	f04f 0800 	mov.w	r8, #0
  40a5e4:	4646      	mov	r6, r8
  40a5e6:	e6a9      	b.n	40a33c <_dtoa_r+0xa3c>
  40a5e8:	9b08      	ldr	r3, [sp, #32]
  40a5ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a5ec:	1a9d      	subs	r5, r3, r2
  40a5ee:	2300      	movs	r3, #0
  40a5f0:	f7ff bb71 	b.w	409cd6 <_dtoa_r+0x3d6>
  40a5f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40a5f6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40a5f8:	9d08      	ldr	r5, [sp, #32]
  40a5fa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40a5fe:	f7ff bb6a 	b.w	409cd6 <_dtoa_r+0x3d6>
  40a602:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40a606:	f04f 0a02 	mov.w	sl, #2
  40a60a:	e56e      	b.n	40a0ea <_dtoa_r+0x7ea>
  40a60c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40a60e:	2b00      	cmp	r3, #0
  40a610:	f43f aeb8 	beq.w	40a384 <_dtoa_r+0xa84>
  40a614:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a616:	2b00      	cmp	r3, #0
  40a618:	f77f aede 	ble.w	40a3d8 <_dtoa_r+0xad8>
  40a61c:	2200      	movs	r2, #0
  40a61e:	4b24      	ldr	r3, [pc, #144]	; (40a6b0 <_dtoa_r+0xdb0>)
  40a620:	4638      	mov	r0, r7
  40a622:	4641      	mov	r1, r8
  40a624:	f7fc fcca 	bl	406fbc <__aeabi_dmul>
  40a628:	4607      	mov	r7, r0
  40a62a:	4688      	mov	r8, r1
  40a62c:	f10a 0001 	add.w	r0, sl, #1
  40a630:	f7fc fc5e 	bl	406ef0 <__aeabi_i2d>
  40a634:	463a      	mov	r2, r7
  40a636:	4643      	mov	r3, r8
  40a638:	f7fc fcc0 	bl	406fbc <__aeabi_dmul>
  40a63c:	2200      	movs	r2, #0
  40a63e:	4b17      	ldr	r3, [pc, #92]	; (40a69c <_dtoa_r+0xd9c>)
  40a640:	f7fc fb0a 	bl	406c58 <__adddf3>
  40a644:	9a02      	ldr	r2, [sp, #8]
  40a646:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a648:	9312      	str	r3, [sp, #72]	; 0x48
  40a64a:	3a01      	subs	r2, #1
  40a64c:	4605      	mov	r5, r0
  40a64e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40a652:	9215      	str	r2, [sp, #84]	; 0x54
  40a654:	e56a      	b.n	40a12c <_dtoa_r+0x82c>
  40a656:	2239      	movs	r2, #57	; 0x39
  40a658:	46b3      	mov	fp, r6
  40a65a:	703a      	strb	r2, [r7, #0]
  40a65c:	9e06      	ldr	r6, [sp, #24]
  40a65e:	1c7d      	adds	r5, r7, #1
  40a660:	e4c0      	b.n	409fe4 <_dtoa_r+0x6e4>
  40a662:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40a666:	2000      	movs	r0, #0
  40a668:	4910      	ldr	r1, [pc, #64]	; (40a6ac <_dtoa_r+0xdac>)
  40a66a:	f7fc faf3 	bl	406c54 <__aeabi_dsub>
  40a66e:	4632      	mov	r2, r6
  40a670:	463b      	mov	r3, r7
  40a672:	f7fc ff33 	bl	4074dc <__aeabi_dcmpgt>
  40a676:	b908      	cbnz	r0, 40a67c <_dtoa_r+0xd7c>
  40a678:	e6ae      	b.n	40a3d8 <_dtoa_r+0xad8>
  40a67a:	4615      	mov	r5, r2
  40a67c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40a680:	2b30      	cmp	r3, #48	; 0x30
  40a682:	f105 32ff 	add.w	r2, r5, #4294967295
  40a686:	d0f8      	beq.n	40a67a <_dtoa_r+0xd7a>
  40a688:	e5d7      	b.n	40a23a <_dtoa_r+0x93a>
  40a68a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40a68e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40a690:	9302      	str	r3, [sp, #8]
  40a692:	f7ff bae8 	b.w	409c66 <_dtoa_r+0x366>
  40a696:	970c      	str	r7, [sp, #48]	; 0x30
  40a698:	f7ff bba5 	b.w	409de6 <_dtoa_r+0x4e6>
  40a69c:	401c0000 	.word	0x401c0000
  40a6a0:	40140000 	.word	0x40140000
  40a6a4:	0040dba8 	.word	0x0040dba8
  40a6a8:	0040db80 	.word	0x0040db80
  40a6ac:	3fe00000 	.word	0x3fe00000
  40a6b0:	40240000 	.word	0x40240000
  40a6b4:	2b39      	cmp	r3, #57	; 0x39
  40a6b6:	f8cd b018 	str.w	fp, [sp, #24]
  40a6ba:	46d0      	mov	r8, sl
  40a6bc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40a6c0:	469a      	mov	sl, r3
  40a6c2:	d0c8      	beq.n	40a656 <_dtoa_r+0xd56>
  40a6c4:	f1bb 0f00 	cmp.w	fp, #0
  40a6c8:	f73f aebf 	bgt.w	40a44a <_dtoa_r+0xb4a>
  40a6cc:	e6bf      	b.n	40a44e <_dtoa_r+0xb4e>
  40a6ce:	f47f aebe 	bne.w	40a44e <_dtoa_r+0xb4e>
  40a6d2:	f01a 0f01 	tst.w	sl, #1
  40a6d6:	f43f aeba 	beq.w	40a44e <_dtoa_r+0xb4e>
  40a6da:	e6b2      	b.n	40a442 <_dtoa_r+0xb42>
  40a6dc:	f04f 0800 	mov.w	r8, #0
  40a6e0:	4646      	mov	r6, r8
  40a6e2:	e5e9      	b.n	40a2b8 <_dtoa_r+0x9b8>
  40a6e4:	4631      	mov	r1, r6
  40a6e6:	2300      	movs	r3, #0
  40a6e8:	220a      	movs	r2, #10
  40a6ea:	4620      	mov	r0, r4
  40a6ec:	f001 f8b8 	bl	40b860 <__multadd>
  40a6f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a6f2:	2b00      	cmp	r3, #0
  40a6f4:	4606      	mov	r6, r0
  40a6f6:	dd0a      	ble.n	40a70e <_dtoa_r+0xe0e>
  40a6f8:	930a      	str	r3, [sp, #40]	; 0x28
  40a6fa:	f7ff bbaa 	b.w	409e52 <_dtoa_r+0x552>
  40a6fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a700:	2b02      	cmp	r3, #2
  40a702:	dc23      	bgt.n	40a74c <_dtoa_r+0xe4c>
  40a704:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a706:	e43b      	b.n	409f80 <_dtoa_r+0x680>
  40a708:	f04f 0a02 	mov.w	sl, #2
  40a70c:	e4ed      	b.n	40a0ea <_dtoa_r+0x7ea>
  40a70e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a710:	2b02      	cmp	r3, #2
  40a712:	dc1b      	bgt.n	40a74c <_dtoa_r+0xe4c>
  40a714:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a716:	e7ef      	b.n	40a6f8 <_dtoa_r+0xdf8>
  40a718:	2500      	movs	r5, #0
  40a71a:	6465      	str	r5, [r4, #68]	; 0x44
  40a71c:	4629      	mov	r1, r5
  40a71e:	4620      	mov	r0, r4
  40a720:	f001 f86e 	bl	40b800 <_Balloc>
  40a724:	f04f 33ff 	mov.w	r3, #4294967295
  40a728:	930a      	str	r3, [sp, #40]	; 0x28
  40a72a:	930f      	str	r3, [sp, #60]	; 0x3c
  40a72c:	2301      	movs	r3, #1
  40a72e:	9004      	str	r0, [sp, #16]
  40a730:	9525      	str	r5, [sp, #148]	; 0x94
  40a732:	6420      	str	r0, [r4, #64]	; 0x40
  40a734:	930b      	str	r3, [sp, #44]	; 0x2c
  40a736:	f7ff b9dd 	b.w	409af4 <_dtoa_r+0x1f4>
  40a73a:	2501      	movs	r5, #1
  40a73c:	f7ff b9a5 	b.w	409a8a <_dtoa_r+0x18a>
  40a740:	f43f ab69 	beq.w	409e16 <_dtoa_r+0x516>
  40a744:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40a748:	f7ff bbf9 	b.w	409f3e <_dtoa_r+0x63e>
  40a74c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a74e:	930a      	str	r3, [sp, #40]	; 0x28
  40a750:	e5e5      	b.n	40a31e <_dtoa_r+0xa1e>
  40a752:	bf00      	nop

0040a754 <__sflush_r>:
  40a754:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40a758:	b29a      	uxth	r2, r3
  40a75a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a75e:	460d      	mov	r5, r1
  40a760:	0711      	lsls	r1, r2, #28
  40a762:	4680      	mov	r8, r0
  40a764:	d43a      	bmi.n	40a7dc <__sflush_r+0x88>
  40a766:	686a      	ldr	r2, [r5, #4]
  40a768:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40a76c:	2a00      	cmp	r2, #0
  40a76e:	81ab      	strh	r3, [r5, #12]
  40a770:	dd6f      	ble.n	40a852 <__sflush_r+0xfe>
  40a772:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40a774:	2c00      	cmp	r4, #0
  40a776:	d049      	beq.n	40a80c <__sflush_r+0xb8>
  40a778:	2200      	movs	r2, #0
  40a77a:	b29b      	uxth	r3, r3
  40a77c:	f8d8 6000 	ldr.w	r6, [r8]
  40a780:	f8c8 2000 	str.w	r2, [r8]
  40a784:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40a788:	d067      	beq.n	40a85a <__sflush_r+0x106>
  40a78a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40a78c:	075f      	lsls	r7, r3, #29
  40a78e:	d505      	bpl.n	40a79c <__sflush_r+0x48>
  40a790:	6869      	ldr	r1, [r5, #4]
  40a792:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40a794:	1a52      	subs	r2, r2, r1
  40a796:	b10b      	cbz	r3, 40a79c <__sflush_r+0x48>
  40a798:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40a79a:	1ad2      	subs	r2, r2, r3
  40a79c:	2300      	movs	r3, #0
  40a79e:	69e9      	ldr	r1, [r5, #28]
  40a7a0:	4640      	mov	r0, r8
  40a7a2:	47a0      	blx	r4
  40a7a4:	1c44      	adds	r4, r0, #1
  40a7a6:	d03c      	beq.n	40a822 <__sflush_r+0xce>
  40a7a8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40a7ac:	692a      	ldr	r2, [r5, #16]
  40a7ae:	602a      	str	r2, [r5, #0]
  40a7b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40a7b4:	2200      	movs	r2, #0
  40a7b6:	81ab      	strh	r3, [r5, #12]
  40a7b8:	04db      	lsls	r3, r3, #19
  40a7ba:	606a      	str	r2, [r5, #4]
  40a7bc:	d447      	bmi.n	40a84e <__sflush_r+0xfa>
  40a7be:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40a7c0:	f8c8 6000 	str.w	r6, [r8]
  40a7c4:	b311      	cbz	r1, 40a80c <__sflush_r+0xb8>
  40a7c6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40a7ca:	4299      	cmp	r1, r3
  40a7cc:	d002      	beq.n	40a7d4 <__sflush_r+0x80>
  40a7ce:	4640      	mov	r0, r8
  40a7d0:	f000 f95a 	bl	40aa88 <_free_r>
  40a7d4:	2000      	movs	r0, #0
  40a7d6:	6328      	str	r0, [r5, #48]	; 0x30
  40a7d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a7dc:	692e      	ldr	r6, [r5, #16]
  40a7de:	b1ae      	cbz	r6, 40a80c <__sflush_r+0xb8>
  40a7e0:	682c      	ldr	r4, [r5, #0]
  40a7e2:	602e      	str	r6, [r5, #0]
  40a7e4:	0791      	lsls	r1, r2, #30
  40a7e6:	bf0c      	ite	eq
  40a7e8:	696b      	ldreq	r3, [r5, #20]
  40a7ea:	2300      	movne	r3, #0
  40a7ec:	1ba4      	subs	r4, r4, r6
  40a7ee:	60ab      	str	r3, [r5, #8]
  40a7f0:	e00a      	b.n	40a808 <__sflush_r+0xb4>
  40a7f2:	4623      	mov	r3, r4
  40a7f4:	4632      	mov	r2, r6
  40a7f6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40a7f8:	69e9      	ldr	r1, [r5, #28]
  40a7fa:	4640      	mov	r0, r8
  40a7fc:	47b8      	blx	r7
  40a7fe:	2800      	cmp	r0, #0
  40a800:	eba4 0400 	sub.w	r4, r4, r0
  40a804:	4406      	add	r6, r0
  40a806:	dd04      	ble.n	40a812 <__sflush_r+0xbe>
  40a808:	2c00      	cmp	r4, #0
  40a80a:	dcf2      	bgt.n	40a7f2 <__sflush_r+0x9e>
  40a80c:	2000      	movs	r0, #0
  40a80e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a812:	89ab      	ldrh	r3, [r5, #12]
  40a814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a818:	81ab      	strh	r3, [r5, #12]
  40a81a:	f04f 30ff 	mov.w	r0, #4294967295
  40a81e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a822:	f8d8 4000 	ldr.w	r4, [r8]
  40a826:	2c1d      	cmp	r4, #29
  40a828:	d8f3      	bhi.n	40a812 <__sflush_r+0xbe>
  40a82a:	4b19      	ldr	r3, [pc, #100]	; (40a890 <__sflush_r+0x13c>)
  40a82c:	40e3      	lsrs	r3, r4
  40a82e:	43db      	mvns	r3, r3
  40a830:	f013 0301 	ands.w	r3, r3, #1
  40a834:	d1ed      	bne.n	40a812 <__sflush_r+0xbe>
  40a836:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40a83a:	606b      	str	r3, [r5, #4]
  40a83c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40a840:	6929      	ldr	r1, [r5, #16]
  40a842:	81ab      	strh	r3, [r5, #12]
  40a844:	04da      	lsls	r2, r3, #19
  40a846:	6029      	str	r1, [r5, #0]
  40a848:	d5b9      	bpl.n	40a7be <__sflush_r+0x6a>
  40a84a:	2c00      	cmp	r4, #0
  40a84c:	d1b7      	bne.n	40a7be <__sflush_r+0x6a>
  40a84e:	6528      	str	r0, [r5, #80]	; 0x50
  40a850:	e7b5      	b.n	40a7be <__sflush_r+0x6a>
  40a852:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40a854:	2a00      	cmp	r2, #0
  40a856:	dc8c      	bgt.n	40a772 <__sflush_r+0x1e>
  40a858:	e7d8      	b.n	40a80c <__sflush_r+0xb8>
  40a85a:	2301      	movs	r3, #1
  40a85c:	69e9      	ldr	r1, [r5, #28]
  40a85e:	4640      	mov	r0, r8
  40a860:	47a0      	blx	r4
  40a862:	1c43      	adds	r3, r0, #1
  40a864:	4602      	mov	r2, r0
  40a866:	d002      	beq.n	40a86e <__sflush_r+0x11a>
  40a868:	89ab      	ldrh	r3, [r5, #12]
  40a86a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40a86c:	e78e      	b.n	40a78c <__sflush_r+0x38>
  40a86e:	f8d8 3000 	ldr.w	r3, [r8]
  40a872:	2b00      	cmp	r3, #0
  40a874:	d0f8      	beq.n	40a868 <__sflush_r+0x114>
  40a876:	2b1d      	cmp	r3, #29
  40a878:	d001      	beq.n	40a87e <__sflush_r+0x12a>
  40a87a:	2b16      	cmp	r3, #22
  40a87c:	d102      	bne.n	40a884 <__sflush_r+0x130>
  40a87e:	f8c8 6000 	str.w	r6, [r8]
  40a882:	e7c3      	b.n	40a80c <__sflush_r+0xb8>
  40a884:	89ab      	ldrh	r3, [r5, #12]
  40a886:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a88a:	81ab      	strh	r3, [r5, #12]
  40a88c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a890:	20400001 	.word	0x20400001

0040a894 <_fflush_r>:
  40a894:	b538      	push	{r3, r4, r5, lr}
  40a896:	460d      	mov	r5, r1
  40a898:	4604      	mov	r4, r0
  40a89a:	b108      	cbz	r0, 40a8a0 <_fflush_r+0xc>
  40a89c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a89e:	b1bb      	cbz	r3, 40a8d0 <_fflush_r+0x3c>
  40a8a0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40a8a4:	b188      	cbz	r0, 40a8ca <_fflush_r+0x36>
  40a8a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40a8a8:	07db      	lsls	r3, r3, #31
  40a8aa:	d401      	bmi.n	40a8b0 <_fflush_r+0x1c>
  40a8ac:	0581      	lsls	r1, r0, #22
  40a8ae:	d517      	bpl.n	40a8e0 <_fflush_r+0x4c>
  40a8b0:	4620      	mov	r0, r4
  40a8b2:	4629      	mov	r1, r5
  40a8b4:	f7ff ff4e 	bl	40a754 <__sflush_r>
  40a8b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40a8ba:	07da      	lsls	r2, r3, #31
  40a8bc:	4604      	mov	r4, r0
  40a8be:	d402      	bmi.n	40a8c6 <_fflush_r+0x32>
  40a8c0:	89ab      	ldrh	r3, [r5, #12]
  40a8c2:	059b      	lsls	r3, r3, #22
  40a8c4:	d507      	bpl.n	40a8d6 <_fflush_r+0x42>
  40a8c6:	4620      	mov	r0, r4
  40a8c8:	bd38      	pop	{r3, r4, r5, pc}
  40a8ca:	4604      	mov	r4, r0
  40a8cc:	4620      	mov	r0, r4
  40a8ce:	bd38      	pop	{r3, r4, r5, pc}
  40a8d0:	f000 f838 	bl	40a944 <__sinit>
  40a8d4:	e7e4      	b.n	40a8a0 <_fflush_r+0xc>
  40a8d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40a8d8:	f000 fb84 	bl	40afe4 <__retarget_lock_release_recursive>
  40a8dc:	4620      	mov	r0, r4
  40a8de:	bd38      	pop	{r3, r4, r5, pc}
  40a8e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40a8e2:	f000 fb7d 	bl	40afe0 <__retarget_lock_acquire_recursive>
  40a8e6:	e7e3      	b.n	40a8b0 <_fflush_r+0x1c>

0040a8e8 <_cleanup_r>:
  40a8e8:	4901      	ldr	r1, [pc, #4]	; (40a8f0 <_cleanup_r+0x8>)
  40a8ea:	f000 bb2b 	b.w	40af44 <_fwalk_reent>
  40a8ee:	bf00      	nop
  40a8f0:	0040c531 	.word	0x0040c531

0040a8f4 <std.isra.0>:
  40a8f4:	b510      	push	{r4, lr}
  40a8f6:	2300      	movs	r3, #0
  40a8f8:	4604      	mov	r4, r0
  40a8fa:	8181      	strh	r1, [r0, #12]
  40a8fc:	81c2      	strh	r2, [r0, #14]
  40a8fe:	6003      	str	r3, [r0, #0]
  40a900:	6043      	str	r3, [r0, #4]
  40a902:	6083      	str	r3, [r0, #8]
  40a904:	6643      	str	r3, [r0, #100]	; 0x64
  40a906:	6103      	str	r3, [r0, #16]
  40a908:	6143      	str	r3, [r0, #20]
  40a90a:	6183      	str	r3, [r0, #24]
  40a90c:	4619      	mov	r1, r3
  40a90e:	2208      	movs	r2, #8
  40a910:	305c      	adds	r0, #92	; 0x5c
  40a912:	f7fc feb3 	bl	40767c <memset>
  40a916:	4807      	ldr	r0, [pc, #28]	; (40a934 <std.isra.0+0x40>)
  40a918:	4907      	ldr	r1, [pc, #28]	; (40a938 <std.isra.0+0x44>)
  40a91a:	4a08      	ldr	r2, [pc, #32]	; (40a93c <std.isra.0+0x48>)
  40a91c:	4b08      	ldr	r3, [pc, #32]	; (40a940 <std.isra.0+0x4c>)
  40a91e:	6220      	str	r0, [r4, #32]
  40a920:	61e4      	str	r4, [r4, #28]
  40a922:	6261      	str	r1, [r4, #36]	; 0x24
  40a924:	62a2      	str	r2, [r4, #40]	; 0x28
  40a926:	62e3      	str	r3, [r4, #44]	; 0x2c
  40a928:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40a92c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40a930:	f000 bb52 	b.w	40afd8 <__retarget_lock_init_recursive>
  40a934:	0040c1d5 	.word	0x0040c1d5
  40a938:	0040c1f9 	.word	0x0040c1f9
  40a93c:	0040c235 	.word	0x0040c235
  40a940:	0040c255 	.word	0x0040c255

0040a944 <__sinit>:
  40a944:	b510      	push	{r4, lr}
  40a946:	4604      	mov	r4, r0
  40a948:	4812      	ldr	r0, [pc, #72]	; (40a994 <__sinit+0x50>)
  40a94a:	f000 fb49 	bl	40afe0 <__retarget_lock_acquire_recursive>
  40a94e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40a950:	b9d2      	cbnz	r2, 40a988 <__sinit+0x44>
  40a952:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40a956:	4810      	ldr	r0, [pc, #64]	; (40a998 <__sinit+0x54>)
  40a958:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40a95c:	2103      	movs	r1, #3
  40a95e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40a962:	63e0      	str	r0, [r4, #60]	; 0x3c
  40a964:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40a968:	6860      	ldr	r0, [r4, #4]
  40a96a:	2104      	movs	r1, #4
  40a96c:	f7ff ffc2 	bl	40a8f4 <std.isra.0>
  40a970:	2201      	movs	r2, #1
  40a972:	2109      	movs	r1, #9
  40a974:	68a0      	ldr	r0, [r4, #8]
  40a976:	f7ff ffbd 	bl	40a8f4 <std.isra.0>
  40a97a:	2202      	movs	r2, #2
  40a97c:	2112      	movs	r1, #18
  40a97e:	68e0      	ldr	r0, [r4, #12]
  40a980:	f7ff ffb8 	bl	40a8f4 <std.isra.0>
  40a984:	2301      	movs	r3, #1
  40a986:	63a3      	str	r3, [r4, #56]	; 0x38
  40a988:	4802      	ldr	r0, [pc, #8]	; (40a994 <__sinit+0x50>)
  40a98a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40a98e:	f000 bb29 	b.w	40afe4 <__retarget_lock_release_recursive>
  40a992:	bf00      	nop
  40a994:	2040cc8c 	.word	0x2040cc8c
  40a998:	0040a8e9 	.word	0x0040a8e9

0040a99c <__sfp_lock_acquire>:
  40a99c:	4801      	ldr	r0, [pc, #4]	; (40a9a4 <__sfp_lock_acquire+0x8>)
  40a99e:	f000 bb1f 	b.w	40afe0 <__retarget_lock_acquire_recursive>
  40a9a2:	bf00      	nop
  40a9a4:	2040cca0 	.word	0x2040cca0

0040a9a8 <__sfp_lock_release>:
  40a9a8:	4801      	ldr	r0, [pc, #4]	; (40a9b0 <__sfp_lock_release+0x8>)
  40a9aa:	f000 bb1b 	b.w	40afe4 <__retarget_lock_release_recursive>
  40a9ae:	bf00      	nop
  40a9b0:	2040cca0 	.word	0x2040cca0

0040a9b4 <__libc_fini_array>:
  40a9b4:	b538      	push	{r3, r4, r5, lr}
  40a9b6:	4c0a      	ldr	r4, [pc, #40]	; (40a9e0 <__libc_fini_array+0x2c>)
  40a9b8:	4d0a      	ldr	r5, [pc, #40]	; (40a9e4 <__libc_fini_array+0x30>)
  40a9ba:	1b64      	subs	r4, r4, r5
  40a9bc:	10a4      	asrs	r4, r4, #2
  40a9be:	d00a      	beq.n	40a9d6 <__libc_fini_array+0x22>
  40a9c0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40a9c4:	3b01      	subs	r3, #1
  40a9c6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40a9ca:	3c01      	subs	r4, #1
  40a9cc:	f855 3904 	ldr.w	r3, [r5], #-4
  40a9d0:	4798      	blx	r3
  40a9d2:	2c00      	cmp	r4, #0
  40a9d4:	d1f9      	bne.n	40a9ca <__libc_fini_array+0x16>
  40a9d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40a9da:	f003 b9db 	b.w	40dd94 <_fini>
  40a9de:	bf00      	nop
  40a9e0:	0040dda4 	.word	0x0040dda4
  40a9e4:	0040dda0 	.word	0x0040dda0

0040a9e8 <_malloc_trim_r>:
  40a9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a9ea:	4f24      	ldr	r7, [pc, #144]	; (40aa7c <_malloc_trim_r+0x94>)
  40a9ec:	460c      	mov	r4, r1
  40a9ee:	4606      	mov	r6, r0
  40a9f0:	f000 fefa 	bl	40b7e8 <__malloc_lock>
  40a9f4:	68bb      	ldr	r3, [r7, #8]
  40a9f6:	685d      	ldr	r5, [r3, #4]
  40a9f8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40a9fc:	310f      	adds	r1, #15
  40a9fe:	f025 0503 	bic.w	r5, r5, #3
  40aa02:	4429      	add	r1, r5
  40aa04:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40aa08:	f021 010f 	bic.w	r1, r1, #15
  40aa0c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40aa10:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40aa14:	db07      	blt.n	40aa26 <_malloc_trim_r+0x3e>
  40aa16:	2100      	movs	r1, #0
  40aa18:	4630      	mov	r0, r6
  40aa1a:	f001 fbc9 	bl	40c1b0 <_sbrk_r>
  40aa1e:	68bb      	ldr	r3, [r7, #8]
  40aa20:	442b      	add	r3, r5
  40aa22:	4298      	cmp	r0, r3
  40aa24:	d004      	beq.n	40aa30 <_malloc_trim_r+0x48>
  40aa26:	4630      	mov	r0, r6
  40aa28:	f000 fee4 	bl	40b7f4 <__malloc_unlock>
  40aa2c:	2000      	movs	r0, #0
  40aa2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40aa30:	4261      	negs	r1, r4
  40aa32:	4630      	mov	r0, r6
  40aa34:	f001 fbbc 	bl	40c1b0 <_sbrk_r>
  40aa38:	3001      	adds	r0, #1
  40aa3a:	d00d      	beq.n	40aa58 <_malloc_trim_r+0x70>
  40aa3c:	4b10      	ldr	r3, [pc, #64]	; (40aa80 <_malloc_trim_r+0x98>)
  40aa3e:	68ba      	ldr	r2, [r7, #8]
  40aa40:	6819      	ldr	r1, [r3, #0]
  40aa42:	1b2d      	subs	r5, r5, r4
  40aa44:	f045 0501 	orr.w	r5, r5, #1
  40aa48:	4630      	mov	r0, r6
  40aa4a:	1b09      	subs	r1, r1, r4
  40aa4c:	6055      	str	r5, [r2, #4]
  40aa4e:	6019      	str	r1, [r3, #0]
  40aa50:	f000 fed0 	bl	40b7f4 <__malloc_unlock>
  40aa54:	2001      	movs	r0, #1
  40aa56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40aa58:	2100      	movs	r1, #0
  40aa5a:	4630      	mov	r0, r6
  40aa5c:	f001 fba8 	bl	40c1b0 <_sbrk_r>
  40aa60:	68ba      	ldr	r2, [r7, #8]
  40aa62:	1a83      	subs	r3, r0, r2
  40aa64:	2b0f      	cmp	r3, #15
  40aa66:	ddde      	ble.n	40aa26 <_malloc_trim_r+0x3e>
  40aa68:	4c06      	ldr	r4, [pc, #24]	; (40aa84 <_malloc_trim_r+0x9c>)
  40aa6a:	4905      	ldr	r1, [pc, #20]	; (40aa80 <_malloc_trim_r+0x98>)
  40aa6c:	6824      	ldr	r4, [r4, #0]
  40aa6e:	f043 0301 	orr.w	r3, r3, #1
  40aa72:	1b00      	subs	r0, r0, r4
  40aa74:	6053      	str	r3, [r2, #4]
  40aa76:	6008      	str	r0, [r1, #0]
  40aa78:	e7d5      	b.n	40aa26 <_malloc_trim_r+0x3e>
  40aa7a:	bf00      	nop
  40aa7c:	204005c0 	.word	0x204005c0
  40aa80:	2040c968 	.word	0x2040c968
  40aa84:	204009c8 	.word	0x204009c8

0040aa88 <_free_r>:
  40aa88:	2900      	cmp	r1, #0
  40aa8a:	d044      	beq.n	40ab16 <_free_r+0x8e>
  40aa8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40aa90:	460d      	mov	r5, r1
  40aa92:	4680      	mov	r8, r0
  40aa94:	f000 fea8 	bl	40b7e8 <__malloc_lock>
  40aa98:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40aa9c:	4969      	ldr	r1, [pc, #420]	; (40ac44 <_free_r+0x1bc>)
  40aa9e:	f027 0301 	bic.w	r3, r7, #1
  40aaa2:	f1a5 0408 	sub.w	r4, r5, #8
  40aaa6:	18e2      	adds	r2, r4, r3
  40aaa8:	688e      	ldr	r6, [r1, #8]
  40aaaa:	6850      	ldr	r0, [r2, #4]
  40aaac:	42b2      	cmp	r2, r6
  40aaae:	f020 0003 	bic.w	r0, r0, #3
  40aab2:	d05e      	beq.n	40ab72 <_free_r+0xea>
  40aab4:	07fe      	lsls	r6, r7, #31
  40aab6:	6050      	str	r0, [r2, #4]
  40aab8:	d40b      	bmi.n	40aad2 <_free_r+0x4a>
  40aaba:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40aabe:	1be4      	subs	r4, r4, r7
  40aac0:	f101 0e08 	add.w	lr, r1, #8
  40aac4:	68a5      	ldr	r5, [r4, #8]
  40aac6:	4575      	cmp	r5, lr
  40aac8:	443b      	add	r3, r7
  40aaca:	d06d      	beq.n	40aba8 <_free_r+0x120>
  40aacc:	68e7      	ldr	r7, [r4, #12]
  40aace:	60ef      	str	r7, [r5, #12]
  40aad0:	60bd      	str	r5, [r7, #8]
  40aad2:	1815      	adds	r5, r2, r0
  40aad4:	686d      	ldr	r5, [r5, #4]
  40aad6:	07ed      	lsls	r5, r5, #31
  40aad8:	d53e      	bpl.n	40ab58 <_free_r+0xd0>
  40aada:	f043 0201 	orr.w	r2, r3, #1
  40aade:	6062      	str	r2, [r4, #4]
  40aae0:	50e3      	str	r3, [r4, r3]
  40aae2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40aae6:	d217      	bcs.n	40ab18 <_free_r+0x90>
  40aae8:	08db      	lsrs	r3, r3, #3
  40aaea:	1c58      	adds	r0, r3, #1
  40aaec:	109a      	asrs	r2, r3, #2
  40aaee:	684d      	ldr	r5, [r1, #4]
  40aaf0:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40aaf4:	60a7      	str	r7, [r4, #8]
  40aaf6:	2301      	movs	r3, #1
  40aaf8:	4093      	lsls	r3, r2
  40aafa:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40aafe:	432b      	orrs	r3, r5
  40ab00:	3a08      	subs	r2, #8
  40ab02:	60e2      	str	r2, [r4, #12]
  40ab04:	604b      	str	r3, [r1, #4]
  40ab06:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40ab0a:	60fc      	str	r4, [r7, #12]
  40ab0c:	4640      	mov	r0, r8
  40ab0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40ab12:	f000 be6f 	b.w	40b7f4 <__malloc_unlock>
  40ab16:	4770      	bx	lr
  40ab18:	0a5a      	lsrs	r2, r3, #9
  40ab1a:	2a04      	cmp	r2, #4
  40ab1c:	d852      	bhi.n	40abc4 <_free_r+0x13c>
  40ab1e:	099a      	lsrs	r2, r3, #6
  40ab20:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40ab24:	00ff      	lsls	r7, r7, #3
  40ab26:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40ab2a:	19c8      	adds	r0, r1, r7
  40ab2c:	59ca      	ldr	r2, [r1, r7]
  40ab2e:	3808      	subs	r0, #8
  40ab30:	4290      	cmp	r0, r2
  40ab32:	d04f      	beq.n	40abd4 <_free_r+0x14c>
  40ab34:	6851      	ldr	r1, [r2, #4]
  40ab36:	f021 0103 	bic.w	r1, r1, #3
  40ab3a:	428b      	cmp	r3, r1
  40ab3c:	d232      	bcs.n	40aba4 <_free_r+0x11c>
  40ab3e:	6892      	ldr	r2, [r2, #8]
  40ab40:	4290      	cmp	r0, r2
  40ab42:	d1f7      	bne.n	40ab34 <_free_r+0xac>
  40ab44:	68c3      	ldr	r3, [r0, #12]
  40ab46:	60a0      	str	r0, [r4, #8]
  40ab48:	60e3      	str	r3, [r4, #12]
  40ab4a:	609c      	str	r4, [r3, #8]
  40ab4c:	60c4      	str	r4, [r0, #12]
  40ab4e:	4640      	mov	r0, r8
  40ab50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40ab54:	f000 be4e 	b.w	40b7f4 <__malloc_unlock>
  40ab58:	6895      	ldr	r5, [r2, #8]
  40ab5a:	4f3b      	ldr	r7, [pc, #236]	; (40ac48 <_free_r+0x1c0>)
  40ab5c:	42bd      	cmp	r5, r7
  40ab5e:	4403      	add	r3, r0
  40ab60:	d040      	beq.n	40abe4 <_free_r+0x15c>
  40ab62:	68d0      	ldr	r0, [r2, #12]
  40ab64:	60e8      	str	r0, [r5, #12]
  40ab66:	f043 0201 	orr.w	r2, r3, #1
  40ab6a:	6085      	str	r5, [r0, #8]
  40ab6c:	6062      	str	r2, [r4, #4]
  40ab6e:	50e3      	str	r3, [r4, r3]
  40ab70:	e7b7      	b.n	40aae2 <_free_r+0x5a>
  40ab72:	07ff      	lsls	r7, r7, #31
  40ab74:	4403      	add	r3, r0
  40ab76:	d407      	bmi.n	40ab88 <_free_r+0x100>
  40ab78:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40ab7c:	1aa4      	subs	r4, r4, r2
  40ab7e:	4413      	add	r3, r2
  40ab80:	68a0      	ldr	r0, [r4, #8]
  40ab82:	68e2      	ldr	r2, [r4, #12]
  40ab84:	60c2      	str	r2, [r0, #12]
  40ab86:	6090      	str	r0, [r2, #8]
  40ab88:	4a30      	ldr	r2, [pc, #192]	; (40ac4c <_free_r+0x1c4>)
  40ab8a:	6812      	ldr	r2, [r2, #0]
  40ab8c:	f043 0001 	orr.w	r0, r3, #1
  40ab90:	4293      	cmp	r3, r2
  40ab92:	6060      	str	r0, [r4, #4]
  40ab94:	608c      	str	r4, [r1, #8]
  40ab96:	d3b9      	bcc.n	40ab0c <_free_r+0x84>
  40ab98:	4b2d      	ldr	r3, [pc, #180]	; (40ac50 <_free_r+0x1c8>)
  40ab9a:	4640      	mov	r0, r8
  40ab9c:	6819      	ldr	r1, [r3, #0]
  40ab9e:	f7ff ff23 	bl	40a9e8 <_malloc_trim_r>
  40aba2:	e7b3      	b.n	40ab0c <_free_r+0x84>
  40aba4:	4610      	mov	r0, r2
  40aba6:	e7cd      	b.n	40ab44 <_free_r+0xbc>
  40aba8:	1811      	adds	r1, r2, r0
  40abaa:	6849      	ldr	r1, [r1, #4]
  40abac:	07c9      	lsls	r1, r1, #31
  40abae:	d444      	bmi.n	40ac3a <_free_r+0x1b2>
  40abb0:	6891      	ldr	r1, [r2, #8]
  40abb2:	68d2      	ldr	r2, [r2, #12]
  40abb4:	60ca      	str	r2, [r1, #12]
  40abb6:	4403      	add	r3, r0
  40abb8:	f043 0001 	orr.w	r0, r3, #1
  40abbc:	6091      	str	r1, [r2, #8]
  40abbe:	6060      	str	r0, [r4, #4]
  40abc0:	50e3      	str	r3, [r4, r3]
  40abc2:	e7a3      	b.n	40ab0c <_free_r+0x84>
  40abc4:	2a14      	cmp	r2, #20
  40abc6:	d816      	bhi.n	40abf6 <_free_r+0x16e>
  40abc8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40abcc:	00ff      	lsls	r7, r7, #3
  40abce:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40abd2:	e7aa      	b.n	40ab2a <_free_r+0xa2>
  40abd4:	10aa      	asrs	r2, r5, #2
  40abd6:	2301      	movs	r3, #1
  40abd8:	684d      	ldr	r5, [r1, #4]
  40abda:	4093      	lsls	r3, r2
  40abdc:	432b      	orrs	r3, r5
  40abde:	604b      	str	r3, [r1, #4]
  40abe0:	4603      	mov	r3, r0
  40abe2:	e7b0      	b.n	40ab46 <_free_r+0xbe>
  40abe4:	f043 0201 	orr.w	r2, r3, #1
  40abe8:	614c      	str	r4, [r1, #20]
  40abea:	610c      	str	r4, [r1, #16]
  40abec:	60e5      	str	r5, [r4, #12]
  40abee:	60a5      	str	r5, [r4, #8]
  40abf0:	6062      	str	r2, [r4, #4]
  40abf2:	50e3      	str	r3, [r4, r3]
  40abf4:	e78a      	b.n	40ab0c <_free_r+0x84>
  40abf6:	2a54      	cmp	r2, #84	; 0x54
  40abf8:	d806      	bhi.n	40ac08 <_free_r+0x180>
  40abfa:	0b1a      	lsrs	r2, r3, #12
  40abfc:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40ac00:	00ff      	lsls	r7, r7, #3
  40ac02:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40ac06:	e790      	b.n	40ab2a <_free_r+0xa2>
  40ac08:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40ac0c:	d806      	bhi.n	40ac1c <_free_r+0x194>
  40ac0e:	0bda      	lsrs	r2, r3, #15
  40ac10:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40ac14:	00ff      	lsls	r7, r7, #3
  40ac16:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40ac1a:	e786      	b.n	40ab2a <_free_r+0xa2>
  40ac1c:	f240 5054 	movw	r0, #1364	; 0x554
  40ac20:	4282      	cmp	r2, r0
  40ac22:	d806      	bhi.n	40ac32 <_free_r+0x1aa>
  40ac24:	0c9a      	lsrs	r2, r3, #18
  40ac26:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40ac2a:	00ff      	lsls	r7, r7, #3
  40ac2c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40ac30:	e77b      	b.n	40ab2a <_free_r+0xa2>
  40ac32:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40ac36:	257e      	movs	r5, #126	; 0x7e
  40ac38:	e777      	b.n	40ab2a <_free_r+0xa2>
  40ac3a:	f043 0101 	orr.w	r1, r3, #1
  40ac3e:	6061      	str	r1, [r4, #4]
  40ac40:	6013      	str	r3, [r2, #0]
  40ac42:	e763      	b.n	40ab0c <_free_r+0x84>
  40ac44:	204005c0 	.word	0x204005c0
  40ac48:	204005c8 	.word	0x204005c8
  40ac4c:	204009cc 	.word	0x204009cc
  40ac50:	2040c998 	.word	0x2040c998

0040ac54 <__sfvwrite_r>:
  40ac54:	6893      	ldr	r3, [r2, #8]
  40ac56:	2b00      	cmp	r3, #0
  40ac58:	d073      	beq.n	40ad42 <__sfvwrite_r+0xee>
  40ac5a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ac5e:	898b      	ldrh	r3, [r1, #12]
  40ac60:	b083      	sub	sp, #12
  40ac62:	460c      	mov	r4, r1
  40ac64:	0719      	lsls	r1, r3, #28
  40ac66:	9000      	str	r0, [sp, #0]
  40ac68:	4616      	mov	r6, r2
  40ac6a:	d526      	bpl.n	40acba <__sfvwrite_r+0x66>
  40ac6c:	6922      	ldr	r2, [r4, #16]
  40ac6e:	b322      	cbz	r2, 40acba <__sfvwrite_r+0x66>
  40ac70:	f013 0002 	ands.w	r0, r3, #2
  40ac74:	6835      	ldr	r5, [r6, #0]
  40ac76:	d02c      	beq.n	40acd2 <__sfvwrite_r+0x7e>
  40ac78:	f04f 0900 	mov.w	r9, #0
  40ac7c:	4fb0      	ldr	r7, [pc, #704]	; (40af40 <__sfvwrite_r+0x2ec>)
  40ac7e:	46c8      	mov	r8, r9
  40ac80:	46b2      	mov	sl, r6
  40ac82:	45b8      	cmp	r8, r7
  40ac84:	4643      	mov	r3, r8
  40ac86:	464a      	mov	r2, r9
  40ac88:	bf28      	it	cs
  40ac8a:	463b      	movcs	r3, r7
  40ac8c:	9800      	ldr	r0, [sp, #0]
  40ac8e:	f1b8 0f00 	cmp.w	r8, #0
  40ac92:	d050      	beq.n	40ad36 <__sfvwrite_r+0xe2>
  40ac94:	69e1      	ldr	r1, [r4, #28]
  40ac96:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40ac98:	47b0      	blx	r6
  40ac9a:	2800      	cmp	r0, #0
  40ac9c:	dd58      	ble.n	40ad50 <__sfvwrite_r+0xfc>
  40ac9e:	f8da 3008 	ldr.w	r3, [sl, #8]
  40aca2:	1a1b      	subs	r3, r3, r0
  40aca4:	4481      	add	r9, r0
  40aca6:	eba8 0800 	sub.w	r8, r8, r0
  40acaa:	f8ca 3008 	str.w	r3, [sl, #8]
  40acae:	2b00      	cmp	r3, #0
  40acb0:	d1e7      	bne.n	40ac82 <__sfvwrite_r+0x2e>
  40acb2:	2000      	movs	r0, #0
  40acb4:	b003      	add	sp, #12
  40acb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40acba:	4621      	mov	r1, r4
  40acbc:	9800      	ldr	r0, [sp, #0]
  40acbe:	f7fe fd17 	bl	4096f0 <__swsetup_r>
  40acc2:	2800      	cmp	r0, #0
  40acc4:	f040 8133 	bne.w	40af2e <__sfvwrite_r+0x2da>
  40acc8:	89a3      	ldrh	r3, [r4, #12]
  40acca:	6835      	ldr	r5, [r6, #0]
  40accc:	f013 0002 	ands.w	r0, r3, #2
  40acd0:	d1d2      	bne.n	40ac78 <__sfvwrite_r+0x24>
  40acd2:	f013 0901 	ands.w	r9, r3, #1
  40acd6:	d145      	bne.n	40ad64 <__sfvwrite_r+0x110>
  40acd8:	464f      	mov	r7, r9
  40acda:	9601      	str	r6, [sp, #4]
  40acdc:	b337      	cbz	r7, 40ad2c <__sfvwrite_r+0xd8>
  40acde:	059a      	lsls	r2, r3, #22
  40ace0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40ace4:	f140 8083 	bpl.w	40adee <__sfvwrite_r+0x19a>
  40ace8:	4547      	cmp	r7, r8
  40acea:	46c3      	mov	fp, r8
  40acec:	f0c0 80ab 	bcc.w	40ae46 <__sfvwrite_r+0x1f2>
  40acf0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40acf4:	f040 80ac 	bne.w	40ae50 <__sfvwrite_r+0x1fc>
  40acf8:	6820      	ldr	r0, [r4, #0]
  40acfa:	46ba      	mov	sl, r7
  40acfc:	465a      	mov	r2, fp
  40acfe:	4649      	mov	r1, r9
  40ad00:	f000 fd0e 	bl	40b720 <memmove>
  40ad04:	68a2      	ldr	r2, [r4, #8]
  40ad06:	6823      	ldr	r3, [r4, #0]
  40ad08:	eba2 0208 	sub.w	r2, r2, r8
  40ad0c:	445b      	add	r3, fp
  40ad0e:	60a2      	str	r2, [r4, #8]
  40ad10:	6023      	str	r3, [r4, #0]
  40ad12:	9a01      	ldr	r2, [sp, #4]
  40ad14:	6893      	ldr	r3, [r2, #8]
  40ad16:	eba3 030a 	sub.w	r3, r3, sl
  40ad1a:	44d1      	add	r9, sl
  40ad1c:	eba7 070a 	sub.w	r7, r7, sl
  40ad20:	6093      	str	r3, [r2, #8]
  40ad22:	2b00      	cmp	r3, #0
  40ad24:	d0c5      	beq.n	40acb2 <__sfvwrite_r+0x5e>
  40ad26:	89a3      	ldrh	r3, [r4, #12]
  40ad28:	2f00      	cmp	r7, #0
  40ad2a:	d1d8      	bne.n	40acde <__sfvwrite_r+0x8a>
  40ad2c:	f8d5 9000 	ldr.w	r9, [r5]
  40ad30:	686f      	ldr	r7, [r5, #4]
  40ad32:	3508      	adds	r5, #8
  40ad34:	e7d2      	b.n	40acdc <__sfvwrite_r+0x88>
  40ad36:	f8d5 9000 	ldr.w	r9, [r5]
  40ad3a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40ad3e:	3508      	adds	r5, #8
  40ad40:	e79f      	b.n	40ac82 <__sfvwrite_r+0x2e>
  40ad42:	2000      	movs	r0, #0
  40ad44:	4770      	bx	lr
  40ad46:	4621      	mov	r1, r4
  40ad48:	9800      	ldr	r0, [sp, #0]
  40ad4a:	f7ff fda3 	bl	40a894 <_fflush_r>
  40ad4e:	b370      	cbz	r0, 40adae <__sfvwrite_r+0x15a>
  40ad50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ad54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ad58:	f04f 30ff 	mov.w	r0, #4294967295
  40ad5c:	81a3      	strh	r3, [r4, #12]
  40ad5e:	b003      	add	sp, #12
  40ad60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ad64:	4681      	mov	r9, r0
  40ad66:	4633      	mov	r3, r6
  40ad68:	464e      	mov	r6, r9
  40ad6a:	46a8      	mov	r8, r5
  40ad6c:	469a      	mov	sl, r3
  40ad6e:	464d      	mov	r5, r9
  40ad70:	b34e      	cbz	r6, 40adc6 <__sfvwrite_r+0x172>
  40ad72:	b380      	cbz	r0, 40add6 <__sfvwrite_r+0x182>
  40ad74:	6820      	ldr	r0, [r4, #0]
  40ad76:	6923      	ldr	r3, [r4, #16]
  40ad78:	6962      	ldr	r2, [r4, #20]
  40ad7a:	45b1      	cmp	r9, r6
  40ad7c:	46cb      	mov	fp, r9
  40ad7e:	bf28      	it	cs
  40ad80:	46b3      	movcs	fp, r6
  40ad82:	4298      	cmp	r0, r3
  40ad84:	465f      	mov	r7, fp
  40ad86:	d904      	bls.n	40ad92 <__sfvwrite_r+0x13e>
  40ad88:	68a3      	ldr	r3, [r4, #8]
  40ad8a:	4413      	add	r3, r2
  40ad8c:	459b      	cmp	fp, r3
  40ad8e:	f300 80a6 	bgt.w	40aede <__sfvwrite_r+0x28a>
  40ad92:	4593      	cmp	fp, r2
  40ad94:	db4b      	blt.n	40ae2e <__sfvwrite_r+0x1da>
  40ad96:	4613      	mov	r3, r2
  40ad98:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40ad9a:	69e1      	ldr	r1, [r4, #28]
  40ad9c:	9800      	ldr	r0, [sp, #0]
  40ad9e:	462a      	mov	r2, r5
  40ada0:	47b8      	blx	r7
  40ada2:	1e07      	subs	r7, r0, #0
  40ada4:	ddd4      	ble.n	40ad50 <__sfvwrite_r+0xfc>
  40ada6:	ebb9 0907 	subs.w	r9, r9, r7
  40adaa:	d0cc      	beq.n	40ad46 <__sfvwrite_r+0xf2>
  40adac:	2001      	movs	r0, #1
  40adae:	f8da 3008 	ldr.w	r3, [sl, #8]
  40adb2:	1bdb      	subs	r3, r3, r7
  40adb4:	443d      	add	r5, r7
  40adb6:	1bf6      	subs	r6, r6, r7
  40adb8:	f8ca 3008 	str.w	r3, [sl, #8]
  40adbc:	2b00      	cmp	r3, #0
  40adbe:	f43f af78 	beq.w	40acb2 <__sfvwrite_r+0x5e>
  40adc2:	2e00      	cmp	r6, #0
  40adc4:	d1d5      	bne.n	40ad72 <__sfvwrite_r+0x11e>
  40adc6:	f108 0308 	add.w	r3, r8, #8
  40adca:	e913 0060 	ldmdb	r3, {r5, r6}
  40adce:	4698      	mov	r8, r3
  40add0:	3308      	adds	r3, #8
  40add2:	2e00      	cmp	r6, #0
  40add4:	d0f9      	beq.n	40adca <__sfvwrite_r+0x176>
  40add6:	4632      	mov	r2, r6
  40add8:	210a      	movs	r1, #10
  40adda:	4628      	mov	r0, r5
  40addc:	f000 fc50 	bl	40b680 <memchr>
  40ade0:	2800      	cmp	r0, #0
  40ade2:	f000 80a1 	beq.w	40af28 <__sfvwrite_r+0x2d4>
  40ade6:	3001      	adds	r0, #1
  40ade8:	eba0 0905 	sub.w	r9, r0, r5
  40adec:	e7c2      	b.n	40ad74 <__sfvwrite_r+0x120>
  40adee:	6820      	ldr	r0, [r4, #0]
  40adf0:	6923      	ldr	r3, [r4, #16]
  40adf2:	4298      	cmp	r0, r3
  40adf4:	d802      	bhi.n	40adfc <__sfvwrite_r+0x1a8>
  40adf6:	6963      	ldr	r3, [r4, #20]
  40adf8:	429f      	cmp	r7, r3
  40adfa:	d25d      	bcs.n	40aeb8 <__sfvwrite_r+0x264>
  40adfc:	45b8      	cmp	r8, r7
  40adfe:	bf28      	it	cs
  40ae00:	46b8      	movcs	r8, r7
  40ae02:	4642      	mov	r2, r8
  40ae04:	4649      	mov	r1, r9
  40ae06:	f000 fc8b 	bl	40b720 <memmove>
  40ae0a:	68a3      	ldr	r3, [r4, #8]
  40ae0c:	6822      	ldr	r2, [r4, #0]
  40ae0e:	eba3 0308 	sub.w	r3, r3, r8
  40ae12:	4442      	add	r2, r8
  40ae14:	60a3      	str	r3, [r4, #8]
  40ae16:	6022      	str	r2, [r4, #0]
  40ae18:	b10b      	cbz	r3, 40ae1e <__sfvwrite_r+0x1ca>
  40ae1a:	46c2      	mov	sl, r8
  40ae1c:	e779      	b.n	40ad12 <__sfvwrite_r+0xbe>
  40ae1e:	4621      	mov	r1, r4
  40ae20:	9800      	ldr	r0, [sp, #0]
  40ae22:	f7ff fd37 	bl	40a894 <_fflush_r>
  40ae26:	2800      	cmp	r0, #0
  40ae28:	d192      	bne.n	40ad50 <__sfvwrite_r+0xfc>
  40ae2a:	46c2      	mov	sl, r8
  40ae2c:	e771      	b.n	40ad12 <__sfvwrite_r+0xbe>
  40ae2e:	465a      	mov	r2, fp
  40ae30:	4629      	mov	r1, r5
  40ae32:	f000 fc75 	bl	40b720 <memmove>
  40ae36:	68a2      	ldr	r2, [r4, #8]
  40ae38:	6823      	ldr	r3, [r4, #0]
  40ae3a:	eba2 020b 	sub.w	r2, r2, fp
  40ae3e:	445b      	add	r3, fp
  40ae40:	60a2      	str	r2, [r4, #8]
  40ae42:	6023      	str	r3, [r4, #0]
  40ae44:	e7af      	b.n	40ada6 <__sfvwrite_r+0x152>
  40ae46:	6820      	ldr	r0, [r4, #0]
  40ae48:	46b8      	mov	r8, r7
  40ae4a:	46ba      	mov	sl, r7
  40ae4c:	46bb      	mov	fp, r7
  40ae4e:	e755      	b.n	40acfc <__sfvwrite_r+0xa8>
  40ae50:	6962      	ldr	r2, [r4, #20]
  40ae52:	6820      	ldr	r0, [r4, #0]
  40ae54:	6921      	ldr	r1, [r4, #16]
  40ae56:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40ae5a:	eba0 0a01 	sub.w	sl, r0, r1
  40ae5e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40ae62:	f10a 0001 	add.w	r0, sl, #1
  40ae66:	ea4f 0868 	mov.w	r8, r8, asr #1
  40ae6a:	4438      	add	r0, r7
  40ae6c:	4540      	cmp	r0, r8
  40ae6e:	4642      	mov	r2, r8
  40ae70:	bf84      	itt	hi
  40ae72:	4680      	movhi	r8, r0
  40ae74:	4642      	movhi	r2, r8
  40ae76:	055b      	lsls	r3, r3, #21
  40ae78:	d544      	bpl.n	40af04 <__sfvwrite_r+0x2b0>
  40ae7a:	4611      	mov	r1, r2
  40ae7c:	9800      	ldr	r0, [sp, #0]
  40ae7e:	f000 f933 	bl	40b0e8 <_malloc_r>
  40ae82:	4683      	mov	fp, r0
  40ae84:	2800      	cmp	r0, #0
  40ae86:	d055      	beq.n	40af34 <__sfvwrite_r+0x2e0>
  40ae88:	4652      	mov	r2, sl
  40ae8a:	6921      	ldr	r1, [r4, #16]
  40ae8c:	f7fc fb5c 	bl	407548 <memcpy>
  40ae90:	89a3      	ldrh	r3, [r4, #12]
  40ae92:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40ae96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40ae9a:	81a3      	strh	r3, [r4, #12]
  40ae9c:	eb0b 000a 	add.w	r0, fp, sl
  40aea0:	eba8 030a 	sub.w	r3, r8, sl
  40aea4:	f8c4 b010 	str.w	fp, [r4, #16]
  40aea8:	f8c4 8014 	str.w	r8, [r4, #20]
  40aeac:	6020      	str	r0, [r4, #0]
  40aeae:	60a3      	str	r3, [r4, #8]
  40aeb0:	46b8      	mov	r8, r7
  40aeb2:	46ba      	mov	sl, r7
  40aeb4:	46bb      	mov	fp, r7
  40aeb6:	e721      	b.n	40acfc <__sfvwrite_r+0xa8>
  40aeb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40aebc:	42b9      	cmp	r1, r7
  40aebe:	bf28      	it	cs
  40aec0:	4639      	movcs	r1, r7
  40aec2:	464a      	mov	r2, r9
  40aec4:	fb91 f1f3 	sdiv	r1, r1, r3
  40aec8:	9800      	ldr	r0, [sp, #0]
  40aeca:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40aecc:	fb03 f301 	mul.w	r3, r3, r1
  40aed0:	69e1      	ldr	r1, [r4, #28]
  40aed2:	47b0      	blx	r6
  40aed4:	f1b0 0a00 	subs.w	sl, r0, #0
  40aed8:	f73f af1b 	bgt.w	40ad12 <__sfvwrite_r+0xbe>
  40aedc:	e738      	b.n	40ad50 <__sfvwrite_r+0xfc>
  40aede:	461a      	mov	r2, r3
  40aee0:	4629      	mov	r1, r5
  40aee2:	9301      	str	r3, [sp, #4]
  40aee4:	f000 fc1c 	bl	40b720 <memmove>
  40aee8:	6822      	ldr	r2, [r4, #0]
  40aeea:	9b01      	ldr	r3, [sp, #4]
  40aeec:	9800      	ldr	r0, [sp, #0]
  40aeee:	441a      	add	r2, r3
  40aef0:	6022      	str	r2, [r4, #0]
  40aef2:	4621      	mov	r1, r4
  40aef4:	f7ff fcce 	bl	40a894 <_fflush_r>
  40aef8:	9b01      	ldr	r3, [sp, #4]
  40aefa:	2800      	cmp	r0, #0
  40aefc:	f47f af28 	bne.w	40ad50 <__sfvwrite_r+0xfc>
  40af00:	461f      	mov	r7, r3
  40af02:	e750      	b.n	40ada6 <__sfvwrite_r+0x152>
  40af04:	9800      	ldr	r0, [sp, #0]
  40af06:	f000 ffad 	bl	40be64 <_realloc_r>
  40af0a:	4683      	mov	fp, r0
  40af0c:	2800      	cmp	r0, #0
  40af0e:	d1c5      	bne.n	40ae9c <__sfvwrite_r+0x248>
  40af10:	9d00      	ldr	r5, [sp, #0]
  40af12:	6921      	ldr	r1, [r4, #16]
  40af14:	4628      	mov	r0, r5
  40af16:	f7ff fdb7 	bl	40aa88 <_free_r>
  40af1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40af1e:	220c      	movs	r2, #12
  40af20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40af24:	602a      	str	r2, [r5, #0]
  40af26:	e715      	b.n	40ad54 <__sfvwrite_r+0x100>
  40af28:	f106 0901 	add.w	r9, r6, #1
  40af2c:	e722      	b.n	40ad74 <__sfvwrite_r+0x120>
  40af2e:	f04f 30ff 	mov.w	r0, #4294967295
  40af32:	e6bf      	b.n	40acb4 <__sfvwrite_r+0x60>
  40af34:	9a00      	ldr	r2, [sp, #0]
  40af36:	230c      	movs	r3, #12
  40af38:	6013      	str	r3, [r2, #0]
  40af3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40af3e:	e709      	b.n	40ad54 <__sfvwrite_r+0x100>
  40af40:	7ffffc00 	.word	0x7ffffc00

0040af44 <_fwalk_reent>:
  40af44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40af48:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40af4c:	d01f      	beq.n	40af8e <_fwalk_reent+0x4a>
  40af4e:	4688      	mov	r8, r1
  40af50:	4606      	mov	r6, r0
  40af52:	f04f 0900 	mov.w	r9, #0
  40af56:	687d      	ldr	r5, [r7, #4]
  40af58:	68bc      	ldr	r4, [r7, #8]
  40af5a:	3d01      	subs	r5, #1
  40af5c:	d411      	bmi.n	40af82 <_fwalk_reent+0x3e>
  40af5e:	89a3      	ldrh	r3, [r4, #12]
  40af60:	2b01      	cmp	r3, #1
  40af62:	f105 35ff 	add.w	r5, r5, #4294967295
  40af66:	d908      	bls.n	40af7a <_fwalk_reent+0x36>
  40af68:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40af6c:	3301      	adds	r3, #1
  40af6e:	4621      	mov	r1, r4
  40af70:	4630      	mov	r0, r6
  40af72:	d002      	beq.n	40af7a <_fwalk_reent+0x36>
  40af74:	47c0      	blx	r8
  40af76:	ea49 0900 	orr.w	r9, r9, r0
  40af7a:	1c6b      	adds	r3, r5, #1
  40af7c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40af80:	d1ed      	bne.n	40af5e <_fwalk_reent+0x1a>
  40af82:	683f      	ldr	r7, [r7, #0]
  40af84:	2f00      	cmp	r7, #0
  40af86:	d1e6      	bne.n	40af56 <_fwalk_reent+0x12>
  40af88:	4648      	mov	r0, r9
  40af8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40af8e:	46b9      	mov	r9, r7
  40af90:	4648      	mov	r0, r9
  40af92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40af96:	bf00      	nop

0040af98 <__locale_mb_cur_max>:
  40af98:	4b04      	ldr	r3, [pc, #16]	; (40afac <__locale_mb_cur_max+0x14>)
  40af9a:	4a05      	ldr	r2, [pc, #20]	; (40afb0 <__locale_mb_cur_max+0x18>)
  40af9c:	681b      	ldr	r3, [r3, #0]
  40af9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40afa0:	2b00      	cmp	r3, #0
  40afa2:	bf08      	it	eq
  40afa4:	4613      	moveq	r3, r2
  40afa6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40afaa:	4770      	bx	lr
  40afac:	20400024 	.word	0x20400024
  40afb0:	20400454 	.word	0x20400454

0040afb4 <__locale_ctype_ptr_l>:
  40afb4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  40afb8:	4770      	bx	lr
  40afba:	bf00      	nop

0040afbc <_localeconv_r>:
  40afbc:	4a04      	ldr	r2, [pc, #16]	; (40afd0 <_localeconv_r+0x14>)
  40afbe:	4b05      	ldr	r3, [pc, #20]	; (40afd4 <_localeconv_r+0x18>)
  40afc0:	6812      	ldr	r2, [r2, #0]
  40afc2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40afc4:	2800      	cmp	r0, #0
  40afc6:	bf08      	it	eq
  40afc8:	4618      	moveq	r0, r3
  40afca:	30f0      	adds	r0, #240	; 0xf0
  40afcc:	4770      	bx	lr
  40afce:	bf00      	nop
  40afd0:	20400024 	.word	0x20400024
  40afd4:	20400454 	.word	0x20400454

0040afd8 <__retarget_lock_init_recursive>:
  40afd8:	4770      	bx	lr
  40afda:	bf00      	nop

0040afdc <__retarget_lock_close_recursive>:
  40afdc:	4770      	bx	lr
  40afde:	bf00      	nop

0040afe0 <__retarget_lock_acquire_recursive>:
  40afe0:	4770      	bx	lr
  40afe2:	bf00      	nop

0040afe4 <__retarget_lock_release_recursive>:
  40afe4:	4770      	bx	lr
  40afe6:	bf00      	nop

0040afe8 <__swhatbuf_r>:
  40afe8:	b570      	push	{r4, r5, r6, lr}
  40afea:	460c      	mov	r4, r1
  40afec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40aff0:	2900      	cmp	r1, #0
  40aff2:	b090      	sub	sp, #64	; 0x40
  40aff4:	4615      	mov	r5, r2
  40aff6:	461e      	mov	r6, r3
  40aff8:	db14      	blt.n	40b024 <__swhatbuf_r+0x3c>
  40affa:	aa01      	add	r2, sp, #4
  40affc:	f001 fb7e 	bl	40c6fc <_fstat_r>
  40b000:	2800      	cmp	r0, #0
  40b002:	db0f      	blt.n	40b024 <__swhatbuf_r+0x3c>
  40b004:	9a02      	ldr	r2, [sp, #8]
  40b006:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40b00a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40b00e:	fab2 f282 	clz	r2, r2
  40b012:	0952      	lsrs	r2, r2, #5
  40b014:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40b018:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40b01c:	6032      	str	r2, [r6, #0]
  40b01e:	602b      	str	r3, [r5, #0]
  40b020:	b010      	add	sp, #64	; 0x40
  40b022:	bd70      	pop	{r4, r5, r6, pc}
  40b024:	89a2      	ldrh	r2, [r4, #12]
  40b026:	2300      	movs	r3, #0
  40b028:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40b02c:	6033      	str	r3, [r6, #0]
  40b02e:	d004      	beq.n	40b03a <__swhatbuf_r+0x52>
  40b030:	2240      	movs	r2, #64	; 0x40
  40b032:	4618      	mov	r0, r3
  40b034:	602a      	str	r2, [r5, #0]
  40b036:	b010      	add	sp, #64	; 0x40
  40b038:	bd70      	pop	{r4, r5, r6, pc}
  40b03a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40b03e:	602b      	str	r3, [r5, #0]
  40b040:	b010      	add	sp, #64	; 0x40
  40b042:	bd70      	pop	{r4, r5, r6, pc}

0040b044 <__smakebuf_r>:
  40b044:	898a      	ldrh	r2, [r1, #12]
  40b046:	0792      	lsls	r2, r2, #30
  40b048:	460b      	mov	r3, r1
  40b04a:	d506      	bpl.n	40b05a <__smakebuf_r+0x16>
  40b04c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40b050:	2101      	movs	r1, #1
  40b052:	601a      	str	r2, [r3, #0]
  40b054:	611a      	str	r2, [r3, #16]
  40b056:	6159      	str	r1, [r3, #20]
  40b058:	4770      	bx	lr
  40b05a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b05c:	b083      	sub	sp, #12
  40b05e:	ab01      	add	r3, sp, #4
  40b060:	466a      	mov	r2, sp
  40b062:	460c      	mov	r4, r1
  40b064:	4606      	mov	r6, r0
  40b066:	f7ff ffbf 	bl	40afe8 <__swhatbuf_r>
  40b06a:	9900      	ldr	r1, [sp, #0]
  40b06c:	4605      	mov	r5, r0
  40b06e:	4630      	mov	r0, r6
  40b070:	f000 f83a 	bl	40b0e8 <_malloc_r>
  40b074:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b078:	b1d8      	cbz	r0, 40b0b2 <__smakebuf_r+0x6e>
  40b07a:	9a01      	ldr	r2, [sp, #4]
  40b07c:	4f15      	ldr	r7, [pc, #84]	; (40b0d4 <__smakebuf_r+0x90>)
  40b07e:	9900      	ldr	r1, [sp, #0]
  40b080:	63f7      	str	r7, [r6, #60]	; 0x3c
  40b082:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40b086:	81a3      	strh	r3, [r4, #12]
  40b088:	6020      	str	r0, [r4, #0]
  40b08a:	6120      	str	r0, [r4, #16]
  40b08c:	6161      	str	r1, [r4, #20]
  40b08e:	b91a      	cbnz	r2, 40b098 <__smakebuf_r+0x54>
  40b090:	432b      	orrs	r3, r5
  40b092:	81a3      	strh	r3, [r4, #12]
  40b094:	b003      	add	sp, #12
  40b096:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b098:	4630      	mov	r0, r6
  40b09a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40b09e:	f001 fb41 	bl	40c724 <_isatty_r>
  40b0a2:	b1a0      	cbz	r0, 40b0ce <__smakebuf_r+0x8a>
  40b0a4:	89a3      	ldrh	r3, [r4, #12]
  40b0a6:	f023 0303 	bic.w	r3, r3, #3
  40b0aa:	f043 0301 	orr.w	r3, r3, #1
  40b0ae:	b21b      	sxth	r3, r3
  40b0b0:	e7ee      	b.n	40b090 <__smakebuf_r+0x4c>
  40b0b2:	059a      	lsls	r2, r3, #22
  40b0b4:	d4ee      	bmi.n	40b094 <__smakebuf_r+0x50>
  40b0b6:	f023 0303 	bic.w	r3, r3, #3
  40b0ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40b0be:	f043 0302 	orr.w	r3, r3, #2
  40b0c2:	2101      	movs	r1, #1
  40b0c4:	81a3      	strh	r3, [r4, #12]
  40b0c6:	6022      	str	r2, [r4, #0]
  40b0c8:	6122      	str	r2, [r4, #16]
  40b0ca:	6161      	str	r1, [r4, #20]
  40b0cc:	e7e2      	b.n	40b094 <__smakebuf_r+0x50>
  40b0ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b0d2:	e7dd      	b.n	40b090 <__smakebuf_r+0x4c>
  40b0d4:	0040a8e9 	.word	0x0040a8e9

0040b0d8 <malloc>:
  40b0d8:	4b02      	ldr	r3, [pc, #8]	; (40b0e4 <malloc+0xc>)
  40b0da:	4601      	mov	r1, r0
  40b0dc:	6818      	ldr	r0, [r3, #0]
  40b0de:	f000 b803 	b.w	40b0e8 <_malloc_r>
  40b0e2:	bf00      	nop
  40b0e4:	20400024 	.word	0x20400024

0040b0e8 <_malloc_r>:
  40b0e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b0ec:	f101 060b 	add.w	r6, r1, #11
  40b0f0:	2e16      	cmp	r6, #22
  40b0f2:	b083      	sub	sp, #12
  40b0f4:	4605      	mov	r5, r0
  40b0f6:	f240 809e 	bls.w	40b236 <_malloc_r+0x14e>
  40b0fa:	f036 0607 	bics.w	r6, r6, #7
  40b0fe:	f100 80bd 	bmi.w	40b27c <_malloc_r+0x194>
  40b102:	42b1      	cmp	r1, r6
  40b104:	f200 80ba 	bhi.w	40b27c <_malloc_r+0x194>
  40b108:	f000 fb6e 	bl	40b7e8 <__malloc_lock>
  40b10c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40b110:	f0c0 8293 	bcc.w	40b63a <_malloc_r+0x552>
  40b114:	0a73      	lsrs	r3, r6, #9
  40b116:	f000 80b8 	beq.w	40b28a <_malloc_r+0x1a2>
  40b11a:	2b04      	cmp	r3, #4
  40b11c:	f200 8179 	bhi.w	40b412 <_malloc_r+0x32a>
  40b120:	09b3      	lsrs	r3, r6, #6
  40b122:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40b126:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40b12a:	00c3      	lsls	r3, r0, #3
  40b12c:	4fbf      	ldr	r7, [pc, #764]	; (40b42c <_malloc_r+0x344>)
  40b12e:	443b      	add	r3, r7
  40b130:	f1a3 0108 	sub.w	r1, r3, #8
  40b134:	685c      	ldr	r4, [r3, #4]
  40b136:	42a1      	cmp	r1, r4
  40b138:	d106      	bne.n	40b148 <_malloc_r+0x60>
  40b13a:	e00c      	b.n	40b156 <_malloc_r+0x6e>
  40b13c:	2a00      	cmp	r2, #0
  40b13e:	f280 80aa 	bge.w	40b296 <_malloc_r+0x1ae>
  40b142:	68e4      	ldr	r4, [r4, #12]
  40b144:	42a1      	cmp	r1, r4
  40b146:	d006      	beq.n	40b156 <_malloc_r+0x6e>
  40b148:	6863      	ldr	r3, [r4, #4]
  40b14a:	f023 0303 	bic.w	r3, r3, #3
  40b14e:	1b9a      	subs	r2, r3, r6
  40b150:	2a0f      	cmp	r2, #15
  40b152:	ddf3      	ble.n	40b13c <_malloc_r+0x54>
  40b154:	4670      	mov	r0, lr
  40b156:	693c      	ldr	r4, [r7, #16]
  40b158:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40b440 <_malloc_r+0x358>
  40b15c:	4574      	cmp	r4, lr
  40b15e:	f000 81ab 	beq.w	40b4b8 <_malloc_r+0x3d0>
  40b162:	6863      	ldr	r3, [r4, #4]
  40b164:	f023 0303 	bic.w	r3, r3, #3
  40b168:	1b9a      	subs	r2, r3, r6
  40b16a:	2a0f      	cmp	r2, #15
  40b16c:	f300 8190 	bgt.w	40b490 <_malloc_r+0x3a8>
  40b170:	2a00      	cmp	r2, #0
  40b172:	f8c7 e014 	str.w	lr, [r7, #20]
  40b176:	f8c7 e010 	str.w	lr, [r7, #16]
  40b17a:	f280 809d 	bge.w	40b2b8 <_malloc_r+0x1d0>
  40b17e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40b182:	f080 8161 	bcs.w	40b448 <_malloc_r+0x360>
  40b186:	08db      	lsrs	r3, r3, #3
  40b188:	f103 0c01 	add.w	ip, r3, #1
  40b18c:	1099      	asrs	r1, r3, #2
  40b18e:	687a      	ldr	r2, [r7, #4]
  40b190:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40b194:	f8c4 8008 	str.w	r8, [r4, #8]
  40b198:	2301      	movs	r3, #1
  40b19a:	408b      	lsls	r3, r1
  40b19c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40b1a0:	4313      	orrs	r3, r2
  40b1a2:	3908      	subs	r1, #8
  40b1a4:	60e1      	str	r1, [r4, #12]
  40b1a6:	607b      	str	r3, [r7, #4]
  40b1a8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40b1ac:	f8c8 400c 	str.w	r4, [r8, #12]
  40b1b0:	1082      	asrs	r2, r0, #2
  40b1b2:	2401      	movs	r4, #1
  40b1b4:	4094      	lsls	r4, r2
  40b1b6:	429c      	cmp	r4, r3
  40b1b8:	f200 808b 	bhi.w	40b2d2 <_malloc_r+0x1ea>
  40b1bc:	421c      	tst	r4, r3
  40b1be:	d106      	bne.n	40b1ce <_malloc_r+0xe6>
  40b1c0:	f020 0003 	bic.w	r0, r0, #3
  40b1c4:	0064      	lsls	r4, r4, #1
  40b1c6:	421c      	tst	r4, r3
  40b1c8:	f100 0004 	add.w	r0, r0, #4
  40b1cc:	d0fa      	beq.n	40b1c4 <_malloc_r+0xdc>
  40b1ce:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40b1d2:	46cc      	mov	ip, r9
  40b1d4:	4680      	mov	r8, r0
  40b1d6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40b1da:	459c      	cmp	ip, r3
  40b1dc:	d107      	bne.n	40b1ee <_malloc_r+0x106>
  40b1de:	e16d      	b.n	40b4bc <_malloc_r+0x3d4>
  40b1e0:	2a00      	cmp	r2, #0
  40b1e2:	f280 817b 	bge.w	40b4dc <_malloc_r+0x3f4>
  40b1e6:	68db      	ldr	r3, [r3, #12]
  40b1e8:	459c      	cmp	ip, r3
  40b1ea:	f000 8167 	beq.w	40b4bc <_malloc_r+0x3d4>
  40b1ee:	6859      	ldr	r1, [r3, #4]
  40b1f0:	f021 0103 	bic.w	r1, r1, #3
  40b1f4:	1b8a      	subs	r2, r1, r6
  40b1f6:	2a0f      	cmp	r2, #15
  40b1f8:	ddf2      	ble.n	40b1e0 <_malloc_r+0xf8>
  40b1fa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40b1fe:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40b202:	9300      	str	r3, [sp, #0]
  40b204:	199c      	adds	r4, r3, r6
  40b206:	4628      	mov	r0, r5
  40b208:	f046 0601 	orr.w	r6, r6, #1
  40b20c:	f042 0501 	orr.w	r5, r2, #1
  40b210:	605e      	str	r6, [r3, #4]
  40b212:	f8c8 c00c 	str.w	ip, [r8, #12]
  40b216:	f8cc 8008 	str.w	r8, [ip, #8]
  40b21a:	617c      	str	r4, [r7, #20]
  40b21c:	613c      	str	r4, [r7, #16]
  40b21e:	f8c4 e00c 	str.w	lr, [r4, #12]
  40b222:	f8c4 e008 	str.w	lr, [r4, #8]
  40b226:	6065      	str	r5, [r4, #4]
  40b228:	505a      	str	r2, [r3, r1]
  40b22a:	f000 fae3 	bl	40b7f4 <__malloc_unlock>
  40b22e:	9b00      	ldr	r3, [sp, #0]
  40b230:	f103 0408 	add.w	r4, r3, #8
  40b234:	e01e      	b.n	40b274 <_malloc_r+0x18c>
  40b236:	2910      	cmp	r1, #16
  40b238:	d820      	bhi.n	40b27c <_malloc_r+0x194>
  40b23a:	f000 fad5 	bl	40b7e8 <__malloc_lock>
  40b23e:	2610      	movs	r6, #16
  40b240:	2318      	movs	r3, #24
  40b242:	2002      	movs	r0, #2
  40b244:	4f79      	ldr	r7, [pc, #484]	; (40b42c <_malloc_r+0x344>)
  40b246:	443b      	add	r3, r7
  40b248:	f1a3 0208 	sub.w	r2, r3, #8
  40b24c:	685c      	ldr	r4, [r3, #4]
  40b24e:	4294      	cmp	r4, r2
  40b250:	f000 813d 	beq.w	40b4ce <_malloc_r+0x3e6>
  40b254:	6863      	ldr	r3, [r4, #4]
  40b256:	68e1      	ldr	r1, [r4, #12]
  40b258:	68a6      	ldr	r6, [r4, #8]
  40b25a:	f023 0303 	bic.w	r3, r3, #3
  40b25e:	4423      	add	r3, r4
  40b260:	4628      	mov	r0, r5
  40b262:	685a      	ldr	r2, [r3, #4]
  40b264:	60f1      	str	r1, [r6, #12]
  40b266:	f042 0201 	orr.w	r2, r2, #1
  40b26a:	608e      	str	r6, [r1, #8]
  40b26c:	605a      	str	r2, [r3, #4]
  40b26e:	f000 fac1 	bl	40b7f4 <__malloc_unlock>
  40b272:	3408      	adds	r4, #8
  40b274:	4620      	mov	r0, r4
  40b276:	b003      	add	sp, #12
  40b278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b27c:	2400      	movs	r4, #0
  40b27e:	230c      	movs	r3, #12
  40b280:	4620      	mov	r0, r4
  40b282:	602b      	str	r3, [r5, #0]
  40b284:	b003      	add	sp, #12
  40b286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b28a:	2040      	movs	r0, #64	; 0x40
  40b28c:	f44f 7300 	mov.w	r3, #512	; 0x200
  40b290:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40b294:	e74a      	b.n	40b12c <_malloc_r+0x44>
  40b296:	4423      	add	r3, r4
  40b298:	68e1      	ldr	r1, [r4, #12]
  40b29a:	685a      	ldr	r2, [r3, #4]
  40b29c:	68a6      	ldr	r6, [r4, #8]
  40b29e:	f042 0201 	orr.w	r2, r2, #1
  40b2a2:	60f1      	str	r1, [r6, #12]
  40b2a4:	4628      	mov	r0, r5
  40b2a6:	608e      	str	r6, [r1, #8]
  40b2a8:	605a      	str	r2, [r3, #4]
  40b2aa:	f000 faa3 	bl	40b7f4 <__malloc_unlock>
  40b2ae:	3408      	adds	r4, #8
  40b2b0:	4620      	mov	r0, r4
  40b2b2:	b003      	add	sp, #12
  40b2b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b2b8:	4423      	add	r3, r4
  40b2ba:	4628      	mov	r0, r5
  40b2bc:	685a      	ldr	r2, [r3, #4]
  40b2be:	f042 0201 	orr.w	r2, r2, #1
  40b2c2:	605a      	str	r2, [r3, #4]
  40b2c4:	f000 fa96 	bl	40b7f4 <__malloc_unlock>
  40b2c8:	3408      	adds	r4, #8
  40b2ca:	4620      	mov	r0, r4
  40b2cc:	b003      	add	sp, #12
  40b2ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b2d2:	68bc      	ldr	r4, [r7, #8]
  40b2d4:	6863      	ldr	r3, [r4, #4]
  40b2d6:	f023 0803 	bic.w	r8, r3, #3
  40b2da:	45b0      	cmp	r8, r6
  40b2dc:	d304      	bcc.n	40b2e8 <_malloc_r+0x200>
  40b2de:	eba8 0306 	sub.w	r3, r8, r6
  40b2e2:	2b0f      	cmp	r3, #15
  40b2e4:	f300 8085 	bgt.w	40b3f2 <_malloc_r+0x30a>
  40b2e8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40b444 <_malloc_r+0x35c>
  40b2ec:	4b50      	ldr	r3, [pc, #320]	; (40b430 <_malloc_r+0x348>)
  40b2ee:	f8d9 2000 	ldr.w	r2, [r9]
  40b2f2:	681b      	ldr	r3, [r3, #0]
  40b2f4:	3201      	adds	r2, #1
  40b2f6:	4433      	add	r3, r6
  40b2f8:	eb04 0a08 	add.w	sl, r4, r8
  40b2fc:	f000 8155 	beq.w	40b5aa <_malloc_r+0x4c2>
  40b300:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40b304:	330f      	adds	r3, #15
  40b306:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40b30a:	f02b 0b0f 	bic.w	fp, fp, #15
  40b30e:	4659      	mov	r1, fp
  40b310:	4628      	mov	r0, r5
  40b312:	f000 ff4d 	bl	40c1b0 <_sbrk_r>
  40b316:	1c41      	adds	r1, r0, #1
  40b318:	4602      	mov	r2, r0
  40b31a:	f000 80fc 	beq.w	40b516 <_malloc_r+0x42e>
  40b31e:	4582      	cmp	sl, r0
  40b320:	f200 80f7 	bhi.w	40b512 <_malloc_r+0x42a>
  40b324:	4b43      	ldr	r3, [pc, #268]	; (40b434 <_malloc_r+0x34c>)
  40b326:	6819      	ldr	r1, [r3, #0]
  40b328:	4459      	add	r1, fp
  40b32a:	6019      	str	r1, [r3, #0]
  40b32c:	f000 814d 	beq.w	40b5ca <_malloc_r+0x4e2>
  40b330:	f8d9 0000 	ldr.w	r0, [r9]
  40b334:	3001      	adds	r0, #1
  40b336:	bf1b      	ittet	ne
  40b338:	eba2 0a0a 	subne.w	sl, r2, sl
  40b33c:	4451      	addne	r1, sl
  40b33e:	f8c9 2000 	streq.w	r2, [r9]
  40b342:	6019      	strne	r1, [r3, #0]
  40b344:	f012 0107 	ands.w	r1, r2, #7
  40b348:	f000 8115 	beq.w	40b576 <_malloc_r+0x48e>
  40b34c:	f1c1 0008 	rsb	r0, r1, #8
  40b350:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40b354:	4402      	add	r2, r0
  40b356:	3108      	adds	r1, #8
  40b358:	eb02 090b 	add.w	r9, r2, fp
  40b35c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40b360:	eba1 0909 	sub.w	r9, r1, r9
  40b364:	4649      	mov	r1, r9
  40b366:	4628      	mov	r0, r5
  40b368:	9301      	str	r3, [sp, #4]
  40b36a:	9200      	str	r2, [sp, #0]
  40b36c:	f000 ff20 	bl	40c1b0 <_sbrk_r>
  40b370:	1c43      	adds	r3, r0, #1
  40b372:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40b376:	f000 8143 	beq.w	40b600 <_malloc_r+0x518>
  40b37a:	1a80      	subs	r0, r0, r2
  40b37c:	4448      	add	r0, r9
  40b37e:	f040 0001 	orr.w	r0, r0, #1
  40b382:	6819      	ldr	r1, [r3, #0]
  40b384:	60ba      	str	r2, [r7, #8]
  40b386:	4449      	add	r1, r9
  40b388:	42bc      	cmp	r4, r7
  40b38a:	6050      	str	r0, [r2, #4]
  40b38c:	6019      	str	r1, [r3, #0]
  40b38e:	d017      	beq.n	40b3c0 <_malloc_r+0x2d8>
  40b390:	f1b8 0f0f 	cmp.w	r8, #15
  40b394:	f240 80fb 	bls.w	40b58e <_malloc_r+0x4a6>
  40b398:	6860      	ldr	r0, [r4, #4]
  40b39a:	f1a8 020c 	sub.w	r2, r8, #12
  40b39e:	f022 0207 	bic.w	r2, r2, #7
  40b3a2:	eb04 0e02 	add.w	lr, r4, r2
  40b3a6:	f000 0001 	and.w	r0, r0, #1
  40b3aa:	f04f 0c05 	mov.w	ip, #5
  40b3ae:	4310      	orrs	r0, r2
  40b3b0:	2a0f      	cmp	r2, #15
  40b3b2:	6060      	str	r0, [r4, #4]
  40b3b4:	f8ce c004 	str.w	ip, [lr, #4]
  40b3b8:	f8ce c008 	str.w	ip, [lr, #8]
  40b3bc:	f200 8117 	bhi.w	40b5ee <_malloc_r+0x506>
  40b3c0:	4b1d      	ldr	r3, [pc, #116]	; (40b438 <_malloc_r+0x350>)
  40b3c2:	68bc      	ldr	r4, [r7, #8]
  40b3c4:	681a      	ldr	r2, [r3, #0]
  40b3c6:	4291      	cmp	r1, r2
  40b3c8:	bf88      	it	hi
  40b3ca:	6019      	strhi	r1, [r3, #0]
  40b3cc:	4b1b      	ldr	r3, [pc, #108]	; (40b43c <_malloc_r+0x354>)
  40b3ce:	681a      	ldr	r2, [r3, #0]
  40b3d0:	4291      	cmp	r1, r2
  40b3d2:	6862      	ldr	r2, [r4, #4]
  40b3d4:	bf88      	it	hi
  40b3d6:	6019      	strhi	r1, [r3, #0]
  40b3d8:	f022 0203 	bic.w	r2, r2, #3
  40b3dc:	4296      	cmp	r6, r2
  40b3de:	eba2 0306 	sub.w	r3, r2, r6
  40b3e2:	d801      	bhi.n	40b3e8 <_malloc_r+0x300>
  40b3e4:	2b0f      	cmp	r3, #15
  40b3e6:	dc04      	bgt.n	40b3f2 <_malloc_r+0x30a>
  40b3e8:	4628      	mov	r0, r5
  40b3ea:	f000 fa03 	bl	40b7f4 <__malloc_unlock>
  40b3ee:	2400      	movs	r4, #0
  40b3f0:	e740      	b.n	40b274 <_malloc_r+0x18c>
  40b3f2:	19a2      	adds	r2, r4, r6
  40b3f4:	f043 0301 	orr.w	r3, r3, #1
  40b3f8:	f046 0601 	orr.w	r6, r6, #1
  40b3fc:	6066      	str	r6, [r4, #4]
  40b3fe:	4628      	mov	r0, r5
  40b400:	60ba      	str	r2, [r7, #8]
  40b402:	6053      	str	r3, [r2, #4]
  40b404:	f000 f9f6 	bl	40b7f4 <__malloc_unlock>
  40b408:	3408      	adds	r4, #8
  40b40a:	4620      	mov	r0, r4
  40b40c:	b003      	add	sp, #12
  40b40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b412:	2b14      	cmp	r3, #20
  40b414:	d971      	bls.n	40b4fa <_malloc_r+0x412>
  40b416:	2b54      	cmp	r3, #84	; 0x54
  40b418:	f200 80a3 	bhi.w	40b562 <_malloc_r+0x47a>
  40b41c:	0b33      	lsrs	r3, r6, #12
  40b41e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40b422:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40b426:	00c3      	lsls	r3, r0, #3
  40b428:	e680      	b.n	40b12c <_malloc_r+0x44>
  40b42a:	bf00      	nop
  40b42c:	204005c0 	.word	0x204005c0
  40b430:	2040c998 	.word	0x2040c998
  40b434:	2040c968 	.word	0x2040c968
  40b438:	2040c990 	.word	0x2040c990
  40b43c:	2040c994 	.word	0x2040c994
  40b440:	204005c8 	.word	0x204005c8
  40b444:	204009c8 	.word	0x204009c8
  40b448:	0a5a      	lsrs	r2, r3, #9
  40b44a:	2a04      	cmp	r2, #4
  40b44c:	d95b      	bls.n	40b506 <_malloc_r+0x41e>
  40b44e:	2a14      	cmp	r2, #20
  40b450:	f200 80ae 	bhi.w	40b5b0 <_malloc_r+0x4c8>
  40b454:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40b458:	00c9      	lsls	r1, r1, #3
  40b45a:	325b      	adds	r2, #91	; 0x5b
  40b45c:	eb07 0c01 	add.w	ip, r7, r1
  40b460:	5879      	ldr	r1, [r7, r1]
  40b462:	f1ac 0c08 	sub.w	ip, ip, #8
  40b466:	458c      	cmp	ip, r1
  40b468:	f000 8088 	beq.w	40b57c <_malloc_r+0x494>
  40b46c:	684a      	ldr	r2, [r1, #4]
  40b46e:	f022 0203 	bic.w	r2, r2, #3
  40b472:	4293      	cmp	r3, r2
  40b474:	d273      	bcs.n	40b55e <_malloc_r+0x476>
  40b476:	6889      	ldr	r1, [r1, #8]
  40b478:	458c      	cmp	ip, r1
  40b47a:	d1f7      	bne.n	40b46c <_malloc_r+0x384>
  40b47c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40b480:	687b      	ldr	r3, [r7, #4]
  40b482:	60e2      	str	r2, [r4, #12]
  40b484:	f8c4 c008 	str.w	ip, [r4, #8]
  40b488:	6094      	str	r4, [r2, #8]
  40b48a:	f8cc 400c 	str.w	r4, [ip, #12]
  40b48e:	e68f      	b.n	40b1b0 <_malloc_r+0xc8>
  40b490:	19a1      	adds	r1, r4, r6
  40b492:	f046 0c01 	orr.w	ip, r6, #1
  40b496:	f042 0601 	orr.w	r6, r2, #1
  40b49a:	f8c4 c004 	str.w	ip, [r4, #4]
  40b49e:	4628      	mov	r0, r5
  40b4a0:	6179      	str	r1, [r7, #20]
  40b4a2:	6139      	str	r1, [r7, #16]
  40b4a4:	f8c1 e00c 	str.w	lr, [r1, #12]
  40b4a8:	f8c1 e008 	str.w	lr, [r1, #8]
  40b4ac:	604e      	str	r6, [r1, #4]
  40b4ae:	50e2      	str	r2, [r4, r3]
  40b4b0:	f000 f9a0 	bl	40b7f4 <__malloc_unlock>
  40b4b4:	3408      	adds	r4, #8
  40b4b6:	e6dd      	b.n	40b274 <_malloc_r+0x18c>
  40b4b8:	687b      	ldr	r3, [r7, #4]
  40b4ba:	e679      	b.n	40b1b0 <_malloc_r+0xc8>
  40b4bc:	f108 0801 	add.w	r8, r8, #1
  40b4c0:	f018 0f03 	tst.w	r8, #3
  40b4c4:	f10c 0c08 	add.w	ip, ip, #8
  40b4c8:	f47f ae85 	bne.w	40b1d6 <_malloc_r+0xee>
  40b4cc:	e02d      	b.n	40b52a <_malloc_r+0x442>
  40b4ce:	68dc      	ldr	r4, [r3, #12]
  40b4d0:	42a3      	cmp	r3, r4
  40b4d2:	bf08      	it	eq
  40b4d4:	3002      	addeq	r0, #2
  40b4d6:	f43f ae3e 	beq.w	40b156 <_malloc_r+0x6e>
  40b4da:	e6bb      	b.n	40b254 <_malloc_r+0x16c>
  40b4dc:	4419      	add	r1, r3
  40b4de:	461c      	mov	r4, r3
  40b4e0:	684a      	ldr	r2, [r1, #4]
  40b4e2:	68db      	ldr	r3, [r3, #12]
  40b4e4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40b4e8:	f042 0201 	orr.w	r2, r2, #1
  40b4ec:	604a      	str	r2, [r1, #4]
  40b4ee:	4628      	mov	r0, r5
  40b4f0:	60f3      	str	r3, [r6, #12]
  40b4f2:	609e      	str	r6, [r3, #8]
  40b4f4:	f000 f97e 	bl	40b7f4 <__malloc_unlock>
  40b4f8:	e6bc      	b.n	40b274 <_malloc_r+0x18c>
  40b4fa:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40b4fe:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40b502:	00c3      	lsls	r3, r0, #3
  40b504:	e612      	b.n	40b12c <_malloc_r+0x44>
  40b506:	099a      	lsrs	r2, r3, #6
  40b508:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40b50c:	00c9      	lsls	r1, r1, #3
  40b50e:	3238      	adds	r2, #56	; 0x38
  40b510:	e7a4      	b.n	40b45c <_malloc_r+0x374>
  40b512:	42bc      	cmp	r4, r7
  40b514:	d054      	beq.n	40b5c0 <_malloc_r+0x4d8>
  40b516:	68bc      	ldr	r4, [r7, #8]
  40b518:	6862      	ldr	r2, [r4, #4]
  40b51a:	f022 0203 	bic.w	r2, r2, #3
  40b51e:	e75d      	b.n	40b3dc <_malloc_r+0x2f4>
  40b520:	f859 3908 	ldr.w	r3, [r9], #-8
  40b524:	4599      	cmp	r9, r3
  40b526:	f040 8086 	bne.w	40b636 <_malloc_r+0x54e>
  40b52a:	f010 0f03 	tst.w	r0, #3
  40b52e:	f100 30ff 	add.w	r0, r0, #4294967295
  40b532:	d1f5      	bne.n	40b520 <_malloc_r+0x438>
  40b534:	687b      	ldr	r3, [r7, #4]
  40b536:	ea23 0304 	bic.w	r3, r3, r4
  40b53a:	607b      	str	r3, [r7, #4]
  40b53c:	0064      	lsls	r4, r4, #1
  40b53e:	429c      	cmp	r4, r3
  40b540:	f63f aec7 	bhi.w	40b2d2 <_malloc_r+0x1ea>
  40b544:	2c00      	cmp	r4, #0
  40b546:	f43f aec4 	beq.w	40b2d2 <_malloc_r+0x1ea>
  40b54a:	421c      	tst	r4, r3
  40b54c:	4640      	mov	r0, r8
  40b54e:	f47f ae3e 	bne.w	40b1ce <_malloc_r+0xe6>
  40b552:	0064      	lsls	r4, r4, #1
  40b554:	421c      	tst	r4, r3
  40b556:	f100 0004 	add.w	r0, r0, #4
  40b55a:	d0fa      	beq.n	40b552 <_malloc_r+0x46a>
  40b55c:	e637      	b.n	40b1ce <_malloc_r+0xe6>
  40b55e:	468c      	mov	ip, r1
  40b560:	e78c      	b.n	40b47c <_malloc_r+0x394>
  40b562:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40b566:	d815      	bhi.n	40b594 <_malloc_r+0x4ac>
  40b568:	0bf3      	lsrs	r3, r6, #15
  40b56a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40b56e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40b572:	00c3      	lsls	r3, r0, #3
  40b574:	e5da      	b.n	40b12c <_malloc_r+0x44>
  40b576:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40b57a:	e6ed      	b.n	40b358 <_malloc_r+0x270>
  40b57c:	687b      	ldr	r3, [r7, #4]
  40b57e:	1092      	asrs	r2, r2, #2
  40b580:	2101      	movs	r1, #1
  40b582:	fa01 f202 	lsl.w	r2, r1, r2
  40b586:	4313      	orrs	r3, r2
  40b588:	607b      	str	r3, [r7, #4]
  40b58a:	4662      	mov	r2, ip
  40b58c:	e779      	b.n	40b482 <_malloc_r+0x39a>
  40b58e:	2301      	movs	r3, #1
  40b590:	6053      	str	r3, [r2, #4]
  40b592:	e729      	b.n	40b3e8 <_malloc_r+0x300>
  40b594:	f240 5254 	movw	r2, #1364	; 0x554
  40b598:	4293      	cmp	r3, r2
  40b59a:	d822      	bhi.n	40b5e2 <_malloc_r+0x4fa>
  40b59c:	0cb3      	lsrs	r3, r6, #18
  40b59e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40b5a2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40b5a6:	00c3      	lsls	r3, r0, #3
  40b5a8:	e5c0      	b.n	40b12c <_malloc_r+0x44>
  40b5aa:	f103 0b10 	add.w	fp, r3, #16
  40b5ae:	e6ae      	b.n	40b30e <_malloc_r+0x226>
  40b5b0:	2a54      	cmp	r2, #84	; 0x54
  40b5b2:	d829      	bhi.n	40b608 <_malloc_r+0x520>
  40b5b4:	0b1a      	lsrs	r2, r3, #12
  40b5b6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40b5ba:	00c9      	lsls	r1, r1, #3
  40b5bc:	326e      	adds	r2, #110	; 0x6e
  40b5be:	e74d      	b.n	40b45c <_malloc_r+0x374>
  40b5c0:	4b20      	ldr	r3, [pc, #128]	; (40b644 <_malloc_r+0x55c>)
  40b5c2:	6819      	ldr	r1, [r3, #0]
  40b5c4:	4459      	add	r1, fp
  40b5c6:	6019      	str	r1, [r3, #0]
  40b5c8:	e6b2      	b.n	40b330 <_malloc_r+0x248>
  40b5ca:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40b5ce:	2800      	cmp	r0, #0
  40b5d0:	f47f aeae 	bne.w	40b330 <_malloc_r+0x248>
  40b5d4:	eb08 030b 	add.w	r3, r8, fp
  40b5d8:	68ba      	ldr	r2, [r7, #8]
  40b5da:	f043 0301 	orr.w	r3, r3, #1
  40b5de:	6053      	str	r3, [r2, #4]
  40b5e0:	e6ee      	b.n	40b3c0 <_malloc_r+0x2d8>
  40b5e2:	207f      	movs	r0, #127	; 0x7f
  40b5e4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40b5e8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40b5ec:	e59e      	b.n	40b12c <_malloc_r+0x44>
  40b5ee:	f104 0108 	add.w	r1, r4, #8
  40b5f2:	4628      	mov	r0, r5
  40b5f4:	9300      	str	r3, [sp, #0]
  40b5f6:	f7ff fa47 	bl	40aa88 <_free_r>
  40b5fa:	9b00      	ldr	r3, [sp, #0]
  40b5fc:	6819      	ldr	r1, [r3, #0]
  40b5fe:	e6df      	b.n	40b3c0 <_malloc_r+0x2d8>
  40b600:	2001      	movs	r0, #1
  40b602:	f04f 0900 	mov.w	r9, #0
  40b606:	e6bc      	b.n	40b382 <_malloc_r+0x29a>
  40b608:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40b60c:	d805      	bhi.n	40b61a <_malloc_r+0x532>
  40b60e:	0bda      	lsrs	r2, r3, #15
  40b610:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40b614:	00c9      	lsls	r1, r1, #3
  40b616:	3277      	adds	r2, #119	; 0x77
  40b618:	e720      	b.n	40b45c <_malloc_r+0x374>
  40b61a:	f240 5154 	movw	r1, #1364	; 0x554
  40b61e:	428a      	cmp	r2, r1
  40b620:	d805      	bhi.n	40b62e <_malloc_r+0x546>
  40b622:	0c9a      	lsrs	r2, r3, #18
  40b624:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40b628:	00c9      	lsls	r1, r1, #3
  40b62a:	327c      	adds	r2, #124	; 0x7c
  40b62c:	e716      	b.n	40b45c <_malloc_r+0x374>
  40b62e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40b632:	227e      	movs	r2, #126	; 0x7e
  40b634:	e712      	b.n	40b45c <_malloc_r+0x374>
  40b636:	687b      	ldr	r3, [r7, #4]
  40b638:	e780      	b.n	40b53c <_malloc_r+0x454>
  40b63a:	08f0      	lsrs	r0, r6, #3
  40b63c:	f106 0308 	add.w	r3, r6, #8
  40b640:	e600      	b.n	40b244 <_malloc_r+0x15c>
  40b642:	bf00      	nop
  40b644:	2040c968 	.word	0x2040c968

0040b648 <__ascii_mbtowc>:
  40b648:	b082      	sub	sp, #8
  40b64a:	b149      	cbz	r1, 40b660 <__ascii_mbtowc+0x18>
  40b64c:	b15a      	cbz	r2, 40b666 <__ascii_mbtowc+0x1e>
  40b64e:	b16b      	cbz	r3, 40b66c <__ascii_mbtowc+0x24>
  40b650:	7813      	ldrb	r3, [r2, #0]
  40b652:	600b      	str	r3, [r1, #0]
  40b654:	7812      	ldrb	r2, [r2, #0]
  40b656:	1c10      	adds	r0, r2, #0
  40b658:	bf18      	it	ne
  40b65a:	2001      	movne	r0, #1
  40b65c:	b002      	add	sp, #8
  40b65e:	4770      	bx	lr
  40b660:	a901      	add	r1, sp, #4
  40b662:	2a00      	cmp	r2, #0
  40b664:	d1f3      	bne.n	40b64e <__ascii_mbtowc+0x6>
  40b666:	4610      	mov	r0, r2
  40b668:	b002      	add	sp, #8
  40b66a:	4770      	bx	lr
  40b66c:	f06f 0001 	mvn.w	r0, #1
  40b670:	e7f4      	b.n	40b65c <__ascii_mbtowc+0x14>
  40b672:	bf00      	nop
	...

0040b680 <memchr>:
  40b680:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40b684:	2a10      	cmp	r2, #16
  40b686:	db2b      	blt.n	40b6e0 <memchr+0x60>
  40b688:	f010 0f07 	tst.w	r0, #7
  40b68c:	d008      	beq.n	40b6a0 <memchr+0x20>
  40b68e:	f810 3b01 	ldrb.w	r3, [r0], #1
  40b692:	3a01      	subs	r2, #1
  40b694:	428b      	cmp	r3, r1
  40b696:	d02d      	beq.n	40b6f4 <memchr+0x74>
  40b698:	f010 0f07 	tst.w	r0, #7
  40b69c:	b342      	cbz	r2, 40b6f0 <memchr+0x70>
  40b69e:	d1f6      	bne.n	40b68e <memchr+0xe>
  40b6a0:	b4f0      	push	{r4, r5, r6, r7}
  40b6a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40b6a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40b6aa:	f022 0407 	bic.w	r4, r2, #7
  40b6ae:	f07f 0700 	mvns.w	r7, #0
  40b6b2:	2300      	movs	r3, #0
  40b6b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40b6b8:	3c08      	subs	r4, #8
  40b6ba:	ea85 0501 	eor.w	r5, r5, r1
  40b6be:	ea86 0601 	eor.w	r6, r6, r1
  40b6c2:	fa85 f547 	uadd8	r5, r5, r7
  40b6c6:	faa3 f587 	sel	r5, r3, r7
  40b6ca:	fa86 f647 	uadd8	r6, r6, r7
  40b6ce:	faa5 f687 	sel	r6, r5, r7
  40b6d2:	b98e      	cbnz	r6, 40b6f8 <memchr+0x78>
  40b6d4:	d1ee      	bne.n	40b6b4 <memchr+0x34>
  40b6d6:	bcf0      	pop	{r4, r5, r6, r7}
  40b6d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40b6dc:	f002 0207 	and.w	r2, r2, #7
  40b6e0:	b132      	cbz	r2, 40b6f0 <memchr+0x70>
  40b6e2:	f810 3b01 	ldrb.w	r3, [r0], #1
  40b6e6:	3a01      	subs	r2, #1
  40b6e8:	ea83 0301 	eor.w	r3, r3, r1
  40b6ec:	b113      	cbz	r3, 40b6f4 <memchr+0x74>
  40b6ee:	d1f8      	bne.n	40b6e2 <memchr+0x62>
  40b6f0:	2000      	movs	r0, #0
  40b6f2:	4770      	bx	lr
  40b6f4:	3801      	subs	r0, #1
  40b6f6:	4770      	bx	lr
  40b6f8:	2d00      	cmp	r5, #0
  40b6fa:	bf06      	itte	eq
  40b6fc:	4635      	moveq	r5, r6
  40b6fe:	3803      	subeq	r0, #3
  40b700:	3807      	subne	r0, #7
  40b702:	f015 0f01 	tst.w	r5, #1
  40b706:	d107      	bne.n	40b718 <memchr+0x98>
  40b708:	3001      	adds	r0, #1
  40b70a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40b70e:	bf02      	ittt	eq
  40b710:	3001      	addeq	r0, #1
  40b712:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40b716:	3001      	addeq	r0, #1
  40b718:	bcf0      	pop	{r4, r5, r6, r7}
  40b71a:	3801      	subs	r0, #1
  40b71c:	4770      	bx	lr
  40b71e:	bf00      	nop

0040b720 <memmove>:
  40b720:	4288      	cmp	r0, r1
  40b722:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b724:	d90d      	bls.n	40b742 <memmove+0x22>
  40b726:	188b      	adds	r3, r1, r2
  40b728:	4298      	cmp	r0, r3
  40b72a:	d20a      	bcs.n	40b742 <memmove+0x22>
  40b72c:	1884      	adds	r4, r0, r2
  40b72e:	2a00      	cmp	r2, #0
  40b730:	d051      	beq.n	40b7d6 <memmove+0xb6>
  40b732:	4622      	mov	r2, r4
  40b734:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40b738:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40b73c:	4299      	cmp	r1, r3
  40b73e:	d1f9      	bne.n	40b734 <memmove+0x14>
  40b740:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b742:	2a0f      	cmp	r2, #15
  40b744:	d948      	bls.n	40b7d8 <memmove+0xb8>
  40b746:	ea41 0300 	orr.w	r3, r1, r0
  40b74a:	079b      	lsls	r3, r3, #30
  40b74c:	d146      	bne.n	40b7dc <memmove+0xbc>
  40b74e:	f100 0410 	add.w	r4, r0, #16
  40b752:	f101 0310 	add.w	r3, r1, #16
  40b756:	4615      	mov	r5, r2
  40b758:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40b75c:	f844 6c10 	str.w	r6, [r4, #-16]
  40b760:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40b764:	f844 6c0c 	str.w	r6, [r4, #-12]
  40b768:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40b76c:	f844 6c08 	str.w	r6, [r4, #-8]
  40b770:	3d10      	subs	r5, #16
  40b772:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40b776:	f844 6c04 	str.w	r6, [r4, #-4]
  40b77a:	2d0f      	cmp	r5, #15
  40b77c:	f103 0310 	add.w	r3, r3, #16
  40b780:	f104 0410 	add.w	r4, r4, #16
  40b784:	d8e8      	bhi.n	40b758 <memmove+0x38>
  40b786:	f1a2 0310 	sub.w	r3, r2, #16
  40b78a:	f023 030f 	bic.w	r3, r3, #15
  40b78e:	f002 0e0f 	and.w	lr, r2, #15
  40b792:	3310      	adds	r3, #16
  40b794:	f1be 0f03 	cmp.w	lr, #3
  40b798:	4419      	add	r1, r3
  40b79a:	4403      	add	r3, r0
  40b79c:	d921      	bls.n	40b7e2 <memmove+0xc2>
  40b79e:	1f1e      	subs	r6, r3, #4
  40b7a0:	460d      	mov	r5, r1
  40b7a2:	4674      	mov	r4, lr
  40b7a4:	3c04      	subs	r4, #4
  40b7a6:	f855 7b04 	ldr.w	r7, [r5], #4
  40b7aa:	f846 7f04 	str.w	r7, [r6, #4]!
  40b7ae:	2c03      	cmp	r4, #3
  40b7b0:	d8f8      	bhi.n	40b7a4 <memmove+0x84>
  40b7b2:	f1ae 0404 	sub.w	r4, lr, #4
  40b7b6:	f024 0403 	bic.w	r4, r4, #3
  40b7ba:	3404      	adds	r4, #4
  40b7bc:	4421      	add	r1, r4
  40b7be:	4423      	add	r3, r4
  40b7c0:	f002 0203 	and.w	r2, r2, #3
  40b7c4:	b162      	cbz	r2, 40b7e0 <memmove+0xc0>
  40b7c6:	3b01      	subs	r3, #1
  40b7c8:	440a      	add	r2, r1
  40b7ca:	f811 4b01 	ldrb.w	r4, [r1], #1
  40b7ce:	f803 4f01 	strb.w	r4, [r3, #1]!
  40b7d2:	428a      	cmp	r2, r1
  40b7d4:	d1f9      	bne.n	40b7ca <memmove+0xaa>
  40b7d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b7d8:	4603      	mov	r3, r0
  40b7da:	e7f3      	b.n	40b7c4 <memmove+0xa4>
  40b7dc:	4603      	mov	r3, r0
  40b7de:	e7f2      	b.n	40b7c6 <memmove+0xa6>
  40b7e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b7e2:	4672      	mov	r2, lr
  40b7e4:	e7ee      	b.n	40b7c4 <memmove+0xa4>
  40b7e6:	bf00      	nop

0040b7e8 <__malloc_lock>:
  40b7e8:	4801      	ldr	r0, [pc, #4]	; (40b7f0 <__malloc_lock+0x8>)
  40b7ea:	f7ff bbf9 	b.w	40afe0 <__retarget_lock_acquire_recursive>
  40b7ee:	bf00      	nop
  40b7f0:	2040cc90 	.word	0x2040cc90

0040b7f4 <__malloc_unlock>:
  40b7f4:	4801      	ldr	r0, [pc, #4]	; (40b7fc <__malloc_unlock+0x8>)
  40b7f6:	f7ff bbf5 	b.w	40afe4 <__retarget_lock_release_recursive>
  40b7fa:	bf00      	nop
  40b7fc:	2040cc90 	.word	0x2040cc90

0040b800 <_Balloc>:
  40b800:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40b802:	b570      	push	{r4, r5, r6, lr}
  40b804:	4605      	mov	r5, r0
  40b806:	460c      	mov	r4, r1
  40b808:	b14b      	cbz	r3, 40b81e <_Balloc+0x1e>
  40b80a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40b80e:	b180      	cbz	r0, 40b832 <_Balloc+0x32>
  40b810:	6802      	ldr	r2, [r0, #0]
  40b812:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40b816:	2300      	movs	r3, #0
  40b818:	6103      	str	r3, [r0, #16]
  40b81a:	60c3      	str	r3, [r0, #12]
  40b81c:	bd70      	pop	{r4, r5, r6, pc}
  40b81e:	2221      	movs	r2, #33	; 0x21
  40b820:	2104      	movs	r1, #4
  40b822:	f000 fe43 	bl	40c4ac <_calloc_r>
  40b826:	64e8      	str	r0, [r5, #76]	; 0x4c
  40b828:	4603      	mov	r3, r0
  40b82a:	2800      	cmp	r0, #0
  40b82c:	d1ed      	bne.n	40b80a <_Balloc+0xa>
  40b82e:	2000      	movs	r0, #0
  40b830:	bd70      	pop	{r4, r5, r6, pc}
  40b832:	2101      	movs	r1, #1
  40b834:	fa01 f604 	lsl.w	r6, r1, r4
  40b838:	1d72      	adds	r2, r6, #5
  40b83a:	4628      	mov	r0, r5
  40b83c:	0092      	lsls	r2, r2, #2
  40b83e:	f000 fe35 	bl	40c4ac <_calloc_r>
  40b842:	2800      	cmp	r0, #0
  40b844:	d0f3      	beq.n	40b82e <_Balloc+0x2e>
  40b846:	6044      	str	r4, [r0, #4]
  40b848:	6086      	str	r6, [r0, #8]
  40b84a:	e7e4      	b.n	40b816 <_Balloc+0x16>

0040b84c <_Bfree>:
  40b84c:	b131      	cbz	r1, 40b85c <_Bfree+0x10>
  40b84e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40b850:	684a      	ldr	r2, [r1, #4]
  40b852:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40b856:	6008      	str	r0, [r1, #0]
  40b858:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40b85c:	4770      	bx	lr
  40b85e:	bf00      	nop

0040b860 <__multadd>:
  40b860:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b862:	690c      	ldr	r4, [r1, #16]
  40b864:	b083      	sub	sp, #12
  40b866:	460d      	mov	r5, r1
  40b868:	4606      	mov	r6, r0
  40b86a:	f101 0e14 	add.w	lr, r1, #20
  40b86e:	2700      	movs	r7, #0
  40b870:	f8de 0000 	ldr.w	r0, [lr]
  40b874:	b281      	uxth	r1, r0
  40b876:	fb02 3301 	mla	r3, r2, r1, r3
  40b87a:	0c01      	lsrs	r1, r0, #16
  40b87c:	0c18      	lsrs	r0, r3, #16
  40b87e:	fb02 0101 	mla	r1, r2, r1, r0
  40b882:	b29b      	uxth	r3, r3
  40b884:	3701      	adds	r7, #1
  40b886:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40b88a:	42bc      	cmp	r4, r7
  40b88c:	f84e 3b04 	str.w	r3, [lr], #4
  40b890:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40b894:	dcec      	bgt.n	40b870 <__multadd+0x10>
  40b896:	b13b      	cbz	r3, 40b8a8 <__multadd+0x48>
  40b898:	68aa      	ldr	r2, [r5, #8]
  40b89a:	4294      	cmp	r4, r2
  40b89c:	da07      	bge.n	40b8ae <__multadd+0x4e>
  40b89e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40b8a2:	3401      	adds	r4, #1
  40b8a4:	6153      	str	r3, [r2, #20]
  40b8a6:	612c      	str	r4, [r5, #16]
  40b8a8:	4628      	mov	r0, r5
  40b8aa:	b003      	add	sp, #12
  40b8ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b8ae:	6869      	ldr	r1, [r5, #4]
  40b8b0:	9301      	str	r3, [sp, #4]
  40b8b2:	3101      	adds	r1, #1
  40b8b4:	4630      	mov	r0, r6
  40b8b6:	f7ff ffa3 	bl	40b800 <_Balloc>
  40b8ba:	692a      	ldr	r2, [r5, #16]
  40b8bc:	3202      	adds	r2, #2
  40b8be:	f105 010c 	add.w	r1, r5, #12
  40b8c2:	4607      	mov	r7, r0
  40b8c4:	0092      	lsls	r2, r2, #2
  40b8c6:	300c      	adds	r0, #12
  40b8c8:	f7fb fe3e 	bl	407548 <memcpy>
  40b8cc:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40b8ce:	6869      	ldr	r1, [r5, #4]
  40b8d0:	9b01      	ldr	r3, [sp, #4]
  40b8d2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40b8d6:	6028      	str	r0, [r5, #0]
  40b8d8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40b8dc:	463d      	mov	r5, r7
  40b8de:	e7de      	b.n	40b89e <__multadd+0x3e>

0040b8e0 <__hi0bits>:
  40b8e0:	0c02      	lsrs	r2, r0, #16
  40b8e2:	0412      	lsls	r2, r2, #16
  40b8e4:	4603      	mov	r3, r0
  40b8e6:	b9b2      	cbnz	r2, 40b916 <__hi0bits+0x36>
  40b8e8:	0403      	lsls	r3, r0, #16
  40b8ea:	2010      	movs	r0, #16
  40b8ec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40b8f0:	bf04      	itt	eq
  40b8f2:	021b      	lsleq	r3, r3, #8
  40b8f4:	3008      	addeq	r0, #8
  40b8f6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40b8fa:	bf04      	itt	eq
  40b8fc:	011b      	lsleq	r3, r3, #4
  40b8fe:	3004      	addeq	r0, #4
  40b900:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40b904:	bf04      	itt	eq
  40b906:	009b      	lsleq	r3, r3, #2
  40b908:	3002      	addeq	r0, #2
  40b90a:	2b00      	cmp	r3, #0
  40b90c:	db02      	blt.n	40b914 <__hi0bits+0x34>
  40b90e:	005b      	lsls	r3, r3, #1
  40b910:	d403      	bmi.n	40b91a <__hi0bits+0x3a>
  40b912:	2020      	movs	r0, #32
  40b914:	4770      	bx	lr
  40b916:	2000      	movs	r0, #0
  40b918:	e7e8      	b.n	40b8ec <__hi0bits+0xc>
  40b91a:	3001      	adds	r0, #1
  40b91c:	4770      	bx	lr
  40b91e:	bf00      	nop

0040b920 <__lo0bits>:
  40b920:	6803      	ldr	r3, [r0, #0]
  40b922:	f013 0207 	ands.w	r2, r3, #7
  40b926:	4601      	mov	r1, r0
  40b928:	d007      	beq.n	40b93a <__lo0bits+0x1a>
  40b92a:	07da      	lsls	r2, r3, #31
  40b92c:	d421      	bmi.n	40b972 <__lo0bits+0x52>
  40b92e:	0798      	lsls	r0, r3, #30
  40b930:	d421      	bmi.n	40b976 <__lo0bits+0x56>
  40b932:	089b      	lsrs	r3, r3, #2
  40b934:	600b      	str	r3, [r1, #0]
  40b936:	2002      	movs	r0, #2
  40b938:	4770      	bx	lr
  40b93a:	b298      	uxth	r0, r3
  40b93c:	b198      	cbz	r0, 40b966 <__lo0bits+0x46>
  40b93e:	4610      	mov	r0, r2
  40b940:	f013 0fff 	tst.w	r3, #255	; 0xff
  40b944:	bf04      	itt	eq
  40b946:	0a1b      	lsreq	r3, r3, #8
  40b948:	3008      	addeq	r0, #8
  40b94a:	071a      	lsls	r2, r3, #28
  40b94c:	bf04      	itt	eq
  40b94e:	091b      	lsreq	r3, r3, #4
  40b950:	3004      	addeq	r0, #4
  40b952:	079a      	lsls	r2, r3, #30
  40b954:	bf04      	itt	eq
  40b956:	089b      	lsreq	r3, r3, #2
  40b958:	3002      	addeq	r0, #2
  40b95a:	07da      	lsls	r2, r3, #31
  40b95c:	d407      	bmi.n	40b96e <__lo0bits+0x4e>
  40b95e:	085b      	lsrs	r3, r3, #1
  40b960:	d104      	bne.n	40b96c <__lo0bits+0x4c>
  40b962:	2020      	movs	r0, #32
  40b964:	4770      	bx	lr
  40b966:	0c1b      	lsrs	r3, r3, #16
  40b968:	2010      	movs	r0, #16
  40b96a:	e7e9      	b.n	40b940 <__lo0bits+0x20>
  40b96c:	3001      	adds	r0, #1
  40b96e:	600b      	str	r3, [r1, #0]
  40b970:	4770      	bx	lr
  40b972:	2000      	movs	r0, #0
  40b974:	4770      	bx	lr
  40b976:	085b      	lsrs	r3, r3, #1
  40b978:	600b      	str	r3, [r1, #0]
  40b97a:	2001      	movs	r0, #1
  40b97c:	4770      	bx	lr
  40b97e:	bf00      	nop

0040b980 <__i2b>:
  40b980:	b510      	push	{r4, lr}
  40b982:	460c      	mov	r4, r1
  40b984:	2101      	movs	r1, #1
  40b986:	f7ff ff3b 	bl	40b800 <_Balloc>
  40b98a:	2201      	movs	r2, #1
  40b98c:	6144      	str	r4, [r0, #20]
  40b98e:	6102      	str	r2, [r0, #16]
  40b990:	bd10      	pop	{r4, pc}
  40b992:	bf00      	nop

0040b994 <__multiply>:
  40b994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b998:	690c      	ldr	r4, [r1, #16]
  40b99a:	6915      	ldr	r5, [r2, #16]
  40b99c:	42ac      	cmp	r4, r5
  40b99e:	b083      	sub	sp, #12
  40b9a0:	468b      	mov	fp, r1
  40b9a2:	4616      	mov	r6, r2
  40b9a4:	da04      	bge.n	40b9b0 <__multiply+0x1c>
  40b9a6:	4622      	mov	r2, r4
  40b9a8:	46b3      	mov	fp, r6
  40b9aa:	462c      	mov	r4, r5
  40b9ac:	460e      	mov	r6, r1
  40b9ae:	4615      	mov	r5, r2
  40b9b0:	f8db 3008 	ldr.w	r3, [fp, #8]
  40b9b4:	f8db 1004 	ldr.w	r1, [fp, #4]
  40b9b8:	eb04 0805 	add.w	r8, r4, r5
  40b9bc:	4598      	cmp	r8, r3
  40b9be:	bfc8      	it	gt
  40b9c0:	3101      	addgt	r1, #1
  40b9c2:	f7ff ff1d 	bl	40b800 <_Balloc>
  40b9c6:	f100 0914 	add.w	r9, r0, #20
  40b9ca:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40b9ce:	45d1      	cmp	r9, sl
  40b9d0:	9000      	str	r0, [sp, #0]
  40b9d2:	d205      	bcs.n	40b9e0 <__multiply+0x4c>
  40b9d4:	464b      	mov	r3, r9
  40b9d6:	2100      	movs	r1, #0
  40b9d8:	f843 1b04 	str.w	r1, [r3], #4
  40b9dc:	459a      	cmp	sl, r3
  40b9de:	d8fb      	bhi.n	40b9d8 <__multiply+0x44>
  40b9e0:	f106 0c14 	add.w	ip, r6, #20
  40b9e4:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40b9e8:	f10b 0b14 	add.w	fp, fp, #20
  40b9ec:	459c      	cmp	ip, r3
  40b9ee:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40b9f2:	d24c      	bcs.n	40ba8e <__multiply+0xfa>
  40b9f4:	f8cd a004 	str.w	sl, [sp, #4]
  40b9f8:	469a      	mov	sl, r3
  40b9fa:	f8dc 5000 	ldr.w	r5, [ip]
  40b9fe:	b2af      	uxth	r7, r5
  40ba00:	b1ef      	cbz	r7, 40ba3e <__multiply+0xaa>
  40ba02:	2100      	movs	r1, #0
  40ba04:	464d      	mov	r5, r9
  40ba06:	465e      	mov	r6, fp
  40ba08:	460c      	mov	r4, r1
  40ba0a:	f856 2b04 	ldr.w	r2, [r6], #4
  40ba0e:	6828      	ldr	r0, [r5, #0]
  40ba10:	b293      	uxth	r3, r2
  40ba12:	b281      	uxth	r1, r0
  40ba14:	fb07 1303 	mla	r3, r7, r3, r1
  40ba18:	0c12      	lsrs	r2, r2, #16
  40ba1a:	0c01      	lsrs	r1, r0, #16
  40ba1c:	4423      	add	r3, r4
  40ba1e:	fb07 1102 	mla	r1, r7, r2, r1
  40ba22:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40ba26:	b29b      	uxth	r3, r3
  40ba28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40ba2c:	45b6      	cmp	lr, r6
  40ba2e:	f845 3b04 	str.w	r3, [r5], #4
  40ba32:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40ba36:	d8e8      	bhi.n	40ba0a <__multiply+0x76>
  40ba38:	602c      	str	r4, [r5, #0]
  40ba3a:	f8dc 5000 	ldr.w	r5, [ip]
  40ba3e:	0c2d      	lsrs	r5, r5, #16
  40ba40:	d01d      	beq.n	40ba7e <__multiply+0xea>
  40ba42:	f8d9 3000 	ldr.w	r3, [r9]
  40ba46:	4648      	mov	r0, r9
  40ba48:	461c      	mov	r4, r3
  40ba4a:	4659      	mov	r1, fp
  40ba4c:	2200      	movs	r2, #0
  40ba4e:	880e      	ldrh	r6, [r1, #0]
  40ba50:	0c24      	lsrs	r4, r4, #16
  40ba52:	fb05 4406 	mla	r4, r5, r6, r4
  40ba56:	4422      	add	r2, r4
  40ba58:	b29b      	uxth	r3, r3
  40ba5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40ba5e:	f840 3b04 	str.w	r3, [r0], #4
  40ba62:	f851 3b04 	ldr.w	r3, [r1], #4
  40ba66:	6804      	ldr	r4, [r0, #0]
  40ba68:	0c1b      	lsrs	r3, r3, #16
  40ba6a:	b2a6      	uxth	r6, r4
  40ba6c:	fb05 6303 	mla	r3, r5, r3, r6
  40ba70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40ba74:	458e      	cmp	lr, r1
  40ba76:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40ba7a:	d8e8      	bhi.n	40ba4e <__multiply+0xba>
  40ba7c:	6003      	str	r3, [r0, #0]
  40ba7e:	f10c 0c04 	add.w	ip, ip, #4
  40ba82:	45e2      	cmp	sl, ip
  40ba84:	f109 0904 	add.w	r9, r9, #4
  40ba88:	d8b7      	bhi.n	40b9fa <__multiply+0x66>
  40ba8a:	f8dd a004 	ldr.w	sl, [sp, #4]
  40ba8e:	f1b8 0f00 	cmp.w	r8, #0
  40ba92:	dd0b      	ble.n	40baac <__multiply+0x118>
  40ba94:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40ba98:	f1aa 0a04 	sub.w	sl, sl, #4
  40ba9c:	b11b      	cbz	r3, 40baa6 <__multiply+0x112>
  40ba9e:	e005      	b.n	40baac <__multiply+0x118>
  40baa0:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40baa4:	b913      	cbnz	r3, 40baac <__multiply+0x118>
  40baa6:	f1b8 0801 	subs.w	r8, r8, #1
  40baaa:	d1f9      	bne.n	40baa0 <__multiply+0x10c>
  40baac:	9800      	ldr	r0, [sp, #0]
  40baae:	f8c0 8010 	str.w	r8, [r0, #16]
  40bab2:	b003      	add	sp, #12
  40bab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040bab8 <__pow5mult>:
  40bab8:	f012 0303 	ands.w	r3, r2, #3
  40babc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bac0:	4614      	mov	r4, r2
  40bac2:	4607      	mov	r7, r0
  40bac4:	d12e      	bne.n	40bb24 <__pow5mult+0x6c>
  40bac6:	460d      	mov	r5, r1
  40bac8:	10a4      	asrs	r4, r4, #2
  40baca:	d01c      	beq.n	40bb06 <__pow5mult+0x4e>
  40bacc:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40bace:	b396      	cbz	r6, 40bb36 <__pow5mult+0x7e>
  40bad0:	07e3      	lsls	r3, r4, #31
  40bad2:	f04f 0800 	mov.w	r8, #0
  40bad6:	d406      	bmi.n	40bae6 <__pow5mult+0x2e>
  40bad8:	1064      	asrs	r4, r4, #1
  40bada:	d014      	beq.n	40bb06 <__pow5mult+0x4e>
  40badc:	6830      	ldr	r0, [r6, #0]
  40bade:	b1a8      	cbz	r0, 40bb0c <__pow5mult+0x54>
  40bae0:	4606      	mov	r6, r0
  40bae2:	07e3      	lsls	r3, r4, #31
  40bae4:	d5f8      	bpl.n	40bad8 <__pow5mult+0x20>
  40bae6:	4632      	mov	r2, r6
  40bae8:	4629      	mov	r1, r5
  40baea:	4638      	mov	r0, r7
  40baec:	f7ff ff52 	bl	40b994 <__multiply>
  40baf0:	b1b5      	cbz	r5, 40bb20 <__pow5mult+0x68>
  40baf2:	686a      	ldr	r2, [r5, #4]
  40baf4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40baf6:	1064      	asrs	r4, r4, #1
  40baf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40bafc:	6029      	str	r1, [r5, #0]
  40bafe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40bb02:	4605      	mov	r5, r0
  40bb04:	d1ea      	bne.n	40badc <__pow5mult+0x24>
  40bb06:	4628      	mov	r0, r5
  40bb08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bb0c:	4632      	mov	r2, r6
  40bb0e:	4631      	mov	r1, r6
  40bb10:	4638      	mov	r0, r7
  40bb12:	f7ff ff3f 	bl	40b994 <__multiply>
  40bb16:	6030      	str	r0, [r6, #0]
  40bb18:	f8c0 8000 	str.w	r8, [r0]
  40bb1c:	4606      	mov	r6, r0
  40bb1e:	e7e0      	b.n	40bae2 <__pow5mult+0x2a>
  40bb20:	4605      	mov	r5, r0
  40bb22:	e7d9      	b.n	40bad8 <__pow5mult+0x20>
  40bb24:	1e5a      	subs	r2, r3, #1
  40bb26:	4d0b      	ldr	r5, [pc, #44]	; (40bb54 <__pow5mult+0x9c>)
  40bb28:	2300      	movs	r3, #0
  40bb2a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40bb2e:	f7ff fe97 	bl	40b860 <__multadd>
  40bb32:	4605      	mov	r5, r0
  40bb34:	e7c8      	b.n	40bac8 <__pow5mult+0x10>
  40bb36:	2101      	movs	r1, #1
  40bb38:	4638      	mov	r0, r7
  40bb3a:	f7ff fe61 	bl	40b800 <_Balloc>
  40bb3e:	f240 2171 	movw	r1, #625	; 0x271
  40bb42:	2201      	movs	r2, #1
  40bb44:	2300      	movs	r3, #0
  40bb46:	6141      	str	r1, [r0, #20]
  40bb48:	6102      	str	r2, [r0, #16]
  40bb4a:	4606      	mov	r6, r0
  40bb4c:	64b8      	str	r0, [r7, #72]	; 0x48
  40bb4e:	6003      	str	r3, [r0, #0]
  40bb50:	e7be      	b.n	40bad0 <__pow5mult+0x18>
  40bb52:	bf00      	nop
  40bb54:	0040dc70 	.word	0x0040dc70

0040bb58 <__lshift>:
  40bb58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40bb5c:	4691      	mov	r9, r2
  40bb5e:	690a      	ldr	r2, [r1, #16]
  40bb60:	688b      	ldr	r3, [r1, #8]
  40bb62:	ea4f 1469 	mov.w	r4, r9, asr #5
  40bb66:	eb04 0802 	add.w	r8, r4, r2
  40bb6a:	f108 0501 	add.w	r5, r8, #1
  40bb6e:	429d      	cmp	r5, r3
  40bb70:	460e      	mov	r6, r1
  40bb72:	4607      	mov	r7, r0
  40bb74:	6849      	ldr	r1, [r1, #4]
  40bb76:	dd04      	ble.n	40bb82 <__lshift+0x2a>
  40bb78:	005b      	lsls	r3, r3, #1
  40bb7a:	429d      	cmp	r5, r3
  40bb7c:	f101 0101 	add.w	r1, r1, #1
  40bb80:	dcfa      	bgt.n	40bb78 <__lshift+0x20>
  40bb82:	4638      	mov	r0, r7
  40bb84:	f7ff fe3c 	bl	40b800 <_Balloc>
  40bb88:	2c00      	cmp	r4, #0
  40bb8a:	f100 0314 	add.w	r3, r0, #20
  40bb8e:	dd06      	ble.n	40bb9e <__lshift+0x46>
  40bb90:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40bb94:	2100      	movs	r1, #0
  40bb96:	f843 1b04 	str.w	r1, [r3], #4
  40bb9a:	429a      	cmp	r2, r3
  40bb9c:	d1fb      	bne.n	40bb96 <__lshift+0x3e>
  40bb9e:	6934      	ldr	r4, [r6, #16]
  40bba0:	f106 0114 	add.w	r1, r6, #20
  40bba4:	f019 091f 	ands.w	r9, r9, #31
  40bba8:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40bbac:	d01d      	beq.n	40bbea <__lshift+0x92>
  40bbae:	f1c9 0c20 	rsb	ip, r9, #32
  40bbb2:	2200      	movs	r2, #0
  40bbb4:	680c      	ldr	r4, [r1, #0]
  40bbb6:	fa04 f409 	lsl.w	r4, r4, r9
  40bbba:	4314      	orrs	r4, r2
  40bbbc:	f843 4b04 	str.w	r4, [r3], #4
  40bbc0:	f851 2b04 	ldr.w	r2, [r1], #4
  40bbc4:	458e      	cmp	lr, r1
  40bbc6:	fa22 f20c 	lsr.w	r2, r2, ip
  40bbca:	d8f3      	bhi.n	40bbb4 <__lshift+0x5c>
  40bbcc:	601a      	str	r2, [r3, #0]
  40bbce:	b10a      	cbz	r2, 40bbd4 <__lshift+0x7c>
  40bbd0:	f108 0502 	add.w	r5, r8, #2
  40bbd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40bbd6:	6872      	ldr	r2, [r6, #4]
  40bbd8:	3d01      	subs	r5, #1
  40bbda:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40bbde:	6105      	str	r5, [r0, #16]
  40bbe0:	6031      	str	r1, [r6, #0]
  40bbe2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40bbe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40bbea:	3b04      	subs	r3, #4
  40bbec:	f851 2b04 	ldr.w	r2, [r1], #4
  40bbf0:	f843 2f04 	str.w	r2, [r3, #4]!
  40bbf4:	458e      	cmp	lr, r1
  40bbf6:	d8f9      	bhi.n	40bbec <__lshift+0x94>
  40bbf8:	e7ec      	b.n	40bbd4 <__lshift+0x7c>
  40bbfa:	bf00      	nop

0040bbfc <__mcmp>:
  40bbfc:	b430      	push	{r4, r5}
  40bbfe:	690b      	ldr	r3, [r1, #16]
  40bc00:	4605      	mov	r5, r0
  40bc02:	6900      	ldr	r0, [r0, #16]
  40bc04:	1ac0      	subs	r0, r0, r3
  40bc06:	d10f      	bne.n	40bc28 <__mcmp+0x2c>
  40bc08:	009b      	lsls	r3, r3, #2
  40bc0a:	3514      	adds	r5, #20
  40bc0c:	3114      	adds	r1, #20
  40bc0e:	4419      	add	r1, r3
  40bc10:	442b      	add	r3, r5
  40bc12:	e001      	b.n	40bc18 <__mcmp+0x1c>
  40bc14:	429d      	cmp	r5, r3
  40bc16:	d207      	bcs.n	40bc28 <__mcmp+0x2c>
  40bc18:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40bc1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40bc20:	4294      	cmp	r4, r2
  40bc22:	d0f7      	beq.n	40bc14 <__mcmp+0x18>
  40bc24:	d302      	bcc.n	40bc2c <__mcmp+0x30>
  40bc26:	2001      	movs	r0, #1
  40bc28:	bc30      	pop	{r4, r5}
  40bc2a:	4770      	bx	lr
  40bc2c:	f04f 30ff 	mov.w	r0, #4294967295
  40bc30:	e7fa      	b.n	40bc28 <__mcmp+0x2c>
  40bc32:	bf00      	nop

0040bc34 <__mdiff>:
  40bc34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bc38:	690f      	ldr	r7, [r1, #16]
  40bc3a:	460e      	mov	r6, r1
  40bc3c:	6911      	ldr	r1, [r2, #16]
  40bc3e:	1a7f      	subs	r7, r7, r1
  40bc40:	2f00      	cmp	r7, #0
  40bc42:	4690      	mov	r8, r2
  40bc44:	d117      	bne.n	40bc76 <__mdiff+0x42>
  40bc46:	0089      	lsls	r1, r1, #2
  40bc48:	f106 0514 	add.w	r5, r6, #20
  40bc4c:	f102 0e14 	add.w	lr, r2, #20
  40bc50:	186b      	adds	r3, r5, r1
  40bc52:	4471      	add	r1, lr
  40bc54:	e001      	b.n	40bc5a <__mdiff+0x26>
  40bc56:	429d      	cmp	r5, r3
  40bc58:	d25c      	bcs.n	40bd14 <__mdiff+0xe0>
  40bc5a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40bc5e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40bc62:	42a2      	cmp	r2, r4
  40bc64:	d0f7      	beq.n	40bc56 <__mdiff+0x22>
  40bc66:	d25e      	bcs.n	40bd26 <__mdiff+0xf2>
  40bc68:	4633      	mov	r3, r6
  40bc6a:	462c      	mov	r4, r5
  40bc6c:	4646      	mov	r6, r8
  40bc6e:	4675      	mov	r5, lr
  40bc70:	4698      	mov	r8, r3
  40bc72:	2701      	movs	r7, #1
  40bc74:	e005      	b.n	40bc82 <__mdiff+0x4e>
  40bc76:	db58      	blt.n	40bd2a <__mdiff+0xf6>
  40bc78:	f106 0514 	add.w	r5, r6, #20
  40bc7c:	f108 0414 	add.w	r4, r8, #20
  40bc80:	2700      	movs	r7, #0
  40bc82:	6871      	ldr	r1, [r6, #4]
  40bc84:	f7ff fdbc 	bl	40b800 <_Balloc>
  40bc88:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40bc8c:	6936      	ldr	r6, [r6, #16]
  40bc8e:	60c7      	str	r7, [r0, #12]
  40bc90:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40bc94:	46a6      	mov	lr, r4
  40bc96:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40bc9a:	f100 0414 	add.w	r4, r0, #20
  40bc9e:	2300      	movs	r3, #0
  40bca0:	f85e 1b04 	ldr.w	r1, [lr], #4
  40bca4:	f855 8b04 	ldr.w	r8, [r5], #4
  40bca8:	b28a      	uxth	r2, r1
  40bcaa:	fa13 f388 	uxtah	r3, r3, r8
  40bcae:	0c09      	lsrs	r1, r1, #16
  40bcb0:	1a9a      	subs	r2, r3, r2
  40bcb2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40bcb6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40bcba:	b292      	uxth	r2, r2
  40bcbc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40bcc0:	45f4      	cmp	ip, lr
  40bcc2:	f844 2b04 	str.w	r2, [r4], #4
  40bcc6:	ea4f 4323 	mov.w	r3, r3, asr #16
  40bcca:	d8e9      	bhi.n	40bca0 <__mdiff+0x6c>
  40bccc:	42af      	cmp	r7, r5
  40bcce:	d917      	bls.n	40bd00 <__mdiff+0xcc>
  40bcd0:	46a4      	mov	ip, r4
  40bcd2:	46ae      	mov	lr, r5
  40bcd4:	f85e 2b04 	ldr.w	r2, [lr], #4
  40bcd8:	fa13 f382 	uxtah	r3, r3, r2
  40bcdc:	1419      	asrs	r1, r3, #16
  40bcde:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40bce2:	b29b      	uxth	r3, r3
  40bce4:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40bce8:	4577      	cmp	r7, lr
  40bcea:	f84c 2b04 	str.w	r2, [ip], #4
  40bcee:	ea4f 4321 	mov.w	r3, r1, asr #16
  40bcf2:	d8ef      	bhi.n	40bcd4 <__mdiff+0xa0>
  40bcf4:	43ed      	mvns	r5, r5
  40bcf6:	442f      	add	r7, r5
  40bcf8:	f027 0703 	bic.w	r7, r7, #3
  40bcfc:	3704      	adds	r7, #4
  40bcfe:	443c      	add	r4, r7
  40bd00:	3c04      	subs	r4, #4
  40bd02:	b922      	cbnz	r2, 40bd0e <__mdiff+0xda>
  40bd04:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40bd08:	3e01      	subs	r6, #1
  40bd0a:	2b00      	cmp	r3, #0
  40bd0c:	d0fa      	beq.n	40bd04 <__mdiff+0xd0>
  40bd0e:	6106      	str	r6, [r0, #16]
  40bd10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bd14:	2100      	movs	r1, #0
  40bd16:	f7ff fd73 	bl	40b800 <_Balloc>
  40bd1a:	2201      	movs	r2, #1
  40bd1c:	2300      	movs	r3, #0
  40bd1e:	6102      	str	r2, [r0, #16]
  40bd20:	6143      	str	r3, [r0, #20]
  40bd22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bd26:	4674      	mov	r4, lr
  40bd28:	e7ab      	b.n	40bc82 <__mdiff+0x4e>
  40bd2a:	4633      	mov	r3, r6
  40bd2c:	f106 0414 	add.w	r4, r6, #20
  40bd30:	f102 0514 	add.w	r5, r2, #20
  40bd34:	4616      	mov	r6, r2
  40bd36:	2701      	movs	r7, #1
  40bd38:	4698      	mov	r8, r3
  40bd3a:	e7a2      	b.n	40bc82 <__mdiff+0x4e>

0040bd3c <__d2b>:
  40bd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bd40:	b082      	sub	sp, #8
  40bd42:	2101      	movs	r1, #1
  40bd44:	461c      	mov	r4, r3
  40bd46:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40bd4a:	4615      	mov	r5, r2
  40bd4c:	9e08      	ldr	r6, [sp, #32]
  40bd4e:	f7ff fd57 	bl	40b800 <_Balloc>
  40bd52:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40bd56:	4680      	mov	r8, r0
  40bd58:	b10f      	cbz	r7, 40bd5e <__d2b+0x22>
  40bd5a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40bd5e:	9401      	str	r4, [sp, #4]
  40bd60:	b31d      	cbz	r5, 40bdaa <__d2b+0x6e>
  40bd62:	a802      	add	r0, sp, #8
  40bd64:	f840 5d08 	str.w	r5, [r0, #-8]!
  40bd68:	f7ff fdda 	bl	40b920 <__lo0bits>
  40bd6c:	2800      	cmp	r0, #0
  40bd6e:	d134      	bne.n	40bdda <__d2b+0x9e>
  40bd70:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40bd74:	f8c8 2014 	str.w	r2, [r8, #20]
  40bd78:	2b00      	cmp	r3, #0
  40bd7a:	bf0c      	ite	eq
  40bd7c:	2101      	moveq	r1, #1
  40bd7e:	2102      	movne	r1, #2
  40bd80:	f8c8 3018 	str.w	r3, [r8, #24]
  40bd84:	f8c8 1010 	str.w	r1, [r8, #16]
  40bd88:	b9df      	cbnz	r7, 40bdc2 <__d2b+0x86>
  40bd8a:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40bd8e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40bd92:	6030      	str	r0, [r6, #0]
  40bd94:	6918      	ldr	r0, [r3, #16]
  40bd96:	f7ff fda3 	bl	40b8e0 <__hi0bits>
  40bd9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40bd9c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40bda0:	6018      	str	r0, [r3, #0]
  40bda2:	4640      	mov	r0, r8
  40bda4:	b002      	add	sp, #8
  40bda6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bdaa:	a801      	add	r0, sp, #4
  40bdac:	f7ff fdb8 	bl	40b920 <__lo0bits>
  40bdb0:	9b01      	ldr	r3, [sp, #4]
  40bdb2:	f8c8 3014 	str.w	r3, [r8, #20]
  40bdb6:	2101      	movs	r1, #1
  40bdb8:	3020      	adds	r0, #32
  40bdba:	f8c8 1010 	str.w	r1, [r8, #16]
  40bdbe:	2f00      	cmp	r7, #0
  40bdc0:	d0e3      	beq.n	40bd8a <__d2b+0x4e>
  40bdc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40bdc4:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40bdc8:	4407      	add	r7, r0
  40bdca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40bdce:	6037      	str	r7, [r6, #0]
  40bdd0:	6018      	str	r0, [r3, #0]
  40bdd2:	4640      	mov	r0, r8
  40bdd4:	b002      	add	sp, #8
  40bdd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bdda:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40bdde:	f1c0 0220 	rsb	r2, r0, #32
  40bde2:	fa03 f202 	lsl.w	r2, r3, r2
  40bde6:	430a      	orrs	r2, r1
  40bde8:	40c3      	lsrs	r3, r0
  40bdea:	9301      	str	r3, [sp, #4]
  40bdec:	f8c8 2014 	str.w	r2, [r8, #20]
  40bdf0:	e7c2      	b.n	40bd78 <__d2b+0x3c>
  40bdf2:	bf00      	nop

0040bdf4 <_putc_r>:
  40bdf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bdf6:	460e      	mov	r6, r1
  40bdf8:	4614      	mov	r4, r2
  40bdfa:	4607      	mov	r7, r0
  40bdfc:	b108      	cbz	r0, 40be02 <_putc_r+0xe>
  40bdfe:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40be00:	b34b      	cbz	r3, 40be56 <_putc_r+0x62>
  40be02:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40be04:	07d8      	lsls	r0, r3, #31
  40be06:	d402      	bmi.n	40be0e <_putc_r+0x1a>
  40be08:	89a3      	ldrh	r3, [r4, #12]
  40be0a:	0599      	lsls	r1, r3, #22
  40be0c:	d526      	bpl.n	40be5c <_putc_r+0x68>
  40be0e:	68a3      	ldr	r3, [r4, #8]
  40be10:	3b01      	subs	r3, #1
  40be12:	2b00      	cmp	r3, #0
  40be14:	60a3      	str	r3, [r4, #8]
  40be16:	db11      	blt.n	40be3c <_putc_r+0x48>
  40be18:	b2f5      	uxtb	r5, r6
  40be1a:	6823      	ldr	r3, [r4, #0]
  40be1c:	1c5a      	adds	r2, r3, #1
  40be1e:	6022      	str	r2, [r4, #0]
  40be20:	701e      	strb	r6, [r3, #0]
  40be22:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40be24:	07da      	lsls	r2, r3, #31
  40be26:	d402      	bmi.n	40be2e <_putc_r+0x3a>
  40be28:	89a3      	ldrh	r3, [r4, #12]
  40be2a:	059b      	lsls	r3, r3, #22
  40be2c:	d501      	bpl.n	40be32 <_putc_r+0x3e>
  40be2e:	4628      	mov	r0, r5
  40be30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40be32:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40be34:	f7ff f8d6 	bl	40afe4 <__retarget_lock_release_recursive>
  40be38:	4628      	mov	r0, r5
  40be3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40be3c:	69a2      	ldr	r2, [r4, #24]
  40be3e:	4293      	cmp	r3, r2
  40be40:	db02      	blt.n	40be48 <_putc_r+0x54>
  40be42:	b2f5      	uxtb	r5, r6
  40be44:	2d0a      	cmp	r5, #10
  40be46:	d1e8      	bne.n	40be1a <_putc_r+0x26>
  40be48:	4631      	mov	r1, r6
  40be4a:	4638      	mov	r0, r7
  40be4c:	4622      	mov	r2, r4
  40be4e:	f000 fa4f 	bl	40c2f0 <__swbuf_r>
  40be52:	4605      	mov	r5, r0
  40be54:	e7e5      	b.n	40be22 <_putc_r+0x2e>
  40be56:	f7fe fd75 	bl	40a944 <__sinit>
  40be5a:	e7d2      	b.n	40be02 <_putc_r+0xe>
  40be5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40be5e:	f7ff f8bf 	bl	40afe0 <__retarget_lock_acquire_recursive>
  40be62:	e7d4      	b.n	40be0e <_putc_r+0x1a>

0040be64 <_realloc_r>:
  40be64:	2900      	cmp	r1, #0
  40be66:	f000 8095 	beq.w	40bf94 <_realloc_r+0x130>
  40be6a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40be6e:	460d      	mov	r5, r1
  40be70:	4616      	mov	r6, r2
  40be72:	b083      	sub	sp, #12
  40be74:	4680      	mov	r8, r0
  40be76:	f106 070b 	add.w	r7, r6, #11
  40be7a:	f7ff fcb5 	bl	40b7e8 <__malloc_lock>
  40be7e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40be82:	2f16      	cmp	r7, #22
  40be84:	f02e 0403 	bic.w	r4, lr, #3
  40be88:	f1a5 0908 	sub.w	r9, r5, #8
  40be8c:	d83c      	bhi.n	40bf08 <_realloc_r+0xa4>
  40be8e:	2210      	movs	r2, #16
  40be90:	4617      	mov	r7, r2
  40be92:	42be      	cmp	r6, r7
  40be94:	d83d      	bhi.n	40bf12 <_realloc_r+0xae>
  40be96:	4294      	cmp	r4, r2
  40be98:	da43      	bge.n	40bf22 <_realloc_r+0xbe>
  40be9a:	4bc4      	ldr	r3, [pc, #784]	; (40c1ac <_realloc_r+0x348>)
  40be9c:	6899      	ldr	r1, [r3, #8]
  40be9e:	eb09 0004 	add.w	r0, r9, r4
  40bea2:	4288      	cmp	r0, r1
  40bea4:	f000 80b4 	beq.w	40c010 <_realloc_r+0x1ac>
  40bea8:	6843      	ldr	r3, [r0, #4]
  40beaa:	f023 0101 	bic.w	r1, r3, #1
  40beae:	4401      	add	r1, r0
  40beb0:	6849      	ldr	r1, [r1, #4]
  40beb2:	07c9      	lsls	r1, r1, #31
  40beb4:	d54c      	bpl.n	40bf50 <_realloc_r+0xec>
  40beb6:	f01e 0f01 	tst.w	lr, #1
  40beba:	f000 809b 	beq.w	40bff4 <_realloc_r+0x190>
  40bebe:	4631      	mov	r1, r6
  40bec0:	4640      	mov	r0, r8
  40bec2:	f7ff f911 	bl	40b0e8 <_malloc_r>
  40bec6:	4606      	mov	r6, r0
  40bec8:	2800      	cmp	r0, #0
  40beca:	d03a      	beq.n	40bf42 <_realloc_r+0xde>
  40becc:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40bed0:	f023 0301 	bic.w	r3, r3, #1
  40bed4:	444b      	add	r3, r9
  40bed6:	f1a0 0208 	sub.w	r2, r0, #8
  40beda:	429a      	cmp	r2, r3
  40bedc:	f000 8121 	beq.w	40c122 <_realloc_r+0x2be>
  40bee0:	1f22      	subs	r2, r4, #4
  40bee2:	2a24      	cmp	r2, #36	; 0x24
  40bee4:	f200 8107 	bhi.w	40c0f6 <_realloc_r+0x292>
  40bee8:	2a13      	cmp	r2, #19
  40beea:	f200 80db 	bhi.w	40c0a4 <_realloc_r+0x240>
  40beee:	4603      	mov	r3, r0
  40bef0:	462a      	mov	r2, r5
  40bef2:	6811      	ldr	r1, [r2, #0]
  40bef4:	6019      	str	r1, [r3, #0]
  40bef6:	6851      	ldr	r1, [r2, #4]
  40bef8:	6059      	str	r1, [r3, #4]
  40befa:	6892      	ldr	r2, [r2, #8]
  40befc:	609a      	str	r2, [r3, #8]
  40befe:	4629      	mov	r1, r5
  40bf00:	4640      	mov	r0, r8
  40bf02:	f7fe fdc1 	bl	40aa88 <_free_r>
  40bf06:	e01c      	b.n	40bf42 <_realloc_r+0xde>
  40bf08:	f027 0707 	bic.w	r7, r7, #7
  40bf0c:	2f00      	cmp	r7, #0
  40bf0e:	463a      	mov	r2, r7
  40bf10:	dabf      	bge.n	40be92 <_realloc_r+0x2e>
  40bf12:	2600      	movs	r6, #0
  40bf14:	230c      	movs	r3, #12
  40bf16:	4630      	mov	r0, r6
  40bf18:	f8c8 3000 	str.w	r3, [r8]
  40bf1c:	b003      	add	sp, #12
  40bf1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bf22:	462e      	mov	r6, r5
  40bf24:	1be3      	subs	r3, r4, r7
  40bf26:	2b0f      	cmp	r3, #15
  40bf28:	d81e      	bhi.n	40bf68 <_realloc_r+0x104>
  40bf2a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40bf2e:	f003 0301 	and.w	r3, r3, #1
  40bf32:	4323      	orrs	r3, r4
  40bf34:	444c      	add	r4, r9
  40bf36:	f8c9 3004 	str.w	r3, [r9, #4]
  40bf3a:	6863      	ldr	r3, [r4, #4]
  40bf3c:	f043 0301 	orr.w	r3, r3, #1
  40bf40:	6063      	str	r3, [r4, #4]
  40bf42:	4640      	mov	r0, r8
  40bf44:	f7ff fc56 	bl	40b7f4 <__malloc_unlock>
  40bf48:	4630      	mov	r0, r6
  40bf4a:	b003      	add	sp, #12
  40bf4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bf50:	f023 0303 	bic.w	r3, r3, #3
  40bf54:	18e1      	adds	r1, r4, r3
  40bf56:	4291      	cmp	r1, r2
  40bf58:	db1f      	blt.n	40bf9a <_realloc_r+0x136>
  40bf5a:	68c3      	ldr	r3, [r0, #12]
  40bf5c:	6882      	ldr	r2, [r0, #8]
  40bf5e:	462e      	mov	r6, r5
  40bf60:	60d3      	str	r3, [r2, #12]
  40bf62:	460c      	mov	r4, r1
  40bf64:	609a      	str	r2, [r3, #8]
  40bf66:	e7dd      	b.n	40bf24 <_realloc_r+0xc0>
  40bf68:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40bf6c:	eb09 0107 	add.w	r1, r9, r7
  40bf70:	f002 0201 	and.w	r2, r2, #1
  40bf74:	444c      	add	r4, r9
  40bf76:	f043 0301 	orr.w	r3, r3, #1
  40bf7a:	4317      	orrs	r7, r2
  40bf7c:	f8c9 7004 	str.w	r7, [r9, #4]
  40bf80:	604b      	str	r3, [r1, #4]
  40bf82:	6863      	ldr	r3, [r4, #4]
  40bf84:	f043 0301 	orr.w	r3, r3, #1
  40bf88:	3108      	adds	r1, #8
  40bf8a:	6063      	str	r3, [r4, #4]
  40bf8c:	4640      	mov	r0, r8
  40bf8e:	f7fe fd7b 	bl	40aa88 <_free_r>
  40bf92:	e7d6      	b.n	40bf42 <_realloc_r+0xde>
  40bf94:	4611      	mov	r1, r2
  40bf96:	f7ff b8a7 	b.w	40b0e8 <_malloc_r>
  40bf9a:	f01e 0f01 	tst.w	lr, #1
  40bf9e:	d18e      	bne.n	40bebe <_realloc_r+0x5a>
  40bfa0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40bfa4:	eba9 0a01 	sub.w	sl, r9, r1
  40bfa8:	f8da 1004 	ldr.w	r1, [sl, #4]
  40bfac:	f021 0103 	bic.w	r1, r1, #3
  40bfb0:	440b      	add	r3, r1
  40bfb2:	4423      	add	r3, r4
  40bfb4:	4293      	cmp	r3, r2
  40bfb6:	db25      	blt.n	40c004 <_realloc_r+0x1a0>
  40bfb8:	68c2      	ldr	r2, [r0, #12]
  40bfba:	6881      	ldr	r1, [r0, #8]
  40bfbc:	4656      	mov	r6, sl
  40bfbe:	60ca      	str	r2, [r1, #12]
  40bfc0:	6091      	str	r1, [r2, #8]
  40bfc2:	f8da 100c 	ldr.w	r1, [sl, #12]
  40bfc6:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40bfca:	1f22      	subs	r2, r4, #4
  40bfcc:	2a24      	cmp	r2, #36	; 0x24
  40bfce:	60c1      	str	r1, [r0, #12]
  40bfd0:	6088      	str	r0, [r1, #8]
  40bfd2:	f200 8094 	bhi.w	40c0fe <_realloc_r+0x29a>
  40bfd6:	2a13      	cmp	r2, #19
  40bfd8:	d96f      	bls.n	40c0ba <_realloc_r+0x256>
  40bfda:	6829      	ldr	r1, [r5, #0]
  40bfdc:	f8ca 1008 	str.w	r1, [sl, #8]
  40bfe0:	6869      	ldr	r1, [r5, #4]
  40bfe2:	f8ca 100c 	str.w	r1, [sl, #12]
  40bfe6:	2a1b      	cmp	r2, #27
  40bfe8:	f200 80a2 	bhi.w	40c130 <_realloc_r+0x2cc>
  40bfec:	3508      	adds	r5, #8
  40bfee:	f10a 0210 	add.w	r2, sl, #16
  40bff2:	e063      	b.n	40c0bc <_realloc_r+0x258>
  40bff4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40bff8:	eba9 0a03 	sub.w	sl, r9, r3
  40bffc:	f8da 1004 	ldr.w	r1, [sl, #4]
  40c000:	f021 0103 	bic.w	r1, r1, #3
  40c004:	1863      	adds	r3, r4, r1
  40c006:	4293      	cmp	r3, r2
  40c008:	f6ff af59 	blt.w	40bebe <_realloc_r+0x5a>
  40c00c:	4656      	mov	r6, sl
  40c00e:	e7d8      	b.n	40bfc2 <_realloc_r+0x15e>
  40c010:	6841      	ldr	r1, [r0, #4]
  40c012:	f021 0b03 	bic.w	fp, r1, #3
  40c016:	44a3      	add	fp, r4
  40c018:	f107 0010 	add.w	r0, r7, #16
  40c01c:	4583      	cmp	fp, r0
  40c01e:	da56      	bge.n	40c0ce <_realloc_r+0x26a>
  40c020:	f01e 0f01 	tst.w	lr, #1
  40c024:	f47f af4b 	bne.w	40bebe <_realloc_r+0x5a>
  40c028:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40c02c:	eba9 0a01 	sub.w	sl, r9, r1
  40c030:	f8da 1004 	ldr.w	r1, [sl, #4]
  40c034:	f021 0103 	bic.w	r1, r1, #3
  40c038:	448b      	add	fp, r1
  40c03a:	4558      	cmp	r0, fp
  40c03c:	dce2      	bgt.n	40c004 <_realloc_r+0x1a0>
  40c03e:	4656      	mov	r6, sl
  40c040:	f8da 100c 	ldr.w	r1, [sl, #12]
  40c044:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40c048:	1f22      	subs	r2, r4, #4
  40c04a:	2a24      	cmp	r2, #36	; 0x24
  40c04c:	60c1      	str	r1, [r0, #12]
  40c04e:	6088      	str	r0, [r1, #8]
  40c050:	f200 808f 	bhi.w	40c172 <_realloc_r+0x30e>
  40c054:	2a13      	cmp	r2, #19
  40c056:	f240 808a 	bls.w	40c16e <_realloc_r+0x30a>
  40c05a:	6829      	ldr	r1, [r5, #0]
  40c05c:	f8ca 1008 	str.w	r1, [sl, #8]
  40c060:	6869      	ldr	r1, [r5, #4]
  40c062:	f8ca 100c 	str.w	r1, [sl, #12]
  40c066:	2a1b      	cmp	r2, #27
  40c068:	f200 808a 	bhi.w	40c180 <_realloc_r+0x31c>
  40c06c:	3508      	adds	r5, #8
  40c06e:	f10a 0210 	add.w	r2, sl, #16
  40c072:	6829      	ldr	r1, [r5, #0]
  40c074:	6011      	str	r1, [r2, #0]
  40c076:	6869      	ldr	r1, [r5, #4]
  40c078:	6051      	str	r1, [r2, #4]
  40c07a:	68a9      	ldr	r1, [r5, #8]
  40c07c:	6091      	str	r1, [r2, #8]
  40c07e:	eb0a 0107 	add.w	r1, sl, r7
  40c082:	ebab 0207 	sub.w	r2, fp, r7
  40c086:	f042 0201 	orr.w	r2, r2, #1
  40c08a:	6099      	str	r1, [r3, #8]
  40c08c:	604a      	str	r2, [r1, #4]
  40c08e:	f8da 3004 	ldr.w	r3, [sl, #4]
  40c092:	f003 0301 	and.w	r3, r3, #1
  40c096:	431f      	orrs	r7, r3
  40c098:	4640      	mov	r0, r8
  40c09a:	f8ca 7004 	str.w	r7, [sl, #4]
  40c09e:	f7ff fba9 	bl	40b7f4 <__malloc_unlock>
  40c0a2:	e751      	b.n	40bf48 <_realloc_r+0xe4>
  40c0a4:	682b      	ldr	r3, [r5, #0]
  40c0a6:	6003      	str	r3, [r0, #0]
  40c0a8:	686b      	ldr	r3, [r5, #4]
  40c0aa:	6043      	str	r3, [r0, #4]
  40c0ac:	2a1b      	cmp	r2, #27
  40c0ae:	d82d      	bhi.n	40c10c <_realloc_r+0x2a8>
  40c0b0:	f100 0308 	add.w	r3, r0, #8
  40c0b4:	f105 0208 	add.w	r2, r5, #8
  40c0b8:	e71b      	b.n	40bef2 <_realloc_r+0x8e>
  40c0ba:	4632      	mov	r2, r6
  40c0bc:	6829      	ldr	r1, [r5, #0]
  40c0be:	6011      	str	r1, [r2, #0]
  40c0c0:	6869      	ldr	r1, [r5, #4]
  40c0c2:	6051      	str	r1, [r2, #4]
  40c0c4:	68a9      	ldr	r1, [r5, #8]
  40c0c6:	6091      	str	r1, [r2, #8]
  40c0c8:	461c      	mov	r4, r3
  40c0ca:	46d1      	mov	r9, sl
  40c0cc:	e72a      	b.n	40bf24 <_realloc_r+0xc0>
  40c0ce:	eb09 0107 	add.w	r1, r9, r7
  40c0d2:	ebab 0b07 	sub.w	fp, fp, r7
  40c0d6:	f04b 0201 	orr.w	r2, fp, #1
  40c0da:	6099      	str	r1, [r3, #8]
  40c0dc:	604a      	str	r2, [r1, #4]
  40c0de:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40c0e2:	f003 0301 	and.w	r3, r3, #1
  40c0e6:	431f      	orrs	r7, r3
  40c0e8:	4640      	mov	r0, r8
  40c0ea:	f845 7c04 	str.w	r7, [r5, #-4]
  40c0ee:	f7ff fb81 	bl	40b7f4 <__malloc_unlock>
  40c0f2:	462e      	mov	r6, r5
  40c0f4:	e728      	b.n	40bf48 <_realloc_r+0xe4>
  40c0f6:	4629      	mov	r1, r5
  40c0f8:	f7ff fb12 	bl	40b720 <memmove>
  40c0fc:	e6ff      	b.n	40befe <_realloc_r+0x9a>
  40c0fe:	4629      	mov	r1, r5
  40c100:	4630      	mov	r0, r6
  40c102:	461c      	mov	r4, r3
  40c104:	46d1      	mov	r9, sl
  40c106:	f7ff fb0b 	bl	40b720 <memmove>
  40c10a:	e70b      	b.n	40bf24 <_realloc_r+0xc0>
  40c10c:	68ab      	ldr	r3, [r5, #8]
  40c10e:	6083      	str	r3, [r0, #8]
  40c110:	68eb      	ldr	r3, [r5, #12]
  40c112:	60c3      	str	r3, [r0, #12]
  40c114:	2a24      	cmp	r2, #36	; 0x24
  40c116:	d017      	beq.n	40c148 <_realloc_r+0x2e4>
  40c118:	f100 0310 	add.w	r3, r0, #16
  40c11c:	f105 0210 	add.w	r2, r5, #16
  40c120:	e6e7      	b.n	40bef2 <_realloc_r+0x8e>
  40c122:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40c126:	f023 0303 	bic.w	r3, r3, #3
  40c12a:	441c      	add	r4, r3
  40c12c:	462e      	mov	r6, r5
  40c12e:	e6f9      	b.n	40bf24 <_realloc_r+0xc0>
  40c130:	68a9      	ldr	r1, [r5, #8]
  40c132:	f8ca 1010 	str.w	r1, [sl, #16]
  40c136:	68e9      	ldr	r1, [r5, #12]
  40c138:	f8ca 1014 	str.w	r1, [sl, #20]
  40c13c:	2a24      	cmp	r2, #36	; 0x24
  40c13e:	d00c      	beq.n	40c15a <_realloc_r+0x2f6>
  40c140:	3510      	adds	r5, #16
  40c142:	f10a 0218 	add.w	r2, sl, #24
  40c146:	e7b9      	b.n	40c0bc <_realloc_r+0x258>
  40c148:	692b      	ldr	r3, [r5, #16]
  40c14a:	6103      	str	r3, [r0, #16]
  40c14c:	696b      	ldr	r3, [r5, #20]
  40c14e:	6143      	str	r3, [r0, #20]
  40c150:	f105 0218 	add.w	r2, r5, #24
  40c154:	f100 0318 	add.w	r3, r0, #24
  40c158:	e6cb      	b.n	40bef2 <_realloc_r+0x8e>
  40c15a:	692a      	ldr	r2, [r5, #16]
  40c15c:	f8ca 2018 	str.w	r2, [sl, #24]
  40c160:	696a      	ldr	r2, [r5, #20]
  40c162:	f8ca 201c 	str.w	r2, [sl, #28]
  40c166:	3518      	adds	r5, #24
  40c168:	f10a 0220 	add.w	r2, sl, #32
  40c16c:	e7a6      	b.n	40c0bc <_realloc_r+0x258>
  40c16e:	4632      	mov	r2, r6
  40c170:	e77f      	b.n	40c072 <_realloc_r+0x20e>
  40c172:	4629      	mov	r1, r5
  40c174:	4630      	mov	r0, r6
  40c176:	9301      	str	r3, [sp, #4]
  40c178:	f7ff fad2 	bl	40b720 <memmove>
  40c17c:	9b01      	ldr	r3, [sp, #4]
  40c17e:	e77e      	b.n	40c07e <_realloc_r+0x21a>
  40c180:	68a9      	ldr	r1, [r5, #8]
  40c182:	f8ca 1010 	str.w	r1, [sl, #16]
  40c186:	68e9      	ldr	r1, [r5, #12]
  40c188:	f8ca 1014 	str.w	r1, [sl, #20]
  40c18c:	2a24      	cmp	r2, #36	; 0x24
  40c18e:	d003      	beq.n	40c198 <_realloc_r+0x334>
  40c190:	3510      	adds	r5, #16
  40c192:	f10a 0218 	add.w	r2, sl, #24
  40c196:	e76c      	b.n	40c072 <_realloc_r+0x20e>
  40c198:	692a      	ldr	r2, [r5, #16]
  40c19a:	f8ca 2018 	str.w	r2, [sl, #24]
  40c19e:	696a      	ldr	r2, [r5, #20]
  40c1a0:	f8ca 201c 	str.w	r2, [sl, #28]
  40c1a4:	3518      	adds	r5, #24
  40c1a6:	f10a 0220 	add.w	r2, sl, #32
  40c1aa:	e762      	b.n	40c072 <_realloc_r+0x20e>
  40c1ac:	204005c0 	.word	0x204005c0

0040c1b0 <_sbrk_r>:
  40c1b0:	b538      	push	{r3, r4, r5, lr}
  40c1b2:	4c07      	ldr	r4, [pc, #28]	; (40c1d0 <_sbrk_r+0x20>)
  40c1b4:	2300      	movs	r3, #0
  40c1b6:	4605      	mov	r5, r0
  40c1b8:	4608      	mov	r0, r1
  40c1ba:	6023      	str	r3, [r4, #0]
  40c1bc:	f7f9 ffda 	bl	406174 <_sbrk>
  40c1c0:	1c43      	adds	r3, r0, #1
  40c1c2:	d000      	beq.n	40c1c6 <_sbrk_r+0x16>
  40c1c4:	bd38      	pop	{r3, r4, r5, pc}
  40c1c6:	6823      	ldr	r3, [r4, #0]
  40c1c8:	2b00      	cmp	r3, #0
  40c1ca:	d0fb      	beq.n	40c1c4 <_sbrk_r+0x14>
  40c1cc:	602b      	str	r3, [r5, #0]
  40c1ce:	bd38      	pop	{r3, r4, r5, pc}
  40c1d0:	2040cca4 	.word	0x2040cca4

0040c1d4 <__sread>:
  40c1d4:	b510      	push	{r4, lr}
  40c1d6:	460c      	mov	r4, r1
  40c1d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40c1dc:	f000 faca 	bl	40c774 <_read_r>
  40c1e0:	2800      	cmp	r0, #0
  40c1e2:	db03      	blt.n	40c1ec <__sread+0x18>
  40c1e4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40c1e6:	4403      	add	r3, r0
  40c1e8:	6523      	str	r3, [r4, #80]	; 0x50
  40c1ea:	bd10      	pop	{r4, pc}
  40c1ec:	89a3      	ldrh	r3, [r4, #12]
  40c1ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40c1f2:	81a3      	strh	r3, [r4, #12]
  40c1f4:	bd10      	pop	{r4, pc}
  40c1f6:	bf00      	nop

0040c1f8 <__swrite>:
  40c1f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c1fc:	4616      	mov	r6, r2
  40c1fe:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40c202:	461f      	mov	r7, r3
  40c204:	05d3      	lsls	r3, r2, #23
  40c206:	460c      	mov	r4, r1
  40c208:	4605      	mov	r5, r0
  40c20a:	d507      	bpl.n	40c21c <__swrite+0x24>
  40c20c:	2200      	movs	r2, #0
  40c20e:	2302      	movs	r3, #2
  40c210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40c214:	f000 fa98 	bl	40c748 <_lseek_r>
  40c218:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40c21c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40c220:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40c224:	81a2      	strh	r2, [r4, #12]
  40c226:	463b      	mov	r3, r7
  40c228:	4632      	mov	r2, r6
  40c22a:	4628      	mov	r0, r5
  40c22c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40c230:	f000 b8c4 	b.w	40c3bc <_write_r>

0040c234 <__sseek>:
  40c234:	b510      	push	{r4, lr}
  40c236:	460c      	mov	r4, r1
  40c238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40c23c:	f000 fa84 	bl	40c748 <_lseek_r>
  40c240:	89a3      	ldrh	r3, [r4, #12]
  40c242:	1c42      	adds	r2, r0, #1
  40c244:	bf0e      	itee	eq
  40c246:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40c24a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40c24e:	6520      	strne	r0, [r4, #80]	; 0x50
  40c250:	81a3      	strh	r3, [r4, #12]
  40c252:	bd10      	pop	{r4, pc}

0040c254 <__sclose>:
  40c254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40c258:	f000 b958 	b.w	40c50c <_close_r>

0040c25c <__sprint_r.part.0>:
  40c25c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c260:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40c262:	049c      	lsls	r4, r3, #18
  40c264:	4693      	mov	fp, r2
  40c266:	d52f      	bpl.n	40c2c8 <__sprint_r.part.0+0x6c>
  40c268:	6893      	ldr	r3, [r2, #8]
  40c26a:	6812      	ldr	r2, [r2, #0]
  40c26c:	b353      	cbz	r3, 40c2c4 <__sprint_r.part.0+0x68>
  40c26e:	460e      	mov	r6, r1
  40c270:	4607      	mov	r7, r0
  40c272:	f102 0908 	add.w	r9, r2, #8
  40c276:	e919 0420 	ldmdb	r9, {r5, sl}
  40c27a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40c27e:	d017      	beq.n	40c2b0 <__sprint_r.part.0+0x54>
  40c280:	3d04      	subs	r5, #4
  40c282:	2400      	movs	r4, #0
  40c284:	e001      	b.n	40c28a <__sprint_r.part.0+0x2e>
  40c286:	45a0      	cmp	r8, r4
  40c288:	d010      	beq.n	40c2ac <__sprint_r.part.0+0x50>
  40c28a:	4632      	mov	r2, r6
  40c28c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40c290:	4638      	mov	r0, r7
  40c292:	f000 f9ff 	bl	40c694 <_fputwc_r>
  40c296:	1c43      	adds	r3, r0, #1
  40c298:	f104 0401 	add.w	r4, r4, #1
  40c29c:	d1f3      	bne.n	40c286 <__sprint_r.part.0+0x2a>
  40c29e:	2300      	movs	r3, #0
  40c2a0:	f8cb 3008 	str.w	r3, [fp, #8]
  40c2a4:	f8cb 3004 	str.w	r3, [fp, #4]
  40c2a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c2ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  40c2b0:	f02a 0a03 	bic.w	sl, sl, #3
  40c2b4:	eba3 030a 	sub.w	r3, r3, sl
  40c2b8:	f8cb 3008 	str.w	r3, [fp, #8]
  40c2bc:	f109 0908 	add.w	r9, r9, #8
  40c2c0:	2b00      	cmp	r3, #0
  40c2c2:	d1d8      	bne.n	40c276 <__sprint_r.part.0+0x1a>
  40c2c4:	2000      	movs	r0, #0
  40c2c6:	e7ea      	b.n	40c29e <__sprint_r.part.0+0x42>
  40c2c8:	f7fe fcc4 	bl	40ac54 <__sfvwrite_r>
  40c2cc:	2300      	movs	r3, #0
  40c2ce:	f8cb 3008 	str.w	r3, [fp, #8]
  40c2d2:	f8cb 3004 	str.w	r3, [fp, #4]
  40c2d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c2da:	bf00      	nop

0040c2dc <__sprint_r>:
  40c2dc:	6893      	ldr	r3, [r2, #8]
  40c2de:	b10b      	cbz	r3, 40c2e4 <__sprint_r+0x8>
  40c2e0:	f7ff bfbc 	b.w	40c25c <__sprint_r.part.0>
  40c2e4:	b410      	push	{r4}
  40c2e6:	4618      	mov	r0, r3
  40c2e8:	6053      	str	r3, [r2, #4]
  40c2ea:	bc10      	pop	{r4}
  40c2ec:	4770      	bx	lr
  40c2ee:	bf00      	nop

0040c2f0 <__swbuf_r>:
  40c2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40c2f2:	460d      	mov	r5, r1
  40c2f4:	4614      	mov	r4, r2
  40c2f6:	4606      	mov	r6, r0
  40c2f8:	b110      	cbz	r0, 40c300 <__swbuf_r+0x10>
  40c2fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40c2fc:	2b00      	cmp	r3, #0
  40c2fe:	d04b      	beq.n	40c398 <__swbuf_r+0xa8>
  40c300:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40c304:	69a3      	ldr	r3, [r4, #24]
  40c306:	60a3      	str	r3, [r4, #8]
  40c308:	b291      	uxth	r1, r2
  40c30a:	0708      	lsls	r0, r1, #28
  40c30c:	d539      	bpl.n	40c382 <__swbuf_r+0x92>
  40c30e:	6923      	ldr	r3, [r4, #16]
  40c310:	2b00      	cmp	r3, #0
  40c312:	d036      	beq.n	40c382 <__swbuf_r+0x92>
  40c314:	b2ed      	uxtb	r5, r5
  40c316:	0489      	lsls	r1, r1, #18
  40c318:	462f      	mov	r7, r5
  40c31a:	d515      	bpl.n	40c348 <__swbuf_r+0x58>
  40c31c:	6822      	ldr	r2, [r4, #0]
  40c31e:	6961      	ldr	r1, [r4, #20]
  40c320:	1ad3      	subs	r3, r2, r3
  40c322:	428b      	cmp	r3, r1
  40c324:	da1c      	bge.n	40c360 <__swbuf_r+0x70>
  40c326:	3301      	adds	r3, #1
  40c328:	68a1      	ldr	r1, [r4, #8]
  40c32a:	1c50      	adds	r0, r2, #1
  40c32c:	3901      	subs	r1, #1
  40c32e:	60a1      	str	r1, [r4, #8]
  40c330:	6020      	str	r0, [r4, #0]
  40c332:	7015      	strb	r5, [r2, #0]
  40c334:	6962      	ldr	r2, [r4, #20]
  40c336:	429a      	cmp	r2, r3
  40c338:	d01a      	beq.n	40c370 <__swbuf_r+0x80>
  40c33a:	89a3      	ldrh	r3, [r4, #12]
  40c33c:	07db      	lsls	r3, r3, #31
  40c33e:	d501      	bpl.n	40c344 <__swbuf_r+0x54>
  40c340:	2d0a      	cmp	r5, #10
  40c342:	d015      	beq.n	40c370 <__swbuf_r+0x80>
  40c344:	4638      	mov	r0, r7
  40c346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40c348:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40c34a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40c34e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40c352:	81a2      	strh	r2, [r4, #12]
  40c354:	6822      	ldr	r2, [r4, #0]
  40c356:	6661      	str	r1, [r4, #100]	; 0x64
  40c358:	6961      	ldr	r1, [r4, #20]
  40c35a:	1ad3      	subs	r3, r2, r3
  40c35c:	428b      	cmp	r3, r1
  40c35e:	dbe2      	blt.n	40c326 <__swbuf_r+0x36>
  40c360:	4621      	mov	r1, r4
  40c362:	4630      	mov	r0, r6
  40c364:	f7fe fa96 	bl	40a894 <_fflush_r>
  40c368:	b940      	cbnz	r0, 40c37c <__swbuf_r+0x8c>
  40c36a:	6822      	ldr	r2, [r4, #0]
  40c36c:	2301      	movs	r3, #1
  40c36e:	e7db      	b.n	40c328 <__swbuf_r+0x38>
  40c370:	4621      	mov	r1, r4
  40c372:	4630      	mov	r0, r6
  40c374:	f7fe fa8e 	bl	40a894 <_fflush_r>
  40c378:	2800      	cmp	r0, #0
  40c37a:	d0e3      	beq.n	40c344 <__swbuf_r+0x54>
  40c37c:	f04f 37ff 	mov.w	r7, #4294967295
  40c380:	e7e0      	b.n	40c344 <__swbuf_r+0x54>
  40c382:	4621      	mov	r1, r4
  40c384:	4630      	mov	r0, r6
  40c386:	f7fd f9b3 	bl	4096f0 <__swsetup_r>
  40c38a:	2800      	cmp	r0, #0
  40c38c:	d1f6      	bne.n	40c37c <__swbuf_r+0x8c>
  40c38e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40c392:	6923      	ldr	r3, [r4, #16]
  40c394:	b291      	uxth	r1, r2
  40c396:	e7bd      	b.n	40c314 <__swbuf_r+0x24>
  40c398:	f7fe fad4 	bl	40a944 <__sinit>
  40c39c:	e7b0      	b.n	40c300 <__swbuf_r+0x10>
  40c39e:	bf00      	nop

0040c3a0 <__ascii_wctomb>:
  40c3a0:	b121      	cbz	r1, 40c3ac <__ascii_wctomb+0xc>
  40c3a2:	2aff      	cmp	r2, #255	; 0xff
  40c3a4:	d804      	bhi.n	40c3b0 <__ascii_wctomb+0x10>
  40c3a6:	700a      	strb	r2, [r1, #0]
  40c3a8:	2001      	movs	r0, #1
  40c3aa:	4770      	bx	lr
  40c3ac:	4608      	mov	r0, r1
  40c3ae:	4770      	bx	lr
  40c3b0:	238a      	movs	r3, #138	; 0x8a
  40c3b2:	6003      	str	r3, [r0, #0]
  40c3b4:	f04f 30ff 	mov.w	r0, #4294967295
  40c3b8:	4770      	bx	lr
  40c3ba:	bf00      	nop

0040c3bc <_write_r>:
  40c3bc:	b570      	push	{r4, r5, r6, lr}
  40c3be:	460d      	mov	r5, r1
  40c3c0:	4c08      	ldr	r4, [pc, #32]	; (40c3e4 <_write_r+0x28>)
  40c3c2:	4611      	mov	r1, r2
  40c3c4:	4606      	mov	r6, r0
  40c3c6:	461a      	mov	r2, r3
  40c3c8:	4628      	mov	r0, r5
  40c3ca:	2300      	movs	r3, #0
  40c3cc:	6023      	str	r3, [r4, #0]
  40c3ce:	f7f9 f857 	bl	405480 <_write>
  40c3d2:	1c43      	adds	r3, r0, #1
  40c3d4:	d000      	beq.n	40c3d8 <_write_r+0x1c>
  40c3d6:	bd70      	pop	{r4, r5, r6, pc}
  40c3d8:	6823      	ldr	r3, [r4, #0]
  40c3da:	2b00      	cmp	r3, #0
  40c3dc:	d0fb      	beq.n	40c3d6 <_write_r+0x1a>
  40c3de:	6033      	str	r3, [r6, #0]
  40c3e0:	bd70      	pop	{r4, r5, r6, pc}
  40c3e2:	bf00      	nop
  40c3e4:	2040cca4 	.word	0x2040cca4

0040c3e8 <__register_exitproc>:
  40c3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40c3ec:	4d2c      	ldr	r5, [pc, #176]	; (40c4a0 <__register_exitproc+0xb8>)
  40c3ee:	4606      	mov	r6, r0
  40c3f0:	6828      	ldr	r0, [r5, #0]
  40c3f2:	4698      	mov	r8, r3
  40c3f4:	460f      	mov	r7, r1
  40c3f6:	4691      	mov	r9, r2
  40c3f8:	f7fe fdf2 	bl	40afe0 <__retarget_lock_acquire_recursive>
  40c3fc:	4b29      	ldr	r3, [pc, #164]	; (40c4a4 <__register_exitproc+0xbc>)
  40c3fe:	681c      	ldr	r4, [r3, #0]
  40c400:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40c404:	2b00      	cmp	r3, #0
  40c406:	d03e      	beq.n	40c486 <__register_exitproc+0x9e>
  40c408:	685a      	ldr	r2, [r3, #4]
  40c40a:	2a1f      	cmp	r2, #31
  40c40c:	dc1c      	bgt.n	40c448 <__register_exitproc+0x60>
  40c40e:	f102 0e01 	add.w	lr, r2, #1
  40c412:	b176      	cbz	r6, 40c432 <__register_exitproc+0x4a>
  40c414:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40c418:	2401      	movs	r4, #1
  40c41a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40c41e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40c422:	4094      	lsls	r4, r2
  40c424:	4320      	orrs	r0, r4
  40c426:	2e02      	cmp	r6, #2
  40c428:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40c42c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40c430:	d023      	beq.n	40c47a <__register_exitproc+0x92>
  40c432:	3202      	adds	r2, #2
  40c434:	f8c3 e004 	str.w	lr, [r3, #4]
  40c438:	6828      	ldr	r0, [r5, #0]
  40c43a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40c43e:	f7fe fdd1 	bl	40afe4 <__retarget_lock_release_recursive>
  40c442:	2000      	movs	r0, #0
  40c444:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40c448:	4b17      	ldr	r3, [pc, #92]	; (40c4a8 <__register_exitproc+0xc0>)
  40c44a:	b30b      	cbz	r3, 40c490 <__register_exitproc+0xa8>
  40c44c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40c450:	f7fe fe42 	bl	40b0d8 <malloc>
  40c454:	4603      	mov	r3, r0
  40c456:	b1d8      	cbz	r0, 40c490 <__register_exitproc+0xa8>
  40c458:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40c45c:	6002      	str	r2, [r0, #0]
  40c45e:	2100      	movs	r1, #0
  40c460:	6041      	str	r1, [r0, #4]
  40c462:	460a      	mov	r2, r1
  40c464:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40c468:	f04f 0e01 	mov.w	lr, #1
  40c46c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40c470:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40c474:	2e00      	cmp	r6, #0
  40c476:	d0dc      	beq.n	40c432 <__register_exitproc+0x4a>
  40c478:	e7cc      	b.n	40c414 <__register_exitproc+0x2c>
  40c47a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40c47e:	430c      	orrs	r4, r1
  40c480:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40c484:	e7d5      	b.n	40c432 <__register_exitproc+0x4a>
  40c486:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40c48a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40c48e:	e7bb      	b.n	40c408 <__register_exitproc+0x20>
  40c490:	6828      	ldr	r0, [r5, #0]
  40c492:	f7fe fda7 	bl	40afe4 <__retarget_lock_release_recursive>
  40c496:	f04f 30ff 	mov.w	r0, #4294967295
  40c49a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40c49e:	bf00      	nop
  40c4a0:	20400450 	.word	0x20400450
  40c4a4:	0040dafc 	.word	0x0040dafc
  40c4a8:	0040b0d9 	.word	0x0040b0d9

0040c4ac <_calloc_r>:
  40c4ac:	b510      	push	{r4, lr}
  40c4ae:	fb02 f101 	mul.w	r1, r2, r1
  40c4b2:	f7fe fe19 	bl	40b0e8 <_malloc_r>
  40c4b6:	4604      	mov	r4, r0
  40c4b8:	b1d8      	cbz	r0, 40c4f2 <_calloc_r+0x46>
  40c4ba:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40c4be:	f022 0203 	bic.w	r2, r2, #3
  40c4c2:	3a04      	subs	r2, #4
  40c4c4:	2a24      	cmp	r2, #36	; 0x24
  40c4c6:	d818      	bhi.n	40c4fa <_calloc_r+0x4e>
  40c4c8:	2a13      	cmp	r2, #19
  40c4ca:	d914      	bls.n	40c4f6 <_calloc_r+0x4a>
  40c4cc:	2300      	movs	r3, #0
  40c4ce:	2a1b      	cmp	r2, #27
  40c4d0:	6003      	str	r3, [r0, #0]
  40c4d2:	6043      	str	r3, [r0, #4]
  40c4d4:	d916      	bls.n	40c504 <_calloc_r+0x58>
  40c4d6:	2a24      	cmp	r2, #36	; 0x24
  40c4d8:	6083      	str	r3, [r0, #8]
  40c4da:	60c3      	str	r3, [r0, #12]
  40c4dc:	bf11      	iteee	ne
  40c4de:	f100 0210 	addne.w	r2, r0, #16
  40c4e2:	6103      	streq	r3, [r0, #16]
  40c4e4:	6143      	streq	r3, [r0, #20]
  40c4e6:	f100 0218 	addeq.w	r2, r0, #24
  40c4ea:	2300      	movs	r3, #0
  40c4ec:	6013      	str	r3, [r2, #0]
  40c4ee:	6053      	str	r3, [r2, #4]
  40c4f0:	6093      	str	r3, [r2, #8]
  40c4f2:	4620      	mov	r0, r4
  40c4f4:	bd10      	pop	{r4, pc}
  40c4f6:	4602      	mov	r2, r0
  40c4f8:	e7f7      	b.n	40c4ea <_calloc_r+0x3e>
  40c4fa:	2100      	movs	r1, #0
  40c4fc:	f7fb f8be 	bl	40767c <memset>
  40c500:	4620      	mov	r0, r4
  40c502:	bd10      	pop	{r4, pc}
  40c504:	f100 0208 	add.w	r2, r0, #8
  40c508:	e7ef      	b.n	40c4ea <_calloc_r+0x3e>
  40c50a:	bf00      	nop

0040c50c <_close_r>:
  40c50c:	b538      	push	{r3, r4, r5, lr}
  40c50e:	4c07      	ldr	r4, [pc, #28]	; (40c52c <_close_r+0x20>)
  40c510:	2300      	movs	r3, #0
  40c512:	4605      	mov	r5, r0
  40c514:	4608      	mov	r0, r1
  40c516:	6023      	str	r3, [r4, #0]
  40c518:	f7f9 fe48 	bl	4061ac <_close>
  40c51c:	1c43      	adds	r3, r0, #1
  40c51e:	d000      	beq.n	40c522 <_close_r+0x16>
  40c520:	bd38      	pop	{r3, r4, r5, pc}
  40c522:	6823      	ldr	r3, [r4, #0]
  40c524:	2b00      	cmp	r3, #0
  40c526:	d0fb      	beq.n	40c520 <_close_r+0x14>
  40c528:	602b      	str	r3, [r5, #0]
  40c52a:	bd38      	pop	{r3, r4, r5, pc}
  40c52c:	2040cca4 	.word	0x2040cca4

0040c530 <_fclose_r>:
  40c530:	b570      	push	{r4, r5, r6, lr}
  40c532:	b159      	cbz	r1, 40c54c <_fclose_r+0x1c>
  40c534:	4605      	mov	r5, r0
  40c536:	460c      	mov	r4, r1
  40c538:	b110      	cbz	r0, 40c540 <_fclose_r+0x10>
  40c53a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40c53c:	2b00      	cmp	r3, #0
  40c53e:	d03c      	beq.n	40c5ba <_fclose_r+0x8a>
  40c540:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40c542:	07d8      	lsls	r0, r3, #31
  40c544:	d505      	bpl.n	40c552 <_fclose_r+0x22>
  40c546:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c54a:	b92b      	cbnz	r3, 40c558 <_fclose_r+0x28>
  40c54c:	2600      	movs	r6, #0
  40c54e:	4630      	mov	r0, r6
  40c550:	bd70      	pop	{r4, r5, r6, pc}
  40c552:	89a3      	ldrh	r3, [r4, #12]
  40c554:	0599      	lsls	r1, r3, #22
  40c556:	d53c      	bpl.n	40c5d2 <_fclose_r+0xa2>
  40c558:	4621      	mov	r1, r4
  40c55a:	4628      	mov	r0, r5
  40c55c:	f7fe f8fa 	bl	40a754 <__sflush_r>
  40c560:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40c562:	4606      	mov	r6, r0
  40c564:	b133      	cbz	r3, 40c574 <_fclose_r+0x44>
  40c566:	69e1      	ldr	r1, [r4, #28]
  40c568:	4628      	mov	r0, r5
  40c56a:	4798      	blx	r3
  40c56c:	2800      	cmp	r0, #0
  40c56e:	bfb8      	it	lt
  40c570:	f04f 36ff 	movlt.w	r6, #4294967295
  40c574:	89a3      	ldrh	r3, [r4, #12]
  40c576:	061a      	lsls	r2, r3, #24
  40c578:	d422      	bmi.n	40c5c0 <_fclose_r+0x90>
  40c57a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40c57c:	b141      	cbz	r1, 40c590 <_fclose_r+0x60>
  40c57e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40c582:	4299      	cmp	r1, r3
  40c584:	d002      	beq.n	40c58c <_fclose_r+0x5c>
  40c586:	4628      	mov	r0, r5
  40c588:	f7fe fa7e 	bl	40aa88 <_free_r>
  40c58c:	2300      	movs	r3, #0
  40c58e:	6323      	str	r3, [r4, #48]	; 0x30
  40c590:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40c592:	b121      	cbz	r1, 40c59e <_fclose_r+0x6e>
  40c594:	4628      	mov	r0, r5
  40c596:	f7fe fa77 	bl	40aa88 <_free_r>
  40c59a:	2300      	movs	r3, #0
  40c59c:	6463      	str	r3, [r4, #68]	; 0x44
  40c59e:	f7fe f9fd 	bl	40a99c <__sfp_lock_acquire>
  40c5a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40c5a4:	2200      	movs	r2, #0
  40c5a6:	07db      	lsls	r3, r3, #31
  40c5a8:	81a2      	strh	r2, [r4, #12]
  40c5aa:	d50e      	bpl.n	40c5ca <_fclose_r+0x9a>
  40c5ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c5ae:	f7fe fd15 	bl	40afdc <__retarget_lock_close_recursive>
  40c5b2:	f7fe f9f9 	bl	40a9a8 <__sfp_lock_release>
  40c5b6:	4630      	mov	r0, r6
  40c5b8:	bd70      	pop	{r4, r5, r6, pc}
  40c5ba:	f7fe f9c3 	bl	40a944 <__sinit>
  40c5be:	e7bf      	b.n	40c540 <_fclose_r+0x10>
  40c5c0:	6921      	ldr	r1, [r4, #16]
  40c5c2:	4628      	mov	r0, r5
  40c5c4:	f7fe fa60 	bl	40aa88 <_free_r>
  40c5c8:	e7d7      	b.n	40c57a <_fclose_r+0x4a>
  40c5ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c5cc:	f7fe fd0a 	bl	40afe4 <__retarget_lock_release_recursive>
  40c5d0:	e7ec      	b.n	40c5ac <_fclose_r+0x7c>
  40c5d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c5d4:	f7fe fd04 	bl	40afe0 <__retarget_lock_acquire_recursive>
  40c5d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c5dc:	2b00      	cmp	r3, #0
  40c5de:	d1bb      	bne.n	40c558 <_fclose_r+0x28>
  40c5e0:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40c5e2:	f016 0601 	ands.w	r6, r6, #1
  40c5e6:	d1b1      	bne.n	40c54c <_fclose_r+0x1c>
  40c5e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c5ea:	f7fe fcfb 	bl	40afe4 <__retarget_lock_release_recursive>
  40c5ee:	4630      	mov	r0, r6
  40c5f0:	bd70      	pop	{r4, r5, r6, pc}
  40c5f2:	bf00      	nop

0040c5f4 <__fputwc>:
  40c5f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c5f8:	b082      	sub	sp, #8
  40c5fa:	4680      	mov	r8, r0
  40c5fc:	4689      	mov	r9, r1
  40c5fe:	4614      	mov	r4, r2
  40c600:	f7fe fcca 	bl	40af98 <__locale_mb_cur_max>
  40c604:	2801      	cmp	r0, #1
  40c606:	d036      	beq.n	40c676 <__fputwc+0x82>
  40c608:	464a      	mov	r2, r9
  40c60a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40c60e:	a901      	add	r1, sp, #4
  40c610:	4640      	mov	r0, r8
  40c612:	f000 f8c5 	bl	40c7a0 <_wcrtomb_r>
  40c616:	1c42      	adds	r2, r0, #1
  40c618:	4606      	mov	r6, r0
  40c61a:	d025      	beq.n	40c668 <__fputwc+0x74>
  40c61c:	b3a8      	cbz	r0, 40c68a <__fputwc+0x96>
  40c61e:	f89d e004 	ldrb.w	lr, [sp, #4]
  40c622:	2500      	movs	r5, #0
  40c624:	f10d 0a04 	add.w	sl, sp, #4
  40c628:	e009      	b.n	40c63e <__fputwc+0x4a>
  40c62a:	6823      	ldr	r3, [r4, #0]
  40c62c:	1c5a      	adds	r2, r3, #1
  40c62e:	6022      	str	r2, [r4, #0]
  40c630:	f883 e000 	strb.w	lr, [r3]
  40c634:	3501      	adds	r5, #1
  40c636:	42b5      	cmp	r5, r6
  40c638:	d227      	bcs.n	40c68a <__fputwc+0x96>
  40c63a:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40c63e:	68a3      	ldr	r3, [r4, #8]
  40c640:	3b01      	subs	r3, #1
  40c642:	2b00      	cmp	r3, #0
  40c644:	60a3      	str	r3, [r4, #8]
  40c646:	daf0      	bge.n	40c62a <__fputwc+0x36>
  40c648:	69a7      	ldr	r7, [r4, #24]
  40c64a:	42bb      	cmp	r3, r7
  40c64c:	4671      	mov	r1, lr
  40c64e:	4622      	mov	r2, r4
  40c650:	4640      	mov	r0, r8
  40c652:	db02      	blt.n	40c65a <__fputwc+0x66>
  40c654:	f1be 0f0a 	cmp.w	lr, #10
  40c658:	d1e7      	bne.n	40c62a <__fputwc+0x36>
  40c65a:	f7ff fe49 	bl	40c2f0 <__swbuf_r>
  40c65e:	1c43      	adds	r3, r0, #1
  40c660:	d1e8      	bne.n	40c634 <__fputwc+0x40>
  40c662:	b002      	add	sp, #8
  40c664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c668:	89a3      	ldrh	r3, [r4, #12]
  40c66a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c66e:	81a3      	strh	r3, [r4, #12]
  40c670:	b002      	add	sp, #8
  40c672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c676:	f109 33ff 	add.w	r3, r9, #4294967295
  40c67a:	2bfe      	cmp	r3, #254	; 0xfe
  40c67c:	d8c4      	bhi.n	40c608 <__fputwc+0x14>
  40c67e:	fa5f fe89 	uxtb.w	lr, r9
  40c682:	4606      	mov	r6, r0
  40c684:	f88d e004 	strb.w	lr, [sp, #4]
  40c688:	e7cb      	b.n	40c622 <__fputwc+0x2e>
  40c68a:	4648      	mov	r0, r9
  40c68c:	b002      	add	sp, #8
  40c68e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c692:	bf00      	nop

0040c694 <_fputwc_r>:
  40c694:	b530      	push	{r4, r5, lr}
  40c696:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40c698:	f013 0f01 	tst.w	r3, #1
  40c69c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40c6a0:	4614      	mov	r4, r2
  40c6a2:	b083      	sub	sp, #12
  40c6a4:	4605      	mov	r5, r0
  40c6a6:	b29a      	uxth	r2, r3
  40c6a8:	d101      	bne.n	40c6ae <_fputwc_r+0x1a>
  40c6aa:	0590      	lsls	r0, r2, #22
  40c6ac:	d51c      	bpl.n	40c6e8 <_fputwc_r+0x54>
  40c6ae:	0490      	lsls	r0, r2, #18
  40c6b0:	d406      	bmi.n	40c6c0 <_fputwc_r+0x2c>
  40c6b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40c6b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40c6b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40c6bc:	81a3      	strh	r3, [r4, #12]
  40c6be:	6662      	str	r2, [r4, #100]	; 0x64
  40c6c0:	4628      	mov	r0, r5
  40c6c2:	4622      	mov	r2, r4
  40c6c4:	f7ff ff96 	bl	40c5f4 <__fputwc>
  40c6c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40c6ca:	07da      	lsls	r2, r3, #31
  40c6cc:	4605      	mov	r5, r0
  40c6ce:	d402      	bmi.n	40c6d6 <_fputwc_r+0x42>
  40c6d0:	89a3      	ldrh	r3, [r4, #12]
  40c6d2:	059b      	lsls	r3, r3, #22
  40c6d4:	d502      	bpl.n	40c6dc <_fputwc_r+0x48>
  40c6d6:	4628      	mov	r0, r5
  40c6d8:	b003      	add	sp, #12
  40c6da:	bd30      	pop	{r4, r5, pc}
  40c6dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c6de:	f7fe fc81 	bl	40afe4 <__retarget_lock_release_recursive>
  40c6e2:	4628      	mov	r0, r5
  40c6e4:	b003      	add	sp, #12
  40c6e6:	bd30      	pop	{r4, r5, pc}
  40c6e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40c6ea:	9101      	str	r1, [sp, #4]
  40c6ec:	f7fe fc78 	bl	40afe0 <__retarget_lock_acquire_recursive>
  40c6f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40c6f4:	9901      	ldr	r1, [sp, #4]
  40c6f6:	b29a      	uxth	r2, r3
  40c6f8:	e7d9      	b.n	40c6ae <_fputwc_r+0x1a>
  40c6fa:	bf00      	nop

0040c6fc <_fstat_r>:
  40c6fc:	b538      	push	{r3, r4, r5, lr}
  40c6fe:	460b      	mov	r3, r1
  40c700:	4c07      	ldr	r4, [pc, #28]	; (40c720 <_fstat_r+0x24>)
  40c702:	4605      	mov	r5, r0
  40c704:	4611      	mov	r1, r2
  40c706:	4618      	mov	r0, r3
  40c708:	2300      	movs	r3, #0
  40c70a:	6023      	str	r3, [r4, #0]
  40c70c:	f7f9 fd51 	bl	4061b2 <_fstat>
  40c710:	1c43      	adds	r3, r0, #1
  40c712:	d000      	beq.n	40c716 <_fstat_r+0x1a>
  40c714:	bd38      	pop	{r3, r4, r5, pc}
  40c716:	6823      	ldr	r3, [r4, #0]
  40c718:	2b00      	cmp	r3, #0
  40c71a:	d0fb      	beq.n	40c714 <_fstat_r+0x18>
  40c71c:	602b      	str	r3, [r5, #0]
  40c71e:	bd38      	pop	{r3, r4, r5, pc}
  40c720:	2040cca4 	.word	0x2040cca4

0040c724 <_isatty_r>:
  40c724:	b538      	push	{r3, r4, r5, lr}
  40c726:	4c07      	ldr	r4, [pc, #28]	; (40c744 <_isatty_r+0x20>)
  40c728:	2300      	movs	r3, #0
  40c72a:	4605      	mov	r5, r0
  40c72c:	4608      	mov	r0, r1
  40c72e:	6023      	str	r3, [r4, #0]
  40c730:	f7f9 fd44 	bl	4061bc <_isatty>
  40c734:	1c43      	adds	r3, r0, #1
  40c736:	d000      	beq.n	40c73a <_isatty_r+0x16>
  40c738:	bd38      	pop	{r3, r4, r5, pc}
  40c73a:	6823      	ldr	r3, [r4, #0]
  40c73c:	2b00      	cmp	r3, #0
  40c73e:	d0fb      	beq.n	40c738 <_isatty_r+0x14>
  40c740:	602b      	str	r3, [r5, #0]
  40c742:	bd38      	pop	{r3, r4, r5, pc}
  40c744:	2040cca4 	.word	0x2040cca4

0040c748 <_lseek_r>:
  40c748:	b570      	push	{r4, r5, r6, lr}
  40c74a:	460d      	mov	r5, r1
  40c74c:	4c08      	ldr	r4, [pc, #32]	; (40c770 <_lseek_r+0x28>)
  40c74e:	4611      	mov	r1, r2
  40c750:	4606      	mov	r6, r0
  40c752:	461a      	mov	r2, r3
  40c754:	4628      	mov	r0, r5
  40c756:	2300      	movs	r3, #0
  40c758:	6023      	str	r3, [r4, #0]
  40c75a:	f7f9 fd31 	bl	4061c0 <_lseek>
  40c75e:	1c43      	adds	r3, r0, #1
  40c760:	d000      	beq.n	40c764 <_lseek_r+0x1c>
  40c762:	bd70      	pop	{r4, r5, r6, pc}
  40c764:	6823      	ldr	r3, [r4, #0]
  40c766:	2b00      	cmp	r3, #0
  40c768:	d0fb      	beq.n	40c762 <_lseek_r+0x1a>
  40c76a:	6033      	str	r3, [r6, #0]
  40c76c:	bd70      	pop	{r4, r5, r6, pc}
  40c76e:	bf00      	nop
  40c770:	2040cca4 	.word	0x2040cca4

0040c774 <_read_r>:
  40c774:	b570      	push	{r4, r5, r6, lr}
  40c776:	460d      	mov	r5, r1
  40c778:	4c08      	ldr	r4, [pc, #32]	; (40c79c <_read_r+0x28>)
  40c77a:	4611      	mov	r1, r2
  40c77c:	4606      	mov	r6, r0
  40c77e:	461a      	mov	r2, r3
  40c780:	4628      	mov	r0, r5
  40c782:	2300      	movs	r3, #0
  40c784:	6023      	str	r3, [r4, #0]
  40c786:	f7f8 fe5d 	bl	405444 <_read>
  40c78a:	1c43      	adds	r3, r0, #1
  40c78c:	d000      	beq.n	40c790 <_read_r+0x1c>
  40c78e:	bd70      	pop	{r4, r5, r6, pc}
  40c790:	6823      	ldr	r3, [r4, #0]
  40c792:	2b00      	cmp	r3, #0
  40c794:	d0fb      	beq.n	40c78e <_read_r+0x1a>
  40c796:	6033      	str	r3, [r6, #0]
  40c798:	bd70      	pop	{r4, r5, r6, pc}
  40c79a:	bf00      	nop
  40c79c:	2040cca4 	.word	0x2040cca4

0040c7a0 <_wcrtomb_r>:
  40c7a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c7a2:	4606      	mov	r6, r0
  40c7a4:	b085      	sub	sp, #20
  40c7a6:	461f      	mov	r7, r3
  40c7a8:	b189      	cbz	r1, 40c7ce <_wcrtomb_r+0x2e>
  40c7aa:	4c10      	ldr	r4, [pc, #64]	; (40c7ec <_wcrtomb_r+0x4c>)
  40c7ac:	4d10      	ldr	r5, [pc, #64]	; (40c7f0 <_wcrtomb_r+0x50>)
  40c7ae:	6824      	ldr	r4, [r4, #0]
  40c7b0:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40c7b2:	2c00      	cmp	r4, #0
  40c7b4:	bf08      	it	eq
  40c7b6:	462c      	moveq	r4, r5
  40c7b8:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40c7bc:	47a0      	blx	r4
  40c7be:	1c43      	adds	r3, r0, #1
  40c7c0:	d103      	bne.n	40c7ca <_wcrtomb_r+0x2a>
  40c7c2:	2200      	movs	r2, #0
  40c7c4:	238a      	movs	r3, #138	; 0x8a
  40c7c6:	603a      	str	r2, [r7, #0]
  40c7c8:	6033      	str	r3, [r6, #0]
  40c7ca:	b005      	add	sp, #20
  40c7cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c7ce:	460c      	mov	r4, r1
  40c7d0:	4906      	ldr	r1, [pc, #24]	; (40c7ec <_wcrtomb_r+0x4c>)
  40c7d2:	4a07      	ldr	r2, [pc, #28]	; (40c7f0 <_wcrtomb_r+0x50>)
  40c7d4:	6809      	ldr	r1, [r1, #0]
  40c7d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40c7d8:	2900      	cmp	r1, #0
  40c7da:	bf08      	it	eq
  40c7dc:	4611      	moveq	r1, r2
  40c7de:	4622      	mov	r2, r4
  40c7e0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40c7e4:	a901      	add	r1, sp, #4
  40c7e6:	47a0      	blx	r4
  40c7e8:	e7e9      	b.n	40c7be <_wcrtomb_r+0x1e>
  40c7ea:	bf00      	nop
  40c7ec:	20400024 	.word	0x20400024
  40c7f0:	20400454 	.word	0x20400454

0040c7f4 <__aeabi_dcmpun>:
  40c7f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c7f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c7fc:	d102      	bne.n	40c804 <__aeabi_dcmpun+0x10>
  40c7fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40c802:	d10a      	bne.n	40c81a <__aeabi_dcmpun+0x26>
  40c804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c808:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c80c:	d102      	bne.n	40c814 <__aeabi_dcmpun+0x20>
  40c80e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40c812:	d102      	bne.n	40c81a <__aeabi_dcmpun+0x26>
  40c814:	f04f 0000 	mov.w	r0, #0
  40c818:	4770      	bx	lr
  40c81a:	f04f 0001 	mov.w	r0, #1
  40c81e:	4770      	bx	lr

0040c820 <__aeabi_d2iz>:
  40c820:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40c824:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40c828:	d215      	bcs.n	40c856 <__aeabi_d2iz+0x36>
  40c82a:	d511      	bpl.n	40c850 <__aeabi_d2iz+0x30>
  40c82c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40c830:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40c834:	d912      	bls.n	40c85c <__aeabi_d2iz+0x3c>
  40c836:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40c83a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40c83e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40c842:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40c846:	fa23 f002 	lsr.w	r0, r3, r2
  40c84a:	bf18      	it	ne
  40c84c:	4240      	negne	r0, r0
  40c84e:	4770      	bx	lr
  40c850:	f04f 0000 	mov.w	r0, #0
  40c854:	4770      	bx	lr
  40c856:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40c85a:	d105      	bne.n	40c868 <__aeabi_d2iz+0x48>
  40c85c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40c860:	bf08      	it	eq
  40c862:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40c866:	4770      	bx	lr
  40c868:	f04f 0000 	mov.w	r0, #0
  40c86c:	4770      	bx	lr
  40c86e:	bf00      	nop

0040c870 <__aeabi_uldivmod>:
  40c870:	b953      	cbnz	r3, 40c888 <__aeabi_uldivmod+0x18>
  40c872:	b94a      	cbnz	r2, 40c888 <__aeabi_uldivmod+0x18>
  40c874:	2900      	cmp	r1, #0
  40c876:	bf08      	it	eq
  40c878:	2800      	cmpeq	r0, #0
  40c87a:	bf1c      	itt	ne
  40c87c:	f04f 31ff 	movne.w	r1, #4294967295
  40c880:	f04f 30ff 	movne.w	r0, #4294967295
  40c884:	f000 b97a 	b.w	40cb7c <__aeabi_idiv0>
  40c888:	f1ad 0c08 	sub.w	ip, sp, #8
  40c88c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40c890:	f000 f806 	bl	40c8a0 <__udivmoddi4>
  40c894:	f8dd e004 	ldr.w	lr, [sp, #4]
  40c898:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40c89c:	b004      	add	sp, #16
  40c89e:	4770      	bx	lr

0040c8a0 <__udivmoddi4>:
  40c8a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c8a4:	468c      	mov	ip, r1
  40c8a6:	460d      	mov	r5, r1
  40c8a8:	4604      	mov	r4, r0
  40c8aa:	9e08      	ldr	r6, [sp, #32]
  40c8ac:	2b00      	cmp	r3, #0
  40c8ae:	d151      	bne.n	40c954 <__udivmoddi4+0xb4>
  40c8b0:	428a      	cmp	r2, r1
  40c8b2:	4617      	mov	r7, r2
  40c8b4:	d96d      	bls.n	40c992 <__udivmoddi4+0xf2>
  40c8b6:	fab2 fe82 	clz	lr, r2
  40c8ba:	f1be 0f00 	cmp.w	lr, #0
  40c8be:	d00b      	beq.n	40c8d8 <__udivmoddi4+0x38>
  40c8c0:	f1ce 0c20 	rsb	ip, lr, #32
  40c8c4:	fa01 f50e 	lsl.w	r5, r1, lr
  40c8c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  40c8cc:	fa02 f70e 	lsl.w	r7, r2, lr
  40c8d0:	ea4c 0c05 	orr.w	ip, ip, r5
  40c8d4:	fa00 f40e 	lsl.w	r4, r0, lr
  40c8d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40c8dc:	0c25      	lsrs	r5, r4, #16
  40c8de:	fbbc f8fa 	udiv	r8, ip, sl
  40c8e2:	fa1f f987 	uxth.w	r9, r7
  40c8e6:	fb0a cc18 	mls	ip, sl, r8, ip
  40c8ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40c8ee:	fb08 f309 	mul.w	r3, r8, r9
  40c8f2:	42ab      	cmp	r3, r5
  40c8f4:	d90a      	bls.n	40c90c <__udivmoddi4+0x6c>
  40c8f6:	19ed      	adds	r5, r5, r7
  40c8f8:	f108 32ff 	add.w	r2, r8, #4294967295
  40c8fc:	f080 8123 	bcs.w	40cb46 <__udivmoddi4+0x2a6>
  40c900:	42ab      	cmp	r3, r5
  40c902:	f240 8120 	bls.w	40cb46 <__udivmoddi4+0x2a6>
  40c906:	f1a8 0802 	sub.w	r8, r8, #2
  40c90a:	443d      	add	r5, r7
  40c90c:	1aed      	subs	r5, r5, r3
  40c90e:	b2a4      	uxth	r4, r4
  40c910:	fbb5 f0fa 	udiv	r0, r5, sl
  40c914:	fb0a 5510 	mls	r5, sl, r0, r5
  40c918:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40c91c:	fb00 f909 	mul.w	r9, r0, r9
  40c920:	45a1      	cmp	r9, r4
  40c922:	d909      	bls.n	40c938 <__udivmoddi4+0x98>
  40c924:	19e4      	adds	r4, r4, r7
  40c926:	f100 33ff 	add.w	r3, r0, #4294967295
  40c92a:	f080 810a 	bcs.w	40cb42 <__udivmoddi4+0x2a2>
  40c92e:	45a1      	cmp	r9, r4
  40c930:	f240 8107 	bls.w	40cb42 <__udivmoddi4+0x2a2>
  40c934:	3802      	subs	r0, #2
  40c936:	443c      	add	r4, r7
  40c938:	eba4 0409 	sub.w	r4, r4, r9
  40c93c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40c940:	2100      	movs	r1, #0
  40c942:	2e00      	cmp	r6, #0
  40c944:	d061      	beq.n	40ca0a <__udivmoddi4+0x16a>
  40c946:	fa24 f40e 	lsr.w	r4, r4, lr
  40c94a:	2300      	movs	r3, #0
  40c94c:	6034      	str	r4, [r6, #0]
  40c94e:	6073      	str	r3, [r6, #4]
  40c950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c954:	428b      	cmp	r3, r1
  40c956:	d907      	bls.n	40c968 <__udivmoddi4+0xc8>
  40c958:	2e00      	cmp	r6, #0
  40c95a:	d054      	beq.n	40ca06 <__udivmoddi4+0x166>
  40c95c:	2100      	movs	r1, #0
  40c95e:	e886 0021 	stmia.w	r6, {r0, r5}
  40c962:	4608      	mov	r0, r1
  40c964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c968:	fab3 f183 	clz	r1, r3
  40c96c:	2900      	cmp	r1, #0
  40c96e:	f040 808e 	bne.w	40ca8e <__udivmoddi4+0x1ee>
  40c972:	42ab      	cmp	r3, r5
  40c974:	d302      	bcc.n	40c97c <__udivmoddi4+0xdc>
  40c976:	4282      	cmp	r2, r0
  40c978:	f200 80fa 	bhi.w	40cb70 <__udivmoddi4+0x2d0>
  40c97c:	1a84      	subs	r4, r0, r2
  40c97e:	eb65 0503 	sbc.w	r5, r5, r3
  40c982:	2001      	movs	r0, #1
  40c984:	46ac      	mov	ip, r5
  40c986:	2e00      	cmp	r6, #0
  40c988:	d03f      	beq.n	40ca0a <__udivmoddi4+0x16a>
  40c98a:	e886 1010 	stmia.w	r6, {r4, ip}
  40c98e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c992:	b912      	cbnz	r2, 40c99a <__udivmoddi4+0xfa>
  40c994:	2701      	movs	r7, #1
  40c996:	fbb7 f7f2 	udiv	r7, r7, r2
  40c99a:	fab7 fe87 	clz	lr, r7
  40c99e:	f1be 0f00 	cmp.w	lr, #0
  40c9a2:	d134      	bne.n	40ca0e <__udivmoddi4+0x16e>
  40c9a4:	1beb      	subs	r3, r5, r7
  40c9a6:	0c3a      	lsrs	r2, r7, #16
  40c9a8:	fa1f fc87 	uxth.w	ip, r7
  40c9ac:	2101      	movs	r1, #1
  40c9ae:	fbb3 f8f2 	udiv	r8, r3, r2
  40c9b2:	0c25      	lsrs	r5, r4, #16
  40c9b4:	fb02 3318 	mls	r3, r2, r8, r3
  40c9b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40c9bc:	fb0c f308 	mul.w	r3, ip, r8
  40c9c0:	42ab      	cmp	r3, r5
  40c9c2:	d907      	bls.n	40c9d4 <__udivmoddi4+0x134>
  40c9c4:	19ed      	adds	r5, r5, r7
  40c9c6:	f108 30ff 	add.w	r0, r8, #4294967295
  40c9ca:	d202      	bcs.n	40c9d2 <__udivmoddi4+0x132>
  40c9cc:	42ab      	cmp	r3, r5
  40c9ce:	f200 80d1 	bhi.w	40cb74 <__udivmoddi4+0x2d4>
  40c9d2:	4680      	mov	r8, r0
  40c9d4:	1aed      	subs	r5, r5, r3
  40c9d6:	b2a3      	uxth	r3, r4
  40c9d8:	fbb5 f0f2 	udiv	r0, r5, r2
  40c9dc:	fb02 5510 	mls	r5, r2, r0, r5
  40c9e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40c9e4:	fb0c fc00 	mul.w	ip, ip, r0
  40c9e8:	45a4      	cmp	ip, r4
  40c9ea:	d907      	bls.n	40c9fc <__udivmoddi4+0x15c>
  40c9ec:	19e4      	adds	r4, r4, r7
  40c9ee:	f100 33ff 	add.w	r3, r0, #4294967295
  40c9f2:	d202      	bcs.n	40c9fa <__udivmoddi4+0x15a>
  40c9f4:	45a4      	cmp	ip, r4
  40c9f6:	f200 80b8 	bhi.w	40cb6a <__udivmoddi4+0x2ca>
  40c9fa:	4618      	mov	r0, r3
  40c9fc:	eba4 040c 	sub.w	r4, r4, ip
  40ca00:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40ca04:	e79d      	b.n	40c942 <__udivmoddi4+0xa2>
  40ca06:	4631      	mov	r1, r6
  40ca08:	4630      	mov	r0, r6
  40ca0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ca0e:	f1ce 0420 	rsb	r4, lr, #32
  40ca12:	fa05 f30e 	lsl.w	r3, r5, lr
  40ca16:	fa07 f70e 	lsl.w	r7, r7, lr
  40ca1a:	fa20 f804 	lsr.w	r8, r0, r4
  40ca1e:	0c3a      	lsrs	r2, r7, #16
  40ca20:	fa25 f404 	lsr.w	r4, r5, r4
  40ca24:	ea48 0803 	orr.w	r8, r8, r3
  40ca28:	fbb4 f1f2 	udiv	r1, r4, r2
  40ca2c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40ca30:	fb02 4411 	mls	r4, r2, r1, r4
  40ca34:	fa1f fc87 	uxth.w	ip, r7
  40ca38:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40ca3c:	fb01 f30c 	mul.w	r3, r1, ip
  40ca40:	42ab      	cmp	r3, r5
  40ca42:	fa00 f40e 	lsl.w	r4, r0, lr
  40ca46:	d909      	bls.n	40ca5c <__udivmoddi4+0x1bc>
  40ca48:	19ed      	adds	r5, r5, r7
  40ca4a:	f101 30ff 	add.w	r0, r1, #4294967295
  40ca4e:	f080 808a 	bcs.w	40cb66 <__udivmoddi4+0x2c6>
  40ca52:	42ab      	cmp	r3, r5
  40ca54:	f240 8087 	bls.w	40cb66 <__udivmoddi4+0x2c6>
  40ca58:	3902      	subs	r1, #2
  40ca5a:	443d      	add	r5, r7
  40ca5c:	1aeb      	subs	r3, r5, r3
  40ca5e:	fa1f f588 	uxth.w	r5, r8
  40ca62:	fbb3 f0f2 	udiv	r0, r3, r2
  40ca66:	fb02 3310 	mls	r3, r2, r0, r3
  40ca6a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40ca6e:	fb00 f30c 	mul.w	r3, r0, ip
  40ca72:	42ab      	cmp	r3, r5
  40ca74:	d907      	bls.n	40ca86 <__udivmoddi4+0x1e6>
  40ca76:	19ed      	adds	r5, r5, r7
  40ca78:	f100 38ff 	add.w	r8, r0, #4294967295
  40ca7c:	d26f      	bcs.n	40cb5e <__udivmoddi4+0x2be>
  40ca7e:	42ab      	cmp	r3, r5
  40ca80:	d96d      	bls.n	40cb5e <__udivmoddi4+0x2be>
  40ca82:	3802      	subs	r0, #2
  40ca84:	443d      	add	r5, r7
  40ca86:	1aeb      	subs	r3, r5, r3
  40ca88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40ca8c:	e78f      	b.n	40c9ae <__udivmoddi4+0x10e>
  40ca8e:	f1c1 0720 	rsb	r7, r1, #32
  40ca92:	fa22 f807 	lsr.w	r8, r2, r7
  40ca96:	408b      	lsls	r3, r1
  40ca98:	fa05 f401 	lsl.w	r4, r5, r1
  40ca9c:	ea48 0303 	orr.w	r3, r8, r3
  40caa0:	fa20 fe07 	lsr.w	lr, r0, r7
  40caa4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40caa8:	40fd      	lsrs	r5, r7
  40caaa:	ea4e 0e04 	orr.w	lr, lr, r4
  40caae:	fbb5 f9fc 	udiv	r9, r5, ip
  40cab2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40cab6:	fb0c 5519 	mls	r5, ip, r9, r5
  40caba:	fa1f f883 	uxth.w	r8, r3
  40cabe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40cac2:	fb09 f408 	mul.w	r4, r9, r8
  40cac6:	42ac      	cmp	r4, r5
  40cac8:	fa02 f201 	lsl.w	r2, r2, r1
  40cacc:	fa00 fa01 	lsl.w	sl, r0, r1
  40cad0:	d908      	bls.n	40cae4 <__udivmoddi4+0x244>
  40cad2:	18ed      	adds	r5, r5, r3
  40cad4:	f109 30ff 	add.w	r0, r9, #4294967295
  40cad8:	d243      	bcs.n	40cb62 <__udivmoddi4+0x2c2>
  40cada:	42ac      	cmp	r4, r5
  40cadc:	d941      	bls.n	40cb62 <__udivmoddi4+0x2c2>
  40cade:	f1a9 0902 	sub.w	r9, r9, #2
  40cae2:	441d      	add	r5, r3
  40cae4:	1b2d      	subs	r5, r5, r4
  40cae6:	fa1f fe8e 	uxth.w	lr, lr
  40caea:	fbb5 f0fc 	udiv	r0, r5, ip
  40caee:	fb0c 5510 	mls	r5, ip, r0, r5
  40caf2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40caf6:	fb00 f808 	mul.w	r8, r0, r8
  40cafa:	45a0      	cmp	r8, r4
  40cafc:	d907      	bls.n	40cb0e <__udivmoddi4+0x26e>
  40cafe:	18e4      	adds	r4, r4, r3
  40cb00:	f100 35ff 	add.w	r5, r0, #4294967295
  40cb04:	d229      	bcs.n	40cb5a <__udivmoddi4+0x2ba>
  40cb06:	45a0      	cmp	r8, r4
  40cb08:	d927      	bls.n	40cb5a <__udivmoddi4+0x2ba>
  40cb0a:	3802      	subs	r0, #2
  40cb0c:	441c      	add	r4, r3
  40cb0e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40cb12:	eba4 0408 	sub.w	r4, r4, r8
  40cb16:	fba0 8902 	umull	r8, r9, r0, r2
  40cb1a:	454c      	cmp	r4, r9
  40cb1c:	46c6      	mov	lr, r8
  40cb1e:	464d      	mov	r5, r9
  40cb20:	d315      	bcc.n	40cb4e <__udivmoddi4+0x2ae>
  40cb22:	d012      	beq.n	40cb4a <__udivmoddi4+0x2aa>
  40cb24:	b156      	cbz	r6, 40cb3c <__udivmoddi4+0x29c>
  40cb26:	ebba 030e 	subs.w	r3, sl, lr
  40cb2a:	eb64 0405 	sbc.w	r4, r4, r5
  40cb2e:	fa04 f707 	lsl.w	r7, r4, r7
  40cb32:	40cb      	lsrs	r3, r1
  40cb34:	431f      	orrs	r7, r3
  40cb36:	40cc      	lsrs	r4, r1
  40cb38:	6037      	str	r7, [r6, #0]
  40cb3a:	6074      	str	r4, [r6, #4]
  40cb3c:	2100      	movs	r1, #0
  40cb3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cb42:	4618      	mov	r0, r3
  40cb44:	e6f8      	b.n	40c938 <__udivmoddi4+0x98>
  40cb46:	4690      	mov	r8, r2
  40cb48:	e6e0      	b.n	40c90c <__udivmoddi4+0x6c>
  40cb4a:	45c2      	cmp	sl, r8
  40cb4c:	d2ea      	bcs.n	40cb24 <__udivmoddi4+0x284>
  40cb4e:	ebb8 0e02 	subs.w	lr, r8, r2
  40cb52:	eb69 0503 	sbc.w	r5, r9, r3
  40cb56:	3801      	subs	r0, #1
  40cb58:	e7e4      	b.n	40cb24 <__udivmoddi4+0x284>
  40cb5a:	4628      	mov	r0, r5
  40cb5c:	e7d7      	b.n	40cb0e <__udivmoddi4+0x26e>
  40cb5e:	4640      	mov	r0, r8
  40cb60:	e791      	b.n	40ca86 <__udivmoddi4+0x1e6>
  40cb62:	4681      	mov	r9, r0
  40cb64:	e7be      	b.n	40cae4 <__udivmoddi4+0x244>
  40cb66:	4601      	mov	r1, r0
  40cb68:	e778      	b.n	40ca5c <__udivmoddi4+0x1bc>
  40cb6a:	3802      	subs	r0, #2
  40cb6c:	443c      	add	r4, r7
  40cb6e:	e745      	b.n	40c9fc <__udivmoddi4+0x15c>
  40cb70:	4608      	mov	r0, r1
  40cb72:	e708      	b.n	40c986 <__udivmoddi4+0xe6>
  40cb74:	f1a8 0802 	sub.w	r8, r8, #2
  40cb78:	443d      	add	r5, r7
  40cb7a:	e72b      	b.n	40c9d4 <__udivmoddi4+0x134>

0040cb7c <__aeabi_idiv0>:
  40cb7c:	4770      	bx	lr
  40cb7e:	bf00      	nop
  40cb80:	454c4449 	.word	0x454c4449
  40cb84:	00000000 	.word	0x00000000
  40cb88:	51726d54 	.word	0x51726d54
  40cb8c:	00000000 	.word	0x00000000
  40cb90:	20726d54 	.word	0x20726d54
  40cb94:	00637653 	.word	0x00637653

0040cb98 <__FUNCTION__.11563>:
  40cb98:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
  40cba8:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
  40cbb8:	00005d64 61766e49 2064696c 54434f49     d]..Invalid IOCT
  40cbc8:	6f63204c 6e616d6d 00002164              L command!..

0040cbd4 <__FUNCTION__.9901>:
  40cbd4:	5f666968 646e6573 00000000              hif_send....

0040cbe0 <__FUNCTION__.9911>:
  40cbe0:	5f666968 00727369                       hif_isr.

0040cbe8 <__FUNCTION__.9917>:
  40cbe8:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

0040cbf8 <__FUNCTION__.9932>:
  40cbf8:	5f666968 65636572 00657669              hif_receive.

0040cc04 <__FUNCTION__.9947>:
  40cc04:	5f666968 69676572 72657473 0062635f     hif_register_cb.
  40cc14:	66696828 49572029 485f4946 5f54534f     (hif) WIFI_HOST_
  40cc24:	5f564352 4c525443 6220315f 66207375     RCV_CTRL_1 bus f
  40cc34:	006c6961 66696828 64612029 73657264     ail.(hif) addres
  40cc44:	75622073 61662073 00006c69 66696828     s bus fail..(hif
  40cc54:	6f432029 70757272 20646574 6b636170     ) Corrupted pack
  40cc64:	53207465 20657a69 7525203d 204c3c20     et Size = %u <L 
  40cc74:	7525203d 2047202c 7525203d 504f202c     = %u, G = %u, OP
  40cc84:	25203d20 3e583230 0000000a 66696828      = %02X>....(hif
  40cc94:	6e692029 696c6176 72672064 2070756f     ) invalid group 
  40cca4:	00004449 66696828 6f682029 61207473     ID..(hif) host a
  40ccb4:	64207070 276e6469 65732074 58522074     pp didn't set RX
  40ccc4:	6e6f4420 00000065 66696828 72572029      Done...(hif) Wr
  40ccd4:	20676e6f 657a6953 00000000 66696828     ong Size....(hif
  40cce4:	61462029 2065736c 65746e69 70757272     ) False interrup
  40ccf4:	6c252074 00000078 66696828 61462029     t %lx...(hif) Fa
  40cd04:	74206c69 6552206f 69206461 7265746e     il to Read inter
  40cd14:	74707572 67657220 00000000 66696828     rupt reg....(hif
  40cd24:	41462029 74204c49 6177206f 7075656b     ) FAIL to wakeup
  40cd34:	65687420 69686320 00000070 46494828      the chip...(HIF
  40cd44:	61462029 74206c69 6168206f 656c646e     ) Fail to handle
  40cd54:	746e6920 75727265 25207470 72742064      interrupt %d tr
  40cd64:	67412079 2e6e6961 00000a2e 66696820     y Again..... hif
  40cd74:	6365725f 65766965 6e49203a 696c6176     _receive: Invali
  40cd84:	72612064 656d7567 0000746e 20505041     d argument..APP 
  40cd94:	75716552 65747365 69532064 6920657a     Requested Size i
  40cda4:	616c2073 72656772 61687420 6874206e     s larger than th
  40cdb4:	65722065 65766963 75622064 72656666     e recived buffer
  40cdc4:	7a697320 253c2065 253c3e64 000a3e64      size <%d><%d>..
  40cdd4:	20505041 75716552 65747365 64412064     APP Requested Ad
  40cde4:	73657264 65622073 646e6f79 65687420     dress beyond the
  40cdf4:	63657220 64657669 66756220 20726566      recived buffer 
  40ce04:	72646461 20737365 20646e61 676e656c     address and leng
  40ce14:	00006874 20705247 6425203f 0000000a     th..GRp ? %d....
  40ce24:	46494828 69614629 6f74206c 6b617720     (HIF)Fail to wak
  40ce34:	74207075 63206568 00706968              up the chip.

0040ce40 <__FUNCTION__.9874>:
  40ce40:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

0040ce4c <__FUNCTION__.9898>:
  40ce4c:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

0040ce5c <__FUNCTION__.9926>:
  40ce5c:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
  40ce6c:	0063735f 50504128 4e492829 00294f46     _sc.(APP)(INFO).
  40ce7c:	666e6f43 7463696c 49206465 20222050     Conflicted IP " 
  40ce8c:	252e7525 75252e75 2075252e 000a2022     %u.%u.%u.%u " ..
  40ce9c:	20514552 20746f4e 69666564 2064656e     REQ Not defined 
  40ceac:	000a6425 2079654b 6e207369 7620746f     %d..Key is not v
  40cebc:	64696c61 00000000 61766e49 2064696c     alid....Invalid 
  40cecc:	0079654b 44495353 4e454c20 564e4920     Key.SSID LEN INV
  40cedc:	44494c41 00000000 49204843 4c41564e     ALID....CH INVAL
  40ceec:	00004449 61766e49 2064696c 20706557     ID..Invalid Wep 
  40cefc:	2079656b 65646e69 64252078 0000000a     key index %d....
  40cf0c:	61766e49 2064696c 20706557 2079656b     Invalid Wep key 
  40cf1c:	676e656c 25206874 00000a64 6f636e49     length %d...Inco
  40cf2c:	63657272 53502074 656b204b 656c2079     rrect PSK key le
  40cf3c:	6874676e 00000000 65646e75 656e6966     ngth....undefine
  40cf4c:	65732064 79742063 00006570 6d726946     d sec type..Firm
  40cf5c:	65726177 72657620 3a202020 2e752520     ware ver   : %u.
  40cf6c:	252e7525 00000a75 206e694d 76697264     %u.%u...Min driv
  40cf7c:	76207265 3a207265 2e752520 252e7525     er ver : %u.%u.%
  40cf8c:	00000a75 72727543 69726420 20726576     u...Curr driver 
  40cf9c:	3a726576 2e752520 252e7525 00000a75     ver: %u.%u.%u...
  40cfac:	6d73694d 68637461 72694620 7277616d     Mismatch Firmawr
  40cfbc:	65562065 6f697372 0000006e              e Version...

0040cfc8 <__FUNCTION__.9711>:
  40cfc8:	635f6d6e 656c6b6c 775f7373 00656b61     nm_clkless_wake.

0040cfd8 <__FUNCTION__.9805>:
  40cfd8:	70696863 6965645f 0074696e 6c696166     chip_deinit.fail
  40cfe8:	74206465 6564206f 696e692d 6c616974     ed to de-initial
  40cff8:	00657a69 6f727245 68772072 20656c69     ize.Error while 
  40d008:	74697277 20676e69 00676572 6f727245     writing reg.Erro
  40d018:	68772072 20656c69 64616572 20676e69     r while reading 
  40d028:	00676572 20737542 6f727265 31282072     reg.Bus error (1
  40d038:	57202e29 20656b61 66207075 656c6961     ). Wake up faile
  40d048:	00000064 20737542 6f727265 32282072     d...Bus error (2
  40d058:	57202e29 20656b61 66207075 656c6961     ). Wake up faile
  40d068:	00000064 636f6c63 7320736b 6c6c6974     d...clocks still
  40d078:	46464f20 6157202e 7520656b 61662070      OFF. Wake up fa
  40d088:	64656c69 00000000 3a676572 2f207825     iled....reg:%x /
  40d098:	20782520 0000000a                        %x ....

0040d0a0 <__FUNCTION__.9792>:
  40d0a0:	645f6d6e 695f7672 0074696e              nm_drv_init.

0040d0ac <__FUNCTION__.9799>:
  40d0ac:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...
  40d0bc:	696d6e5b 6f747320 203a5d70 70696863     [nmi stop]: chip
  40d0cc:	6965645f 2074696e 6c696166 00000000     _deinit fail....
  40d0dc:	696d6e5b 6f747320 203a5d70 20495053     [nmi stop]: SPI 
  40d0ec:	73616c66 69642068 6c626173 61662065     flash disable fa
  40d0fc:	00006c69 696d6e5b 6f747320 203a5d70     il..[nmi stop]: 
  40d10c:	6c696166 696e6920 75622074 00000073     fail init bus...
  40d11c:	6c696166 74206465 6e65206f 656c6261     failed to enable
  40d12c:	746e6920 75727265 2e737470 0000002e      interrupts.....
  40d13c:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
  40d14c:	6e69206c 62207469 00007375 70696843     l init bus..Chip
  40d15c:	20444920 0a786c25 00000000               ID %lx.....

0040d168 <__FUNCTION__.9176>:
  40d168:	5f697073 00646d63                       spi_cmd.

0040d170 <__FUNCTION__.9184>:
  40d170:	5f697073 5f646d63 00707372              spi_cmd_rsp.

0040d17c <__FUNCTION__.9200>:
  40d17c:	5f697073 61746164 6165725f 00000064     spi_data_read...

0040d18c <__FUNCTION__.9215>:
  40d18c:	5f697073 61746164 6972775f 00006574     spi_data_write..

0040d19c <__FUNCTION__.9225>:
  40d19c:	5f697073 74697277 65725f65 00000067     spi_write_reg...

0040d1ac <__FUNCTION__.9233>:
  40d1ac:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

0040d1bc <__FUNCTION__.9242>:
  40d1bc:	5f697073 64616572 6765725f 00000000     spi_read_reg....

0040d1cc <__FUNCTION__.9250>:
  40d1cc:	735f6d6e 725f6970 00646165              nm_spi_read.

0040d1d8 <__FUNCTION__.9267>:
  40d1d8:	735f6d6e 695f6970 0074696e              nm_spi_init.

0040d1e4 <crc7_syndrome_table>:
  40d1e4:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
  40d1f4:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
  40d204:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
  40d214:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
  40d224:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
  40d234:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
  40d244:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
  40d254:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
  40d264:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
  40d274:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
  40d284:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
  40d294:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
  40d2a4:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
  40d2b4:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
  40d2c4:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
  40d2d4:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
  40d2e4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d2f4:	6e692064 6e726574 72206c61 20646165     d internal read 
  40d304:	746f7270 6c6f636f 74697720 52432068     protocol with CR
  40d314:	6e6f2043 6572202c 69727974 7720676e     C on, retyring w
  40d324:	20687469 20435243 2e66666f 00002e2e     ith CRC off.....
  40d334:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d344:	6e692064 6e726574 72206c61 20646165     d internal read 
  40d354:	746f7270 6c6f636f 002e2e2e 696d6e5b     protocol....[nmi
  40d364:	69707320 46203a5d 656c6961 6e692064      spi]: Failed in
  40d374:	6e726574 77206c61 65746972 6f727020     ternal write pro
  40d384:	6f636f74 6572206c 2e2e2e67 00000000     tocol reg.......
  40d394:	696d6e5b 69707320 46203a5d 206c6961     [nmi spi]: Fail 
  40d3a4:	20646d63 64616572 69686320 64692070     cmd read chip id
  40d3b4:	002e2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40d3c4:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
  40d3d4:	636f6c62 2528206b 29783830 0a2e2e2e     block (%08x)....
  40d3e4:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40d3f4:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
  40d404:	202c6573 64616572 6f6c6220 28206b63     se, read block (
  40d414:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
  40d424:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
  40d434:	206b636f 61746164 61657220 2e2e2e64     ock data read...
  40d444:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40d454:	656c6961 6d632064 77202c64 65746972     ailed cmd, write
  40d464:	6f6c6220 28206b63 78383025 2e2e2e29      block (%08x)...
  40d474:	0000000a 696d6e5b 69707320 203a5d20     ....[nmi spi ]: 
  40d484:	6c696146 63206465 7220646d 6f707365     Failed cmd respo
  40d494:	2c65736e 69727720 62206574 6b636f6c     nse, write block
  40d4a4:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
  40d4b4:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
  40d4c4:	62206174 6b636f6c 646d6320 69727720     ta block cmd wri
  40d4d4:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
  40d4e4:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40d4f4:	656c6961 61642064 62206174 6b636f6c     ailed data block
  40d504:	69727720 202c6574 20737562 6f727265      write, bus erro
  40d514:	2e2e2e72 00000000 696d6e5b 69707320     r.......[nmi spi
  40d524:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
  40d534:	6b636f6c 63726320 69727720 202c6574     lock crc write, 
  40d544:	20737562 6f727265 2e2e2e72 00000000     bus error.......
  40d554:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d564:	6c622064 206b636f 61746164 69727720     d block data wri
  40d574:	2e2e6574 0000002e 696d6e5b 69707320     te......[nmi spi
  40d584:	46203a5d 656c6961 6d632064 72772064     ]: Failed cmd wr
  40d594:	2c657469 73756220 72726520 2e2e726f     ite, bus error..
  40d5a4:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
  40d5b4:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
  40d5c4:	72206573 2c646165 73756220 72726520     se read, bus err
  40d5d4:	2e2e726f 0000002e 696d6e5b 69707320     or......[nmi spi
  40d5e4:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
  40d5f4:	6f707365 2065736e 64616572 7562202c     esponse read, bu
  40d604:	72652073 2e726f72 00002e2e 696d6e5b     s error.....[nmi
  40d614:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
  40d624:	72206174 6f707365 2065736e 64616572     ta response read
  40d634:	282e2e2e 78323025 00000a29 696d6e5b     ...(%02x)...[nmi
  40d644:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
  40d654:	62206174 6b636f6c 61657220 62202c64     ta block read, b
  40d664:	65207375 726f7272 002e2e2e 696d6e5b     us error....[nmi
  40d674:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
  40d684:	62206174 6b636f6c 63726320 61657220     ta block crc rea
  40d694:	62202c64 65207375 726f7272 002e2e2e     d, bus error....
  40d6a4:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d6b4:	6d632064 72202c64 20646165 20676572     d cmd, read reg 
  40d6c4:	38302528 2e2e2978 00000a2e 696d6e5b     (%08x)......[nmi
  40d6d4:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  40d6e4:	65722064 6e6f7073 202c6573 64616572     d response, read
  40d6f4:	67657220 30252820 2e297838 000a2e2e      reg (%08x).....
  40d704:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d714:	61642064 72206174 2e646165 00002e2e     d data read.....
  40d724:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
  40d734:	6d632064 77202c64 65746972 67657220     d cmd, write reg
  40d744:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
  40d754:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
  40d764:	65722064 6e6f7073 202c6573 74697277     d response, writ
  40d774:	65722065 25282067 29783830 0a2e2e2e     e reg (%08x)....
  40d784:	00000000 52524528 75432952 6e657272     ....(ERRR)Curren
  40d794:	253c2074 000a3e64 6c696146 74206465     t <%d>..Failed t
  40d7a4:	6170206f 20657372 4e4f534a 6425203a     o parse JSON: %d
  40d7b4:	0000000a 656a624f 65207463 63657078     ....Object expec
  40d7c4:	00646574 65746e69 7469736e 00000079     ted.intensity...
  40d7d4:	746e690a 69736e65 203a7974 000a6425     .intensity: %d..
  40d7e4:	65646f6d 00000000 65646f6d 6425203a     mode....mode: %d
  40d7f4:	0000000a 6e6f7369 00000000 7369202d     ....ison....- is
  40d804:	2e206e6f 3a20732a 2a2e2520 00000a73     on .*s : %.*s...
  40d814:	7369202d 203a6e6f 000a7325 0a207325     - ison: %s..%s .
  40d824:	00000000 736c6166 00007d65 20756f73     ....false}..sou 
  40d834:	736c6166 00000065 20756f73 65757274     false...sou true
  40d844:	00000000 6e6f7369 6425203a 0000000a     ....ison: %d....
  40d854:	78656e55 74636570 6b206465 203a7965     Unexpected key: 
  40d864:	732a2e25 0000000a 4c202d2d 736f6d75     %.*s....-- Lumos
  40d874:	616d5320 4c207472 74686769 6e757220      Smart Light run
  40d884:	676e696e 0d2d2d20 202d2d0a 454d4153     ning --..-- SAME
  40d894:	582d3037 20444c50 0a0d2d2d 43202d2d     70-XPLD --..-- C
  40d8a4:	69706d6f 3a64656c 79614d20 20333220     ompiled: May 23 
  40d8b4:	38313032 3a383120 303a3232 2d2d2039     2018 18:22:09 --
  40d8c4:	0000000d 69666957 00000000 6c696146     ....Wifi....Fail
  40d8d4:	74206465 7263206f 65746165 66695720     ed to create Wif
  40d8e4:	61742069 000d6b73 6f736572 5f65766c     i task..resolve_
  40d8f4:	203a6263 49207325 64612050 73657264     cb: %s IP addres
  40d904:	73692073 2e642520 252e6425 64252e64     s is %d.%d.%d.%d
  40d914:	0a0d0a0d 00000000 6b636f73 6d5f7465     ........socket_m
  40d924:	635f6773 656e6e6f 00007463 20544547     sg_connect..GET 
  40d934:	6970612f 7465672f 666e6f63 48206769     /api/getconfig H
  40d944:	2f505454 0d312e31 6341200a 74706563     TTP/1.1.. Accept
  40d954:	2f2a203a 0d0a0d2a 0000000a 646e6573     : */*.......send
  40d964:	00000020 6b636f73 635f7465 63203a62      ...socket_cb: c
  40d974:	656e6e6f 65207463 726f7272 00000d21     onnect error!...
  40d984:	6b636f73 635f7465 72203a62 20766365     socket_cb: recv 
  40d994:	6f727265 000d2172 6e69616d 326d203a     error!..main: m2
  40d9a4:	69775f6d 695f6966 2074696e 6c6c6163     m_wifi_init call
  40d9b4:	72726520 2821726f 0d296425 0000000a      error!(%d).....
  40d9c4:	74726954 00000061 6e69616d 6f63203a     Tirta...main: co
  40d9d4:	63656e6e 676e6974 206f7420 69466957     nnecting to WiFi
  40d9e4:	20504120 2e2e7325 000a0d2e 74726974      AP %s......tirt
  40d9f4:	3936706f 00000000 2e323931 2e383631     op69....192.168.
  40da04:	392e3334 00000039 74656e49 6f746120     43.99...Inet ato
  40da14:	203a206e 00006425 6b636f73 69207465     n : %d..socket i
  40da24:	2074696e 00000000 6e69616d 6166203a     nit ....main: fa
  40da34:	64656c69 206f7420 61657263 54206574     iled to create T
  40da44:	63205043 6e65696c 6f732074 74656b63     CP client socket
  40da54:	72726520 0d21726f 00000000 6b636f73      error!.....sock
  40da64:	63207465 656e6e6f 6e697463 00000067     et connecting...
  40da74:	6f727265 00000072 63617473 766f206b     error...stack ov
  40da84:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....
  40da94:	69666977 3a62635f 4d324d20 4649575f     wifi_cb: M2M_WIF
  40daa4:	4f435f49 43454e4e 0d444554 00000000     I_CONNECTED.....
  40dab4:	69666977 3a62635f 4d324d20 4649575f     wifi_cb: M2M_WIF
  40dac4:	49445f49 4e4f4353 5443454e 000d4445     I_DISCONNECTED..
  40dad4:	69666977 3a62635f 20504920 72646461     wifi_cb: IP addr
  40dae4:	20737365 25207369 75252e75 2e75252e     ess is %u.%u.%u.
  40daf4:	0a0d7525 00000000                       %u......

0040dafc <_global_impure_ptr>:
  40dafc:	20400028 00464e49 00666e69 004e414e     (.@ INF.inf.NAN.
  40db0c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40db1c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40db2c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40db3c:	0000296c 00000030                       l)..0...

0040db44 <blanks.7238>:
  40db44:	20202020 20202020 20202020 20202020                     

0040db54 <zeroes.7239>:
  40db54:	30303030 30303030 30303030 30303030     0000000000000000
  40db64:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40db74:	00000043 49534f50 00000058              C...POSIX...

0040db80 <__mprec_bigtens>:
  40db80:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40db90:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40dba0:	7f73bf3c 75154fdd                       <.s..O.u

0040dba8 <__mprec_tens>:
  40dba8:	00000000 3ff00000 00000000 40240000     .......?......$@
  40dbb8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40dbc8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40dbd8:	00000000 412e8480 00000000 416312d0     .......A......cA
  40dbe8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40dbf8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40dc08:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40dc18:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40dc28:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40dc38:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40dc48:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40dc58:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40dc68:	79d99db4 44ea7843                       ...yCx.D

0040dc70 <p05.6055>:
  40dc70:	00000005 00000019 0000007d              ........}...

0040dc7c <_ctype_>:
  40dc7c:	20202000 20202020 28282020 20282828     .         ((((( 
  40dc8c:	20202020 20202020 20202020 20202020                     
  40dc9c:	10108820 10101010 10101010 10101010      ...............
  40dcac:	04040410 04040404 10040404 10101010     ................
  40dcbc:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40dccc:	01010101 01010101 01010101 10101010     ................
  40dcdc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40dcec:	02020202 02020202 02020202 10101010     ................
  40dcfc:	00000020 00000000 00000000 00000000      ...............
	...

0040dd80 <_init>:
  40dd80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40dd82:	bf00      	nop
  40dd84:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40dd86:	bc08      	pop	{r3}
  40dd88:	469e      	mov	lr, r3
  40dd8a:	4770      	bx	lr

0040dd8c <__init_array_start>:
  40dd8c:	004097b9 	.word	0x004097b9

0040dd90 <__frame_dummy_init_array_entry>:
  40dd90:	00400165                                e.@.

0040dd94 <_fini>:
  40dd94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40dd96:	bf00      	nop
  40dd98:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40dd9a:	bc08      	pop	{r3}
  40dd9c:	469e      	mov	lr, r3
  40dd9e:	4770      	bx	lr

0040dda0 <__fini_array_start>:
  40dda0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <uxCriticalNesting>:
2040000c:	aaaa aaaa                                   ....

20400010 <egstrNmBusCapabilities>:
20400010:	1000 0000                                   ....

20400014 <clk_status_reg_adr>:
20400014:	000f 0000                                   ....

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <tcp_client_socket>:
20400020:	00ff 0000                                   ....

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	cc80 2040                                   ..@ 

20400454 <__global_locale>:
20400454:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400474:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400494:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400514:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400534:	c3a1 0040 b649 0040 0000 0000 dc7c 0040     ..@.I.@.....|.@.
20400544:	d578 0040 d918 0040 d918 0040 d918 0040     x.@...@...@...@.
20400554:	d918 0040 d918 0040 d918 0040 d918 0040     ..@...@...@...@.
20400564:	d918 0040 d918 0040 ffff ffff ffff ffff     ..@...@.........
20400574:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040059c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005c0 <__malloc_av_>:
	...
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 
204009b8:	09b0 2040 09b0 2040 09b8 2040 09b8 2040     ..@ ..@ ..@ ..@ 

204009c8 <__malloc_sbrk_base>:
204009c8:	ffff ffff                                   ....

204009cc <__malloc_trim_threshold>:
204009cc:	0000 0002                                   ....
