
MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0c8  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fa0  0800c1d8  0800c1d8  0000d1d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d178  0800d178  0000f1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d178  0800d178  0000e178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d180  0800d180  0000f1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d180  0800d180  0000e180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d184  0800d184  0000e184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800d188  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f3c  200001d8  0800d360  0000f1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002114  0800d360  00010114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cc45  00000000  00000000  0000f201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004098  00000000  00000000  0002be46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001970  00000000  00000000  0002fee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001471  00000000  00000000  00031850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c2ae  00000000  00000000  00032cc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dd84  00000000  00000000  0004ef6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f28e  00000000  00000000  0006ccf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010bf81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000082d0  00000000  00000000  0010bfc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00114294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800c1c0 	.word	0x0800c1c0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800c1c0 	.word	0x0800c1c0

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_d2f>:
 8000a8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a94:	bf24      	itt	cs
 8000a96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9e:	d90d      	bls.n	8000abc <__aeabi_d2f+0x30>
 8000aa0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aac:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ab0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab4:	bf08      	it	eq
 8000ab6:	f020 0001 	biceq.w	r0, r0, #1
 8000aba:	4770      	bx	lr
 8000abc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ac0:	d121      	bne.n	8000b06 <__aeabi_d2f+0x7a>
 8000ac2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac6:	bfbc      	itt	lt
 8000ac8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000acc:	4770      	bxlt	lr
 8000ace:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ad2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad6:	f1c2 0218 	rsb	r2, r2, #24
 8000ada:	f1c2 0c20 	rsb	ip, r2, #32
 8000ade:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ae2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	f040 0001 	orrne.w	r0, r0, #1
 8000aec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af8:	ea40 000c 	orr.w	r0, r0, ip
 8000afc:	fa23 f302 	lsr.w	r3, r3, r2
 8000b00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b04:	e7cc      	b.n	8000aa0 <__aeabi_d2f+0x14>
 8000b06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b0a:	d107      	bne.n	8000b1c <__aeabi_d2f+0x90>
 8000b0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b10:	bf1e      	ittt	ne
 8000b12:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b16:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b1a:	4770      	bxne	lr
 8000b1c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b24:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__gesf2>:
 8000b2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b30:	e006      	b.n	8000b40 <__cmpsf2+0x4>
 8000b32:	bf00      	nop

08000b34 <__lesf2>:
 8000b34:	f04f 0c01 	mov.w	ip, #1
 8000b38:	e002      	b.n	8000b40 <__cmpsf2+0x4>
 8000b3a:	bf00      	nop

08000b3c <__cmpsf2>:
 8000b3c:	f04f 0c01 	mov.w	ip, #1
 8000b40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b50:	bf18      	it	ne
 8000b52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b56:	d011      	beq.n	8000b7c <__cmpsf2+0x40>
 8000b58:	b001      	add	sp, #4
 8000b5a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b5e:	bf18      	it	ne
 8000b60:	ea90 0f01 	teqne	r0, r1
 8000b64:	bf58      	it	pl
 8000b66:	ebb2 0003 	subspl.w	r0, r2, r3
 8000b6a:	bf88      	it	hi
 8000b6c:	17c8      	asrhi	r0, r1, #31
 8000b6e:	bf38      	it	cc
 8000b70:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000b74:	bf18      	it	ne
 8000b76:	f040 0001 	orrne.w	r0, r0, #1
 8000b7a:	4770      	bx	lr
 8000b7c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b80:	d102      	bne.n	8000b88 <__cmpsf2+0x4c>
 8000b82:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b86:	d105      	bne.n	8000b94 <__cmpsf2+0x58>
 8000b88:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b8c:	d1e4      	bne.n	8000b58 <__cmpsf2+0x1c>
 8000b8e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b92:	d0e1      	beq.n	8000b58 <__cmpsf2+0x1c>
 8000b94:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__aeabi_cfrcmple>:
 8000b9c:	4684      	mov	ip, r0
 8000b9e:	4608      	mov	r0, r1
 8000ba0:	4661      	mov	r1, ip
 8000ba2:	e7ff      	b.n	8000ba4 <__aeabi_cfcmpeq>

08000ba4 <__aeabi_cfcmpeq>:
 8000ba4:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ba6:	f7ff ffc9 	bl	8000b3c <__cmpsf2>
 8000baa:	2800      	cmp	r0, #0
 8000bac:	bf48      	it	mi
 8000bae:	f110 0f00 	cmnmi.w	r0, #0
 8000bb2:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000bb4 <__aeabi_fcmpeq>:
 8000bb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb8:	f7ff fff4 	bl	8000ba4 <__aeabi_cfcmpeq>
 8000bbc:	bf0c      	ite	eq
 8000bbe:	2001      	moveq	r0, #1
 8000bc0:	2000      	movne	r0, #0
 8000bc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_fcmplt>:
 8000bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bcc:	f7ff ffea 	bl	8000ba4 <__aeabi_cfcmpeq>
 8000bd0:	bf34      	ite	cc
 8000bd2:	2001      	movcc	r0, #1
 8000bd4:	2000      	movcs	r0, #0
 8000bd6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bda:	bf00      	nop

08000bdc <__aeabi_fcmple>:
 8000bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be0:	f7ff ffe0 	bl	8000ba4 <__aeabi_cfcmpeq>
 8000be4:	bf94      	ite	ls
 8000be6:	2001      	movls	r0, #1
 8000be8:	2000      	movhi	r0, #0
 8000bea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bee:	bf00      	nop

08000bf0 <__aeabi_fcmpge>:
 8000bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf4:	f7ff ffd2 	bl	8000b9c <__aeabi_cfrcmple>
 8000bf8:	bf94      	ite	ls
 8000bfa:	2001      	movls	r0, #1
 8000bfc:	2000      	movhi	r0, #0
 8000bfe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c02:	bf00      	nop

08000c04 <__aeabi_fcmpgt>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff ffc8 	bl	8000b9c <__aeabi_cfrcmple>
 8000c0c:	bf34      	ite	cc
 8000c0e:	2001      	movcc	r0, #1
 8000c10:	2000      	movcs	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2lz>:
 8000c18:	b538      	push	{r3, r4, r5, lr}
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	4604      	mov	r4, r0
 8000c20:	460d      	mov	r5, r1
 8000c22:	f7ff fed5 	bl	80009d0 <__aeabi_dcmplt>
 8000c26:	b928      	cbnz	r0, 8000c34 <__aeabi_d2lz+0x1c>
 8000c28:	4620      	mov	r0, r4
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c30:	f000 b80a 	b.w	8000c48 <__aeabi_d2ulz>
 8000c34:	4620      	mov	r0, r4
 8000c36:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c3a:	f000 f805 	bl	8000c48 <__aeabi_d2ulz>
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	bd38      	pop	{r3, r4, r5, pc}
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2ulz>:
 8000c48:	b5d0      	push	{r4, r6, r7, lr}
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c7c <__aeabi_d2ulz+0x34>)
 8000c4e:	4606      	mov	r6, r0
 8000c50:	460f      	mov	r7, r1
 8000c52:	f7ff fc4b 	bl	80004ec <__aeabi_dmul>
 8000c56:	f7ff fef9 	bl	8000a4c <__aeabi_d2uiz>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	f7ff fbcc 	bl	80003f8 <__aeabi_ui2d>
 8000c60:	2200      	movs	r2, #0
 8000c62:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <__aeabi_d2ulz+0x38>)
 8000c64:	f7ff fc42 	bl	80004ec <__aeabi_dmul>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	4639      	mov	r1, r7
 8000c70:	f7ff fa84 	bl	800017c <__aeabi_dsub>
 8000c74:	f7ff feea 	bl	8000a4c <__aeabi_d2uiz>
 8000c78:	4621      	mov	r1, r4
 8000c7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c7c:	3df00000 	.word	0x3df00000
 8000c80:	41f00000 	.word	0x41f00000

08000c84 <StateMachineTask>:

//---------------------------------------------------------------- Prototypes fonctions
void parse_data_STS(char *buffer, TrameDataSTS *data);

void StateMachineTask(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b0c4      	sub	sp, #272	@ 0x110
 8000c88:	af00      	add	r7, sp, #0
    static bool bp_pressed = 0, bp3_pressed = 0, bp4_pressed = 0;



    //--------------------------- Vérification de l'appui sur BP3 pour revenir à l'étape précédente
    if (!HAL_GPIO_ReadPin(BP3_GPIO_Port, BP3_Pin) && state > 0 && !bp3_pressed)
 8000c8a:	2140      	movs	r1, #64	@ 0x40
 8000c8c:	48a9      	ldr	r0, [pc, #676]	@ (8000f34 <StateMachineTask+0x2b0>)
 8000c8e:	f002 fce9 	bl	8003664 <HAL_GPIO_ReadPin>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d11a      	bne.n	8000cce <StateMachineTask+0x4a>
 8000c98:	4ba7      	ldr	r3, [pc, #668]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d016      	beq.n	8000cce <StateMachineTask+0x4a>
 8000ca0:	4ba6      	ldr	r3, [pc, #664]	@ (8000f3c <StateMachineTask+0x2b8>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	f083 0301 	eor.w	r3, r3, #1
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d00f      	beq.n	8000cce <StateMachineTask+0x4a>
        {
            // Si BP3 est pressé et qu'on n'est pas déjà revenu à l'étape précédente
            state--;  // On revient à l'étape précédente
 8000cae:	4ba2      	ldr	r3, [pc, #648]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4ba0      	ldr	r3, [pc, #640]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000cb8:	701a      	strb	r2, [r3, #0]
            action_done = 0;
 8000cba:	4ba1      	ldr	r3, [pc, #644]	@ (8000f40 <StateMachineTask+0x2bc>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	701a      	strb	r2, [r3, #0]
            bp3_pressed = 1;
 8000cc0:	4b9e      	ldr	r3, [pc, #632]	@ (8000f3c <StateMachineTask+0x2b8>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	701a      	strb	r2, [r3, #0]
            osDelay(250);
 8000cc6:	20fa      	movs	r0, #250	@ 0xfa
 8000cc8:	f004 fec8 	bl	8005a5c <osDelay>
 8000ccc:	e002      	b.n	8000cd4 <StateMachineTask+0x50>
        }
    else
    {
    	bp3_pressed = 0;
 8000cce:	4b9b      	ldr	r3, [pc, #620]	@ (8000f3c <StateMachineTask+0x2b8>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	701a      	strb	r2, [r3, #0]
    }
    //--------------------------- Vérification de l'appui sur BP4 pour reset (étape 0)
    if (!HAL_GPIO_ReadPin(BP4_GPIO_Port, BP4_Pin) && !bp4_pressed)
 8000cd4:	2180      	movs	r1, #128	@ 0x80
 8000cd6:	4897      	ldr	r0, [pc, #604]	@ (8000f34 <StateMachineTask+0x2b0>)
 8000cd8:	f002 fcc4 	bl	8003664 <HAL_GPIO_ReadPin>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d113      	bne.n	8000d0a <StateMachineTask+0x86>
 8000ce2:	4b98      	ldr	r3, [pc, #608]	@ (8000f44 <StateMachineTask+0x2c0>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	f083 0301 	eor.w	r3, r3, #1
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d00c      	beq.n	8000d0a <StateMachineTask+0x86>
            {
                // Si BP3 est pressé et qu'on n'est pas déjà revenu à l'étape précédente
                state = 0;  // On revient à l'étape 0
 8000cf0:	4b91      	ldr	r3, [pc, #580]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 8000cf6:	4b92      	ldr	r3, [pc, #584]	@ (8000f40 <StateMachineTask+0x2bc>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	701a      	strb	r2, [r3, #0]
                bp4_pressed = 1;
 8000cfc:	4b91      	ldr	r3, [pc, #580]	@ (8000f44 <StateMachineTask+0x2c0>)
 8000cfe:	2201      	movs	r2, #1
 8000d00:	701a      	strb	r2, [r3, #0]
                osDelay(250);
 8000d02:	20fa      	movs	r0, #250	@ 0xfa
 8000d04:	f004 feaa 	bl	8005a5c <osDelay>
 8000d08:	e002      	b.n	8000d10 <StateMachineTask+0x8c>
            }
    else
    {
    	bp4_pressed =  0;
 8000d0a:	4b8e      	ldr	r3, [pc, #568]	@ (8000f44 <StateMachineTask+0x2c0>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	701a      	strb	r2, [r3, #0]
    }


    //--------------------------- TRANSITIONS
    switch (state)
 8000d10:	4b89      	ldr	r3, [pc, #548]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	2b0c      	cmp	r3, #12
 8000d16:	f200 8366 	bhi.w	80013e6 <StateMachineTask+0x762>
 8000d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8000d20 <StateMachineTask+0x9c>)
 8000d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d20:	08000d55 	.word	0x08000d55
 8000d24:	08000d91 	.word	0x08000d91
 8000d28:	08000de7 	.word	0x08000de7
 8000d2c:	08000ec7 	.word	0x08000ec7
 8000d30:	08000fff 	.word	0x08000fff
 8000d34:	080010e9 	.word	0x080010e9
 8000d38:	080011c1 	.word	0x080011c1
 8000d3c:	08000d55 	.word	0x08000d55
 8000d40:	08000d55 	.word	0x08000d55
 8000d44:	080012e1 	.word	0x080012e1
 8000d48:	08001353 	.word	0x08001353
 8000d4c:	08000d55 	.word	0x08000d55
 8000d50:	08000d55 	.word	0x08000d55
    case 0:
    case 7:
    case 8:
    case 11:
    case 12:
        if (!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin))
 8000d54:	2120      	movs	r1, #32
 8000d56:	4877      	ldr	r0, [pc, #476]	@ (8000f34 <StateMachineTask+0x2b0>)
 8000d58:	f002 fc84 	bl	8003664 <HAL_GPIO_ReadPin>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	f040 8330 	bne.w	80013c4 <StateMachineTask+0x740>
        {
        	if(state < 12){
 8000d64:	4b74      	ldr	r3, [pc, #464]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b0b      	cmp	r3, #11
 8000d6a:	d806      	bhi.n	8000d7a <StateMachineTask+0xf6>
        		state++;
 8000d6c:	4b72      	ldr	r3, [pc, #456]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	3301      	adds	r3, #1
 8000d72:	b2da      	uxtb	r2, r3
 8000d74:	4b70      	ldr	r3, [pc, #448]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000d76:	701a      	strb	r2, [r3, #0]
 8000d78:	e006      	b.n	8000d88 <StateMachineTask+0x104>
        	}
        	else{
        		state = 0;
 8000d7a:	4b6f      	ldr	r3, [pc, #444]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
        		osDelay(500);
 8000d80:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000d84:	f004 fe6a 	bl	8005a5c <osDelay>
        	}

            action_done = 0;
 8000d88:	4b6d      	ldr	r3, [pc, #436]	@ (8000f40 <StateMachineTask+0x2bc>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	701a      	strb	r2, [r3, #0]
        }
        break;
 8000d8e:	e319      	b.n	80013c4 <StateMachineTask+0x740>
    case 1:
        Check_UART1_Timeout(); // Permer de vérifier si on a fini de recevoir le message et retoure message_complete1
 8000d90:	f001 feb6 	bl	8002b00 <Check_UART1_Timeout>

        if (message_complete1)
 8000d94:	4b6c      	ldr	r3, [pc, #432]	@ (8000f48 <StateMachineTask+0x2c4>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	f000 8315 	beq.w	80013c8 <StateMachineTask+0x744>
        {
            message_complete1 = 0;
 8000d9e:	4b6a      	ldr	r3, [pc, #424]	@ (8000f48 <StateMachineTask+0x2c4>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	701a      	strb	r2, [r3, #0]

            char expected[20];
            sprintf(expected, "PER = %s", per_value);
 8000da4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000da8:	4a68      	ldr	r2, [pc, #416]	@ (8000f4c <StateMachineTask+0x2c8>)
 8000daa:	4969      	ldr	r1, [pc, #420]	@ (8000f50 <StateMachineTask+0x2cc>)
 8000dac:	4618      	mov	r0, r3
 8000dae:	f007 fd87 	bl	80088c0 <siprintf>

            if (strstr((char *)rx_buffer1, expected) != NULL)
 8000db2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000db6:	4619      	mov	r1, r3
 8000db8:	4866      	ldr	r0, [pc, #408]	@ (8000f54 <StateMachineTask+0x2d0>)
 8000dba:	f007 feab 	bl	8008b14 <strstr>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d00c      	beq.n	8000dde <StateMachineTask+0x15a>
            {
                send_UART3("PER VALIDE --> Etape suivante\r\n");
 8000dc4:	4864      	ldr	r0, [pc, #400]	@ (8000f58 <StateMachineTask+0x2d4>)
 8000dc6:	f001 fdd3 	bl	8002970 <send_UART3>
                // memset(rx_buffer1, 0, RX_BUFFER1_SIZE ); // On reset notre buffer par sécurité
                state++;
 8000dca:	4b5b      	ldr	r3, [pc, #364]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	b2da      	uxtb	r2, r3
 8000dd2:	4b59      	ldr	r3, [pc, #356]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000dd4:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 8000dd6:	4b5a      	ldr	r3, [pc, #360]	@ (8000f40 <StateMachineTask+0x2bc>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
            else
            {
                send_UART3("Valeur differente. Entrez a nouveau le PER :\r\n");
            }
        }
        break;
 8000ddc:	e2f4      	b.n	80013c8 <StateMachineTask+0x744>
                send_UART3("Valeur differente. Entrez a nouveau le PER :\r\n");
 8000dde:	485f      	ldr	r0, [pc, #380]	@ (8000f5c <StateMachineTask+0x2d8>)
 8000de0:	f001 fdc6 	bl	8002970 <send_UART3>
        break;
 8000de4:	e2f0      	b.n	80013c8 <StateMachineTask+0x744>

    case 2: // Check STS
        Check_UART1_Timeout();
 8000de6:	f001 fe8b 	bl	8002b00 <Check_UART1_Timeout>
        if (message_complete1)
 8000dea:	4b57      	ldr	r3, [pc, #348]	@ (8000f48 <StateMachineTask+0x2c4>)
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f000 82ec 	beq.w	80013cc <StateMachineTask+0x748>
        {
            message_complete1 = 0;
 8000df4:	4b54      	ldr	r3, [pc, #336]	@ (8000f48 <StateMachineTask+0x2c4>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	701a      	strb	r2, [r3, #0]

            TrameDataSTS data = {0};
 8000dfa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000dfe:	226c      	movs	r2, #108	@ 0x6c
 8000e00:	2100      	movs	r1, #0
 8000e02:	4618      	mov	r0, r3
 8000e04:	f007 fdef 	bl	80089e6 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8000e08:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4851      	ldr	r0, [pc, #324]	@ (8000f54 <StateMachineTask+0x2d0>)
 8000e10:	f000 fe3e 	bl	8001a90 <parse_data_STS>

            bool acc_ok = false;
 8000e14:	2300      	movs	r3, #0
 8000e16:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
            bool bat_ok = false;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

            send_UART3((char *)rx_buffer1); // On a besoin de traiter la trame dans le logiciel de test
 8000e20:	484c      	ldr	r0, [pc, #304]	@ (8000f54 <StateMachineTask+0x2d0>)
 8000e22:	f001 fda5 	bl	8002970 <send_UART3>

            // Vérification ACC
            if (data.acc >= 8.0 && data.acc <= 10.0)
 8000e26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000e2a:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f7ff fede 	bl	8000bf0 <__aeabi_fcmpge>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d00c      	beq.n	8000e54 <StateMachineTask+0x1d0>
 8000e3a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000e3e:	4948      	ldr	r1, [pc, #288]	@ (8000f60 <StateMachineTask+0x2dc>)
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff fecb 	bl	8000bdc <__aeabi_fcmple>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d003      	beq.n	8000e54 <StateMachineTask+0x1d0>
            {
                //send_UART3("Accu OK\n"); // Utile pour test via terminal
                acc_ok = true;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000e52:	e002      	b.n	8000e5a <StateMachineTask+0x1d6>
            }
            else
            {
                send_UART3("STS NOK: Valeur ACCU hors plage !!\r\n");
 8000e54:	4843      	ldr	r0, [pc, #268]	@ (8000f64 <StateMachineTask+0x2e0>)
 8000e56:	f001 fd8b 	bl	8002970 <send_UART3>
            }

            // Vérification BAT
            if (data.bat >= 11.0 && data.bat <= 14.0)
 8000e5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e5e:	4942      	ldr	r1, [pc, #264]	@ (8000f68 <StateMachineTask+0x2e4>)
 8000e60:	4618      	mov	r0, r3
 8000e62:	f7ff fec5 	bl	8000bf0 <__aeabi_fcmpge>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d00c      	beq.n	8000e86 <StateMachineTask+0x202>
 8000e6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000e70:	493e      	ldr	r1, [pc, #248]	@ (8000f6c <StateMachineTask+0x2e8>)
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff feb2 	bl	8000bdc <__aeabi_fcmple>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d003      	beq.n	8000e86 <StateMachineTask+0x202>
            {
                //send_UART3("Tension batterie OK\r\n"); // Utile pour test via
                bat_ok = true;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
 8000e84:	e002      	b.n	8000e8c <StateMachineTask+0x208>
            }
            else
            {
                send_UART3("STS NOK: Valeur BAT hors plage !!\r\n");
 8000e86:	483a      	ldr	r0, [pc, #232]	@ (8000f70 <StateMachineTask+0x2ec>)
 8000e88:	f001 fd72 	bl	8002970 <send_UART3>
            }

            // Transition si tout est bon
            if (acc_ok && bat_ok)
 8000e8c:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d014      	beq.n	8000ebe <StateMachineTask+0x23a>
 8000e94:	f897 310e 	ldrb.w	r3, [r7, #270]	@ 0x10e
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d010      	beq.n	8000ebe <StateMachineTask+0x23a>
            {
                send_UART3("STS OK --> Etape suivante\r\n");
 8000e9c:	4835      	ldr	r0, [pc, #212]	@ (8000f74 <StateMachineTask+0x2f0>)
 8000e9e:	f001 fd67 	bl	8002970 <send_UART3>
                osDelay(500);
 8000ea2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ea6:	f004 fdd9 	bl	8005a5c <osDelay>
                action_done = 0;
 8000eaa:	4b25      	ldr	r3, [pc, #148]	@ (8000f40 <StateMachineTask+0x2bc>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	701a      	strb	r2, [r3, #0]
                state++;
 8000eb0:	4b21      	ldr	r3, [pc, #132]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	b2da      	uxtb	r2, r3
 8000eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f38 <StateMachineTask+0x2b4>)
 8000eba:	701a      	strb	r2, [r3, #0]
            else
            {
                send_UART3("STS invalide. Corrigez les erreurs ci-dessus et recommencez le  test\r\n");
            }
        }
        break;
 8000ebc:	e286      	b.n	80013cc <StateMachineTask+0x748>
                send_UART3("STS invalide. Corrigez les erreurs ci-dessus et recommencez le  test\r\n");
 8000ebe:	482e      	ldr	r0, [pc, #184]	@ (8000f78 <StateMachineTask+0x2f4>)
 8000ec0:	f001 fd56 	bl	8002970 <send_UART3>
        break;
 8000ec4:	e282      	b.n	80013cc <StateMachineTask+0x748>

    case 3: // DIPS OFF
        Check_UART1_Timeout();
 8000ec6:	f001 fe1b 	bl	8002b00 <Check_UART1_Timeout>
        if (message_complete1)
 8000eca:	4b1f      	ldr	r3, [pc, #124]	@ (8000f48 <StateMachineTask+0x2c4>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	f000 827e 	beq.w	80013d0 <StateMachineTask+0x74c>
        {
            message_complete1 = 0;
 8000ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8000f48 <StateMachineTask+0x2c4>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	701a      	strb	r2, [r3, #0]

            bool dips_ok = true;
 8000eda:	2301      	movs	r3, #1
 8000edc:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

            TrameDataSTS data = {0};
 8000ee0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ee4:	226c      	movs	r2, #108	@ 0x6c
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f007 fd7c 	bl	80089e6 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8000eee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4817      	ldr	r0, [pc, #92]	@ (8000f54 <StateMachineTask+0x2d0>)
 8000ef6:	f000 fdcb 	bl	8001a90 <parse_data_STS>

            // Vérification DIP switches
            for (int i = 0; i < 8; i++)
 8000efa:	2300      	movs	r3, #0
 8000efc:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8000f00:	e05a      	b.n	8000fb8 <StateMachineTask+0x334>
            {
                if (data.dips[i])
 8000f02:	f107 0292 	add.w	r2, r7, #146	@ 0x92
 8000f06:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000f0a:	4413      	add	r3, r2
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d036      	beq.n	8000f80 <StateMachineTask+0x2fc>
                {
                    dips_ok = false;
 8000f12:	2300      	movs	r3, #0
 8000f14:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
                    char msg[50];
                    sprintf(msg, "ERROR: DIP %d a ON !\r\n", i + 1); // On affiche l'état des DIPs en défaut
 8000f18:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000f1c:	1c5a      	adds	r2, r3, #1
 8000f1e:	463b      	mov	r3, r7
 8000f20:	4916      	ldr	r1, [pc, #88]	@ (8000f7c <StateMachineTask+0x2f8>)
 8000f22:	4618      	mov	r0, r3
 8000f24:	f007 fccc 	bl	80088c0 <siprintf>
                    send_UART3(msg);
 8000f28:	463b      	mov	r3, r7
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f001 fd20 	bl	8002970 <send_UART3>
 8000f30:	e03d      	b.n	8000fae <StateMachineTask+0x32a>
 8000f32:	bf00      	nop
 8000f34:	40010800 	.word	0x40010800
 8000f38:	200001f4 	.word	0x200001f4
 8000f3c:	20000201 	.word	0x20000201
 8000f40:	20000202 	.word	0x20000202
 8000f44:	20000203 	.word	0x20000203
 8000f48:	20000370 	.word	0x20000370
 8000f4c:	200001f8 	.word	0x200001f8
 8000f50:	0800c1d8 	.word	0x0800c1d8
 8000f54:	20000374 	.word	0x20000374
 8000f58:	0800c1e4 	.word	0x0800c1e4
 8000f5c:	0800c204 	.word	0x0800c204
 8000f60:	41200000 	.word	0x41200000
 8000f64:	0800c238 	.word	0x0800c238
 8000f68:	41300000 	.word	0x41300000
 8000f6c:	41600000 	.word	0x41600000
 8000f70:	0800c260 	.word	0x0800c260
 8000f74:	0800c284 	.word	0x0800c284
 8000f78:	0800c2a0 	.word	0x0800c2a0
 8000f7c:	0800c2e8 	.word	0x0800c2e8
                }else if(!data.dips[i])
 8000f80:	f107 0292 	add.w	r2, r7, #146	@ 0x92
 8000f84:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000f88:	4413      	add	r3, r2
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	f083 0301 	eor.w	r3, r3, #1
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d00b      	beq.n	8000fae <StateMachineTask+0x32a>
                {
                	char msg[50];
                	sprintf(msg, "OK: DIP %d a OFF \r\n", i + 1); // On affiche les DIPs OK
 8000f96:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000f9a:	1c5a      	adds	r2, r3, #1
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	49be      	ldr	r1, [pc, #760]	@ (8001298 <StateMachineTask+0x614>)
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f007 fc8d 	bl	80088c0 <siprintf>
                	send_UART3(msg);
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f001 fce1 	bl	8002970 <send_UART3>
            for (int i = 0; i < 8; i++)
 8000fae:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8000fb8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8000fbc:	2b07      	cmp	r3, #7
 8000fbe:	dda0      	ble.n	8000f02 <StateMachineTask+0x27e>
                }
            }

            if (dips_ok)
 8000fc0:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d013      	beq.n	8000ff0 <StateMachineTask+0x36c>
            {
                send_UART3("DIP a OFF --> OK\r\n");
 8000fc8:	48b4      	ldr	r0, [pc, #720]	@ (800129c <StateMachineTask+0x618>)
 8000fca:	f001 fcd1 	bl	8002970 <send_UART3>
                osDelay(1000);
 8000fce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fd2:	f004 fd43 	bl	8005a5c <osDelay>
                state++;
 8000fd6:	4bb2      	ldr	r3, [pc, #712]	@ (80012a0 <StateMachineTask+0x61c>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	3301      	adds	r3, #1
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4bb0      	ldr	r3, [pc, #704]	@ (80012a0 <StateMachineTask+0x61c>)
 8000fe0:	701a      	strb	r2, [r3, #0]
                bp_pressed = 0;
 8000fe2:	4bb0      	ldr	r3, [pc, #704]	@ (80012a4 <StateMachineTask+0x620>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 8000fe8:	4baf      	ldr	r3, [pc, #700]	@ (80012a8 <StateMachineTask+0x624>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
            {
                send_UART3("DIP NOK : Tous les DIPs ne sont pas a OFF, mettez les a OFF et rappuyez sur le bouton valider\r\n");
                bp_pressed = 0;
            }
        }
        break;
 8000fee:	e1ef      	b.n	80013d0 <StateMachineTask+0x74c>
                send_UART3("DIP NOK : Tous les DIPs ne sont pas a OFF, mettez les a OFF et rappuyez sur le bouton valider\r\n");
 8000ff0:	48ae      	ldr	r0, [pc, #696]	@ (80012ac <StateMachineTask+0x628>)
 8000ff2:	f001 fcbd 	bl	8002970 <send_UART3>
                bp_pressed = 0;
 8000ff6:	4bab      	ldr	r3, [pc, #684]	@ (80012a4 <StateMachineTask+0x620>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	701a      	strb	r2, [r3, #0]
        break;
 8000ffc:	e1e8      	b.n	80013d0 <StateMachineTask+0x74c>

    case 4: // DIPS ON
        Check_UART1_Timeout();
 8000ffe:	f001 fd7f 	bl	8002b00 <Check_UART1_Timeout>
        if (message_complete1)
 8001002:	4bab      	ldr	r3, [pc, #684]	@ (80012b0 <StateMachineTask+0x62c>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b00      	cmp	r3, #0
 8001008:	f000 81e4 	beq.w	80013d4 <StateMachineTask+0x750>
        {
            message_complete1 = 0;
 800100c:	4ba8      	ldr	r3, [pc, #672]	@ (80012b0 <StateMachineTask+0x62c>)
 800100e:	2200      	movs	r2, #0
 8001010:	701a      	strb	r2, [r3, #0]

            bool dips_ok = true;
 8001012:	2301      	movs	r3, #1
 8001014:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

            TrameDataSTS data = {0};
 8001018:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800101c:	226c      	movs	r2, #108	@ 0x6c
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f007 fce0 	bl	80089e6 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8001026:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800102a:	4619      	mov	r1, r3
 800102c:	48a1      	ldr	r0, [pc, #644]	@ (80012b4 <StateMachineTask+0x630>)
 800102e:	f000 fd2f 	bl	8001a90 <parse_data_STS>

            // Vérification DIP switches
            for (int i = 0; i < 8; i++)
 8001032:	2300      	movs	r3, #0
 8001034:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001038:	e033      	b.n	80010a2 <StateMachineTask+0x41e>
            {
                if (!data.dips[i])
 800103a:	f107 0292 	add.w	r2, r7, #146	@ 0x92
 800103e:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001042:	4413      	add	r3, r2
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	f083 0301 	eor.w	r3, r3, #1
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00f      	beq.n	8001070 <StateMachineTask+0x3ec>
                {
                    dips_ok = false;
 8001050:	2300      	movs	r3, #0
 8001052:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
                    char msg[50];
                    sprintf(msg, "ERROR: DIP %d a OFF !\r\n", i + 1); // On affiche l'état des DIPs en défaut
 8001056:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800105a:	1c5a      	adds	r2, r3, #1
 800105c:	463b      	mov	r3, r7
 800105e:	4996      	ldr	r1, [pc, #600]	@ (80012b8 <StateMachineTask+0x634>)
 8001060:	4618      	mov	r0, r3
 8001062:	f007 fc2d 	bl	80088c0 <siprintf>
                    send_UART3(msg);
 8001066:	463b      	mov	r3, r7
 8001068:	4618      	mov	r0, r3
 800106a:	f001 fc81 	bl	8002970 <send_UART3>
 800106e:	e013      	b.n	8001098 <StateMachineTask+0x414>
                }else if(data.dips[i])
 8001070:	f107 0292 	add.w	r2, r7, #146	@ 0x92
 8001074:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001078:	4413      	add	r3, r2
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d00b      	beq.n	8001098 <StateMachineTask+0x414>
                {
                	char msg[50];
                	sprintf(msg, "OK: DIP %d a ON \r\n", i + 1); // On affiche les DIPs OK
 8001080:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8001084:	1c5a      	adds	r2, r3, #1
 8001086:	463b      	mov	r3, r7
 8001088:	498c      	ldr	r1, [pc, #560]	@ (80012bc <StateMachineTask+0x638>)
 800108a:	4618      	mov	r0, r3
 800108c:	f007 fc18 	bl	80088c0 <siprintf>
                	send_UART3(msg);
 8001090:	463b      	mov	r3, r7
 8001092:	4618      	mov	r0, r3
 8001094:	f001 fc6c 	bl	8002970 <send_UART3>
            for (int i = 0; i < 8; i++)
 8001098:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800109c:	3301      	adds	r3, #1
 800109e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80010a2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80010a6:	2b07      	cmp	r3, #7
 80010a8:	ddc7      	ble.n	800103a <StateMachineTask+0x3b6>
                }
            }

            if (dips_ok)
 80010aa:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d013      	beq.n	80010da <StateMachineTask+0x456>
            {
                send_UART3("DIP a ON --> OK\r\n");
 80010b2:	4883      	ldr	r0, [pc, #524]	@ (80012c0 <StateMachineTask+0x63c>)
 80010b4:	f001 fc5c 	bl	8002970 <send_UART3>
                osDelay(1500);
 80010b8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80010bc:	f004 fcce 	bl	8005a5c <osDelay>
                state++;
 80010c0:	4b77      	ldr	r3, [pc, #476]	@ (80012a0 <StateMachineTask+0x61c>)
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	3301      	adds	r3, #1
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	4b75      	ldr	r3, [pc, #468]	@ (80012a0 <StateMachineTask+0x61c>)
 80010ca:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 80010cc:	4b76      	ldr	r3, [pc, #472]	@ (80012a8 <StateMachineTask+0x624>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
                bp_pressed = 0;
 80010d2:	4b74      	ldr	r3, [pc, #464]	@ (80012a4 <StateMachineTask+0x620>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
            {
                send_UART3("DIP NOK : Tous les DIPs ne sont pas a ON, mettez les a ON et rappuyez sur le bouton valider\r\n");
                bp_pressed = 0;
            }
        }
        break;
 80010d8:	e17c      	b.n	80013d4 <StateMachineTask+0x750>
                send_UART3("DIP NOK : Tous les DIPs ne sont pas a ON, mettez les a ON et rappuyez sur le bouton valider\r\n");
 80010da:	487a      	ldr	r0, [pc, #488]	@ (80012c4 <StateMachineTask+0x640>)
 80010dc:	f001 fc48 	bl	8002970 <send_UART3>
                bp_pressed = 0;
 80010e0:	4b70      	ldr	r3, [pc, #448]	@ (80012a4 <StateMachineTask+0x620>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	701a      	strb	r2, [r3, #0]
        break;
 80010e6:	e175      	b.n	80013d4 <StateMachineTask+0x750>

    case 5: // Entrées à OFF
        Check_UART1_Timeout();
 80010e8:	f001 fd0a 	bl	8002b00 <Check_UART1_Timeout>
        if (message_complete1)
 80010ec:	4b70      	ldr	r3, [pc, #448]	@ (80012b0 <StateMachineTask+0x62c>)
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	f000 8171 	beq.w	80013d8 <StateMachineTask+0x754>
        {
            message_complete1 = 0;
 80010f6:	4b6e      	ldr	r3, [pc, #440]	@ (80012b0 <StateMachineTask+0x62c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	701a      	strb	r2, [r3, #0]
            bool inps_ok = true;
 80010fc:	2301      	movs	r3, #1
 80010fe:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff

            TrameDataSTS data = {0};
 8001102:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001106:	226c      	movs	r2, #108	@ 0x6c
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f007 fc6b 	bl	80089e6 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 8001110:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001114:	4619      	mov	r1, r3
 8001116:	4867      	ldr	r0, [pc, #412]	@ (80012b4 <StateMachineTask+0x630>)
 8001118:	f000 fcba 	bl	8001a90 <parse_data_STS>

            // Verification entrées
            for (int i = 0; i < 3; i++)
 800111c:	2300      	movs	r3, #0
 800111e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001122:	e033      	b.n	800118c <StateMachineTask+0x508>
            {
                if (data.inps[i])
 8001124:	f107 029a 	add.w	r2, r7, #154	@ 0x9a
 8001128:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800112c:	4413      	add	r3, r2
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d00f      	beq.n	8001154 <StateMachineTask+0x4d0>
                {
                    inps_ok = false;
 8001134:	2300      	movs	r3, #0
 8001136:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff
                    char msg[50];
                    sprintf(msg, "ERROR: IN %d a ON!\r\n", i + 1); // On affiche l'état des entrées
 800113a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800113e:	1c5a      	adds	r2, r3, #1
 8001140:	463b      	mov	r3, r7
 8001142:	4961      	ldr	r1, [pc, #388]	@ (80012c8 <StateMachineTask+0x644>)
 8001144:	4618      	mov	r0, r3
 8001146:	f007 fbbb 	bl	80088c0 <siprintf>
                    send_UART3(msg);
 800114a:	463b      	mov	r3, r7
 800114c:	4618      	mov	r0, r3
 800114e:	f001 fc0f 	bl	8002970 <send_UART3>
 8001152:	e016      	b.n	8001182 <StateMachineTask+0x4fe>
                }else if(!data.inps[i])
 8001154:	f107 029a 	add.w	r2, r7, #154	@ 0x9a
 8001158:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800115c:	4413      	add	r3, r2
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	f083 0301 	eor.w	r3, r3, #1
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b00      	cmp	r3, #0
 8001168:	d00b      	beq.n	8001182 <StateMachineTask+0x4fe>
                {
                	char msg[50];
                	sprintf(msg, "OK: IN %d a OFF \r\n", i + 1); // On affiche les INPs OK
 800116a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800116e:	1c5a      	adds	r2, r3, #1
 8001170:	463b      	mov	r3, r7
 8001172:	4956      	ldr	r1, [pc, #344]	@ (80012cc <StateMachineTask+0x648>)
 8001174:	4618      	mov	r0, r3
 8001176:	f007 fba3 	bl	80088c0 <siprintf>
                	send_UART3(msg);
 800117a:	463b      	mov	r3, r7
 800117c:	4618      	mov	r0, r3
 800117e:	f001 fbf7 	bl	8002970 <send_UART3>
            for (int i = 0; i < 3; i++)
 8001182:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001186:	3301      	adds	r3, #1
 8001188:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800118c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001190:	2b02      	cmp	r3, #2
 8001192:	ddc7      	ble.n	8001124 <StateMachineTask+0x4a0>
                }
            }

            if (inps_ok)
 8001194:	f897 30ff 	ldrb.w	r3, [r7, #255]	@ 0xff
 8001198:	2b00      	cmp	r3, #0
 800119a:	f000 811d 	beq.w	80013d8 <StateMachineTask+0x754>
            {
                send_UART3("Entrees a OFF --> OK\r\n");
 800119e:	484c      	ldr	r0, [pc, #304]	@ (80012d0 <StateMachineTask+0x64c>)
 80011a0:	f001 fbe6 	bl	8002970 <send_UART3>
                osDelay(2000);
 80011a4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011a8:	f004 fc58 	bl	8005a5c <osDelay>
                state++;
 80011ac:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <StateMachineTask+0x61c>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	3301      	adds	r3, #1
 80011b2:	b2da      	uxtb	r2, r3
 80011b4:	4b3a      	ldr	r3, [pc, #232]	@ (80012a0 <StateMachineTask+0x61c>)
 80011b6:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 80011b8:	4b3b      	ldr	r3, [pc, #236]	@ (80012a8 <StateMachineTask+0x624>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 80011be:	e10b      	b.n	80013d8 <StateMachineTask+0x754>

    case 6: // Test entrées à ON
        Check_UART1_Timeout();
 80011c0:	f001 fc9e 	bl	8002b00 <Check_UART1_Timeout>
        if (message_complete1)
 80011c4:	4b3a      	ldr	r3, [pc, #232]	@ (80012b0 <StateMachineTask+0x62c>)
 80011c6:	781b      	ldrb	r3, [r3, #0]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	f000 8107 	beq.w	80013dc <StateMachineTask+0x758>
        {
            message_complete1 = 0;
 80011ce:	4b38      	ldr	r3, [pc, #224]	@ (80012b0 <StateMachineTask+0x62c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	701a      	strb	r2, [r3, #0]

            bool inps_ok = true;
 80011d4:	2301      	movs	r3, #1
 80011d6:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7

            TrameDataSTS data = {0};
 80011da:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011de:	226c      	movs	r2, #108	@ 0x6c
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f007 fbff 	bl	80089e6 <memset>
            parse_data_STS((char *)rx_buffer1, &data);
 80011e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011ec:	4619      	mov	r1, r3
 80011ee:	4831      	ldr	r0, [pc, #196]	@ (80012b4 <StateMachineTask+0x630>)
 80011f0:	f000 fc4e 	bl	8001a90 <parse_data_STS>

            // Verification entrées
            for (int i = 0; i < 3; i++)
 80011f4:	2300      	movs	r3, #0
 80011f6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80011fa:	e033      	b.n	8001264 <StateMachineTask+0x5e0>
            {
                if (!data.inps[i])
 80011fc:	f107 029a 	add.w	r2, r7, #154	@ 0x9a
 8001200:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001204:	4413      	add	r3, r2
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	f083 0301 	eor.w	r3, r3, #1
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00f      	beq.n	8001232 <StateMachineTask+0x5ae>
                {
                    inps_ok = false;
 8001212:	2300      	movs	r3, #0
 8001214:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
                    char msg[50];
                    sprintf(msg, "ERROR: IN %d a OFF!\r\n", i + 1); // On affiche l'état des entrées
 8001218:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800121c:	1c5a      	adds	r2, r3, #1
 800121e:	463b      	mov	r3, r7
 8001220:	492c      	ldr	r1, [pc, #176]	@ (80012d4 <StateMachineTask+0x650>)
 8001222:	4618      	mov	r0, r3
 8001224:	f007 fb4c 	bl	80088c0 <siprintf>
                    send_UART3(msg);
 8001228:	463b      	mov	r3, r7
 800122a:	4618      	mov	r0, r3
 800122c:	f001 fba0 	bl	8002970 <send_UART3>
 8001230:	e013      	b.n	800125a <StateMachineTask+0x5d6>
                }else if(data.inps[i])
 8001232:	f107 029a 	add.w	r2, r7, #154	@ 0x9a
 8001236:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800123a:	4413      	add	r3, r2
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d00b      	beq.n	800125a <StateMachineTask+0x5d6>
                {
                	char msg[50];
                	sprintf(msg, "OK: IN %d a ON \r\n", i + 1); // On affiche les INPs OK
 8001242:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001246:	1c5a      	adds	r2, r3, #1
 8001248:	463b      	mov	r3, r7
 800124a:	4923      	ldr	r1, [pc, #140]	@ (80012d8 <StateMachineTask+0x654>)
 800124c:	4618      	mov	r0, r3
 800124e:	f007 fb37 	bl	80088c0 <siprintf>
                	send_UART3(msg);
 8001252:	463b      	mov	r3, r7
 8001254:	4618      	mov	r0, r3
 8001256:	f001 fb8b 	bl	8002970 <send_UART3>
            for (int i = 0; i < 3; i++)
 800125a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800125e:	3301      	adds	r3, #1
 8001260:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001264:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001268:	2b02      	cmp	r3, #2
 800126a:	ddc7      	ble.n	80011fc <StateMachineTask+0x578>
                }
            }

            if (inps_ok)
 800126c:	f897 30f7 	ldrb.w	r3, [r7, #247]	@ 0xf7
 8001270:	2b00      	cmp	r3, #0
 8001272:	f000 80b3 	beq.w	80013dc <StateMachineTask+0x758>
            {
                send_UART3("Entrees a ON --> OK\r\n");
 8001276:	4819      	ldr	r0, [pc, #100]	@ (80012dc <StateMachineTask+0x658>)
 8001278:	f001 fb7a 	bl	8002970 <send_UART3>
                osDelay(2000);
 800127c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001280:	f004 fbec 	bl	8005a5c <osDelay>
                state++;
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <StateMachineTask+0x61c>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	3301      	adds	r3, #1
 800128a:	b2da      	uxtb	r2, r3
 800128c:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <StateMachineTask+0x61c>)
 800128e:	701a      	strb	r2, [r3, #0]
                action_done = 0;
 8001290:	4b05      	ldr	r3, [pc, #20]	@ (80012a8 <StateMachineTask+0x624>)
 8001292:	2200      	movs	r2, #0
 8001294:	701a      	strb	r2, [r3, #0]
            }
        }
        break;
 8001296:	e0a1      	b.n	80013dc <StateMachineTask+0x758>
 8001298:	0800c300 	.word	0x0800c300
 800129c:	0800c314 	.word	0x0800c314
 80012a0:	200001f4 	.word	0x200001f4
 80012a4:	20000204 	.word	0x20000204
 80012a8:	20000202 	.word	0x20000202
 80012ac:	0800c328 	.word	0x0800c328
 80012b0:	20000370 	.word	0x20000370
 80012b4:	20000374 	.word	0x20000374
 80012b8:	0800c388 	.word	0x0800c388
 80012bc:	0800c3a0 	.word	0x0800c3a0
 80012c0:	0800c3b4 	.word	0x0800c3b4
 80012c4:	0800c3c8 	.word	0x0800c3c8
 80012c8:	0800c428 	.word	0x0800c428
 80012cc:	0800c440 	.word	0x0800c440
 80012d0:	0800c454 	.word	0x0800c454
 80012d4:	0800c46c 	.word	0x0800c46c
 80012d8:	0800c484 	.word	0x0800c484
 80012dc:	0800c498 	.word	0x0800c498

    case 9: // Cellule JOUR
    	if(!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin)){
 80012e0:	2120      	movs	r1, #32
 80012e2:	48b7      	ldr	r0, [pc, #732]	@ (80015c0 <StateMachineTask+0x93c>)
 80012e4:	f002 f9be 	bl	8003664 <HAL_GPIO_ReadPin>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d178      	bne.n	80013e0 <StateMachineTask+0x75c>
    	Check_UART1_Timeout();
 80012ee:	f001 fc07 	bl	8002b00 <Check_UART1_Timeout>
    	        if (message_complete1)
 80012f2:	4bb4      	ldr	r3, [pc, #720]	@ (80015c4 <StateMachineTask+0x940>)
 80012f4:	781b      	ldrb	r3, [r3, #0]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d072      	beq.n	80013e0 <StateMachineTask+0x75c>
    	        {
    	            message_complete1 = 0;
 80012fa:	4bb2      	ldr	r3, [pc, #712]	@ (80015c4 <StateMachineTask+0x940>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	701a      	strb	r2, [r3, #0]

    	            TrameDataSTS data = {0};
 8001300:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001304:	226c      	movs	r2, #108	@ 0x6c
 8001306:	2100      	movs	r1, #0
 8001308:	4618      	mov	r0, r3
 800130a:	f007 fb6c 	bl	80089e6 <memset>
    	            parse_data_STS((char *)rx_buffer1, &data);
 800130e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001312:	4619      	mov	r1, r3
 8001314:	48ac      	ldr	r0, [pc, #688]	@ (80015c8 <StateMachineTask+0x944>)
 8001316:	f000 fbbb 	bl	8001a90 <parse_data_STS>

    	            if(data.cel_mode == 'J'){
 800131a:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800131e:	2b4a      	cmp	r3, #74	@ 0x4a
 8001320:	d110      	bne.n	8001344 <StateMachineTask+0x6c0>
    	            	send_UART3("Cellule JOUR --> OK\r\n");
 8001322:	48aa      	ldr	r0, [pc, #680]	@ (80015cc <StateMachineTask+0x948>)
 8001324:	f001 fb24 	bl	8002970 <send_UART3>
    	            	osDelay(500);
 8001328:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800132c:	f004 fb96 	bl	8005a5c <osDelay>
    	            	state++;
 8001330:	4ba7      	ldr	r3, [pc, #668]	@ (80015d0 <StateMachineTask+0x94c>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	b2da      	uxtb	r2, r3
 8001338:	4ba5      	ldr	r3, [pc, #660]	@ (80015d0 <StateMachineTask+0x94c>)
 800133a:	701a      	strb	r2, [r3, #0]
    	            	action_done = 0;
 800133c:	4ba5      	ldr	r3, [pc, #660]	@ (80015d4 <StateMachineTask+0x950>)
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
    	            	send_UART3("ERROR: Defaut cellule en NUIT, veuillez reessayer\r\n");
    	            	action_done = 0;
    	            }
    	        }
    	}
    	break;
 8001342:	e04d      	b.n	80013e0 <StateMachineTask+0x75c>
    	            	send_UART3("ERROR: Defaut cellule en NUIT, veuillez reessayer\r\n");
 8001344:	48a4      	ldr	r0, [pc, #656]	@ (80015d8 <StateMachineTask+0x954>)
 8001346:	f001 fb13 	bl	8002970 <send_UART3>
    	            	action_done = 0;
 800134a:	4ba2      	ldr	r3, [pc, #648]	@ (80015d4 <StateMachineTask+0x950>)
 800134c:	2200      	movs	r2, #0
 800134e:	701a      	strb	r2, [r3, #0]
    	break;
 8001350:	e046      	b.n	80013e0 <StateMachineTask+0x75c>

    case 10: //Cellule NUIT
    	if(!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin)){
 8001352:	2120      	movs	r1, #32
 8001354:	489a      	ldr	r0, [pc, #616]	@ (80015c0 <StateMachineTask+0x93c>)
 8001356:	f002 f985 	bl	8003664 <HAL_GPIO_ReadPin>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d141      	bne.n	80013e4 <StateMachineTask+0x760>
        	Check_UART1_Timeout();
 8001360:	f001 fbce 	bl	8002b00 <Check_UART1_Timeout>
        	        if (message_complete1)
 8001364:	4b97      	ldr	r3, [pc, #604]	@ (80015c4 <StateMachineTask+0x940>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d03b      	beq.n	80013e4 <StateMachineTask+0x760>
        	        {
        	            message_complete1 = 0;
 800136c:	4b95      	ldr	r3, [pc, #596]	@ (80015c4 <StateMachineTask+0x940>)
 800136e:	2200      	movs	r2, #0
 8001370:	701a      	strb	r2, [r3, #0]

        	            TrameDataSTS data = {0};
 8001372:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001376:	226c      	movs	r2, #108	@ 0x6c
 8001378:	2100      	movs	r1, #0
 800137a:	4618      	mov	r0, r3
 800137c:	f007 fb33 	bl	80089e6 <memset>
        	            parse_data_STS((char *)rx_buffer1, &data);
 8001380:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001384:	4619      	mov	r1, r3
 8001386:	4890      	ldr	r0, [pc, #576]	@ (80015c8 <StateMachineTask+0x944>)
 8001388:	f000 fb82 	bl	8001a90 <parse_data_STS>

        	            if(data.cel_mode == 'N'){
 800138c:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8001390:	2b4e      	cmp	r3, #78	@ 0x4e
 8001392:	d110      	bne.n	80013b6 <StateMachineTask+0x732>
        	            	send_UART3("Cellule NUIT --> OK\r\n");
 8001394:	4891      	ldr	r0, [pc, #580]	@ (80015dc <StateMachineTask+0x958>)
 8001396:	f001 faeb 	bl	8002970 <send_UART3>
        	                osDelay(500);
 800139a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800139e:	f004 fb5d 	bl	8005a5c <osDelay>
        	            	state++;
 80013a2:	4b8b      	ldr	r3, [pc, #556]	@ (80015d0 <StateMachineTask+0x94c>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	3301      	adds	r3, #1
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	4b89      	ldr	r3, [pc, #548]	@ (80015d0 <StateMachineTask+0x94c>)
 80013ac:	701a      	strb	r2, [r3, #0]
        	            	action_done = 0;
 80013ae:	4b89      	ldr	r3, [pc, #548]	@ (80015d4 <StateMachineTask+0x950>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
        	            	send_UART3("ERROR: Defaut cellule en JOUR, veuillez reessayer\r\n");
        	            	action_done = 0;
        	            }
        	        }
    	}
      break;
 80013b4:	e016      	b.n	80013e4 <StateMachineTask+0x760>
        	            	send_UART3("ERROR: Defaut cellule en JOUR, veuillez reessayer\r\n");
 80013b6:	488a      	ldr	r0, [pc, #552]	@ (80015e0 <StateMachineTask+0x95c>)
 80013b8:	f001 fada 	bl	8002970 <send_UART3>
        	            	action_done = 0;
 80013bc:	4b85      	ldr	r3, [pc, #532]	@ (80015d4 <StateMachineTask+0x950>)
 80013be:	2200      	movs	r2, #0
 80013c0:	701a      	strb	r2, [r3, #0]
      break;
 80013c2:	e00f      	b.n	80013e4 <StateMachineTask+0x760>
        break;
 80013c4:	bf00      	nop
 80013c6:	e00e      	b.n	80013e6 <StateMachineTask+0x762>
        break;
 80013c8:	bf00      	nop
 80013ca:	e00c      	b.n	80013e6 <StateMachineTask+0x762>
        break;
 80013cc:	bf00      	nop
 80013ce:	e00a      	b.n	80013e6 <StateMachineTask+0x762>
        break;
 80013d0:	bf00      	nop
 80013d2:	e008      	b.n	80013e6 <StateMachineTask+0x762>
        break;
 80013d4:	bf00      	nop
 80013d6:	e006      	b.n	80013e6 <StateMachineTask+0x762>
        break;
 80013d8:	bf00      	nop
 80013da:	e004      	b.n	80013e6 <StateMachineTask+0x762>
        break;
 80013dc:	bf00      	nop
 80013de:	e002      	b.n	80013e6 <StateMachineTask+0x762>
    	break;
 80013e0:	bf00      	nop
 80013e2:	e000      	b.n	80013e6 <StateMachineTask+0x762>
      break;
 80013e4:	bf00      	nop
    }



    //--------------------------- ACTIONS
    switch (state)
 80013e6:	4b7a      	ldr	r3, [pc, #488]	@ (80015d0 <StateMachineTask+0x94c>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	2b0c      	cmp	r3, #12
 80013ec:	f200 831c 	bhi.w	8001a28 <StateMachineTask+0xda4>
 80013f0:	a201      	add	r2, pc, #4	@ (adr r2, 80013f8 <StateMachineTask+0x774>)
 80013f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f6:	bf00      	nop
 80013f8:	0800142d 	.word	0x0800142d
 80013fc:	080014b5 	.word	0x080014b5
 8001400:	08001619 	.word	0x08001619
 8001404:	08001659 	.word	0x08001659
 8001408:	080016af 	.word	0x080016af
 800140c:	08001705 	.word	0x08001705
 8001410:	0800175f 	.word	0x0800175f
 8001414:	080017bf 	.word	0x080017bf
 8001418:	0800180b 	.word	0x0800180b
 800141c:	080018b5 	.word	0x080018b5
 8001420:	08001981 	.word	0x08001981
 8001424:	080019bd 	.word	0x080019bd
 8001428:	080019f3 	.word	0x080019f3
    {
    case 0:
    	if (!action_done)
 800142c:	4b69      	ldr	r3, [pc, #420]	@ (80015d4 <StateMachineTask+0x950>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	f083 0301 	eor.w	r3, r3, #1
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	f000 82f8 	beq.w	8001a2c <StateMachineTask+0xda8>
    	{
    		//On met bien les I/0 par défaut
    	send_UART1("TST=0\r");
 800143c:	4869      	ldr	r0, [pc, #420]	@ (80015e4 <StateMachineTask+0x960>)
 800143e:	f001 fa21 	bl	8002884 <send_UART1>
    	HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_RESET);
 8001442:	2200      	movs	r2, #0
 8001444:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001448:	4867      	ldr	r0, [pc, #412]	@ (80015e8 <StateMachineTask+0x964>)
 800144a:	f002 f922 	bl	8003692 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(LED_CEL_GPIO_Port, LED_CEL_Pin, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001454:	485a      	ldr	r0, [pc, #360]	@ (80015c0 <StateMachineTask+0x93c>)
 8001456:	f002 f91c 	bl	8003692 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 800145a:	2201      	movs	r2, #1
 800145c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001460:	4861      	ldr	r0, [pc, #388]	@ (80015e8 <StateMachineTask+0x964>)
 8001462:	f002 f916 	bl	8003692 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8001466:	2201      	movs	r2, #1
 8001468:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800146c:	4854      	ldr	r0, [pc, #336]	@ (80015c0 <StateMachineTask+0x93c>)
 800146e:	f002 f910 	bl	8003692 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 8001472:	2201      	movs	r2, #1
 8001474:	2108      	movs	r1, #8
 8001476:	485c      	ldr	r0, [pc, #368]	@ (80015e8 <StateMachineTask+0x964>)
 8001478:	f002 f90b 	bl	8003692 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 800147c:	2200      	movs	r2, #0
 800147e:	2120      	movs	r1, #32
 8001480:	4859      	ldr	r0, [pc, #356]	@ (80015e8 <StateMachineTask+0x964>)
 8001482:	f002 f906 	bl	8003692 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	2140      	movs	r1, #64	@ 0x40
 800148a:	4857      	ldr	r0, [pc, #348]	@ (80015e8 <StateMachineTask+0x964>)
 800148c:	f002 f901 	bl	8003692 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	2180      	movs	r1, #128	@ 0x80
 8001494:	4854      	ldr	r0, [pc, #336]	@ (80015e8 <StateMachineTask+0x964>)
 8001496:	f002 f8fc 	bl	8003692 <HAL_GPIO_WritePin>


            send_UART3("---- ETAPE 0 ----\r\n");
 800149a:	4854      	ldr	r0, [pc, #336]	@ (80015ec <StateMachineTask+0x968>)
 800149c:	f001 fa68 	bl	8002970 <send_UART3>
            osDelay(10);
 80014a0:	200a      	movs	r0, #10
 80014a2:	f004 fadb 	bl	8005a5c <osDelay>
            send_UART3("Appuyez sur le bouton valider pour commencer\r\n");
 80014a6:	4852      	ldr	r0, [pc, #328]	@ (80015f0 <StateMachineTask+0x96c>)
 80014a8:	f001 fa62 	bl	8002970 <send_UART3>
            action_done = 1;
 80014ac:	4b49      	ldr	r3, [pc, #292]	@ (80015d4 <StateMachineTask+0x950>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]
        }
        break;
 80014b2:	e2bb      	b.n	8001a2c <StateMachineTask+0xda8>
    case 1:
        if (!action_done)
 80014b4:	4b47      	ldr	r3, [pc, #284]	@ (80015d4 <StateMachineTask+0x950>)
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	f083 0301 	eor.w	r3, r3, #1
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d008      	beq.n	80014d4 <StateMachineTask+0x850>
        {
        	send_UART3("---- ETAPE 1 ----\n");
 80014c2:	484c      	ldr	r0, [pc, #304]	@ (80015f4 <StateMachineTask+0x970>)
 80014c4:	f001 fa54 	bl	8002970 <send_UART3>
            send_UART3("Entrez le PER (juste la valeur sur 8 digits)\r\n");
 80014c8:	484b      	ldr	r0, [pc, #300]	@ (80015f8 <StateMachineTask+0x974>)
 80014ca:	f001 fa51 	bl	8002970 <send_UART3>
            action_done = 1;
 80014ce:	4b41      	ldr	r3, [pc, #260]	@ (80015d4 <StateMachineTask+0x950>)
 80014d0:	2201      	movs	r2, #1
 80014d2:	701a      	strb	r2, [r3, #0]
        }

        if (message_complete3)
 80014d4:	4b49      	ldr	r3, [pc, #292]	@ (80015fc <StateMachineTask+0x978>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 82a9 	beq.w	8001a30 <StateMachineTask+0xdac>
        {
            message_complete3 = 0;
 80014de:	4b47      	ldr	r3, [pc, #284]	@ (80015fc <StateMachineTask+0x978>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
            // Nettoyer la chaîne des caractères \r et \n
            char cleaned_buffer[20];
            int i = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
            // Copier les caractères sauf \r et \n
            for (int j = 0; j < strlen((char *)rx_buffer3); j++)
 80014ea:	2300      	movs	r3, #0
 80014ec:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80014f0:	e021      	b.n	8001536 <StateMachineTask+0x8b2>
            {
                if (rx_buffer3[j] != '\r' && rx_buffer3[j] != '\n')
 80014f2:	4a43      	ldr	r2, [pc, #268]	@ (8001600 <StateMachineTask+0x97c>)
 80014f4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80014f8:	4413      	add	r3, r2
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b0d      	cmp	r3, #13
 80014fe:	d015      	beq.n	800152c <StateMachineTask+0x8a8>
 8001500:	4a3f      	ldr	r2, [pc, #252]	@ (8001600 <StateMachineTask+0x97c>)
 8001502:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001506:	4413      	add	r3, r2
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	2b0a      	cmp	r3, #10
 800150c:	d00e      	beq.n	800152c <StateMachineTask+0x8a8>
                {
                    cleaned_buffer[i++] = rx_buffer3[j];
 800150e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001518:	4939      	ldr	r1, [pc, #228]	@ (8001600 <StateMachineTask+0x97c>)
 800151a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 800151e:	440a      	add	r2, r1
 8001520:	7812      	ldrb	r2, [r2, #0]
 8001522:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8001526:	443b      	add	r3, r7
 8001528:	f803 2c50 	strb.w	r2, [r3, #-80]
            for (int j = 0; j < strlen((char *)rx_buffer3); j++)
 800152c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001530:	3301      	adds	r3, #1
 8001532:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001536:	4832      	ldr	r0, [pc, #200]	@ (8001600 <StateMachineTask+0x97c>)
 8001538:	f7fe fe14 	bl	8000164 <strlen>
 800153c:	4602      	mov	r2, r0
 800153e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8001542:	429a      	cmp	r2, r3
 8001544:	d8d5      	bhi.n	80014f2 <StateMachineTask+0x86e>
                }
            }
            cleaned_buffer[i] = '\0'; // Terminer la chaîne propre
 8001546:	f107 02c0 	add.w	r2, r7, #192	@ 0xc0
 800154a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800154e:	4413      	add	r3, r2
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]

            // Vérifier la longueur après nettoyage
            if (strlen(cleaned_buffer) == MAX_PER_LENGTH)
 8001554:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001558:	4618      	mov	r0, r3
 800155a:	f7fe fe03 	bl	8000164 <strlen>
 800155e:	4603      	mov	r3, r0
 8001560:	2b08      	cmp	r3, #8
 8001562:	d128      	bne.n	80015b6 <StateMachineTask+0x932>
            {
                strncpy(per_value, cleaned_buffer, MAX_PER_LENGTH);
 8001564:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001568:	2208      	movs	r2, #8
 800156a:	4619      	mov	r1, r3
 800156c:	4825      	ldr	r0, [pc, #148]	@ (8001604 <StateMachineTask+0x980>)
 800156e:	f007 fa61 	bl	8008a34 <strncpy>

                char cmd[30];
                sprintf(cmd, "PER=%s\r", per_value);
 8001572:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001576:	4a23      	ldr	r2, [pc, #140]	@ (8001604 <StateMachineTask+0x980>)
 8001578:	4923      	ldr	r1, [pc, #140]	@ (8001608 <StateMachineTask+0x984>)
 800157a:	4618      	mov	r0, r3
 800157c:	f007 f9a0 	bl	80088c0 <siprintf>
                send_UART1(cmd);
 8001580:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001584:	4618      	mov	r0, r3
 8001586:	f001 f97d 	bl	8002884 <send_UART1>
                osDelay(10);
 800158a:	200a      	movs	r0, #10
 800158c:	f004 fa66 	bl	8005a5c <osDelay>
                send_UART1(cmd);
 8001590:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001594:	4618      	mov	r0, r3
 8001596:	f001 f975 	bl	8002884 <send_UART1>
                send_UART3("PER envoye. Attente confirmation…\r\n");
 800159a:	481c      	ldr	r0, [pc, #112]	@ (800160c <StateMachineTask+0x988>)
 800159c:	f001 f9e8 	bl	8002970 <send_UART3>
                osDelay(1000);
 80015a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015a4:	f004 fa5a 	bl	8005a5c <osDelay>
                send_UART1("PER\r");
 80015a8:	4819      	ldr	r0, [pc, #100]	@ (8001610 <StateMachineTask+0x98c>)
 80015aa:	f001 f96b 	bl	8002884 <send_UART1>
                osDelay(50);
 80015ae:	2032      	movs	r0, #50	@ 0x32
 80015b0:	f004 fa54 	bl	8005a5c <osDelay>
            else
            {
                send_UART3("Format invalide: Le PER doit faire 8 digits, recommencez…\r\n");
            }
        }
        break;
 80015b4:	e23c      	b.n	8001a30 <StateMachineTask+0xdac>
                send_UART3("Format invalide: Le PER doit faire 8 digits, recommencez…\r\n");
 80015b6:	4817      	ldr	r0, [pc, #92]	@ (8001614 <StateMachineTask+0x990>)
 80015b8:	f001 f9da 	bl	8002970 <send_UART3>
        break;
 80015bc:	e238      	b.n	8001a30 <StateMachineTask+0xdac>
 80015be:	bf00      	nop
 80015c0:	40010800 	.word	0x40010800
 80015c4:	20000370 	.word	0x20000370
 80015c8:	20000374 	.word	0x20000374
 80015cc:	0800c4b0 	.word	0x0800c4b0
 80015d0:	200001f4 	.word	0x200001f4
 80015d4:	20000202 	.word	0x20000202
 80015d8:	0800c4c8 	.word	0x0800c4c8
 80015dc:	0800c4fc 	.word	0x0800c4fc
 80015e0:	0800c514 	.word	0x0800c514
 80015e4:	0800c548 	.word	0x0800c548
 80015e8:	40010c00 	.word	0x40010c00
 80015ec:	0800c550 	.word	0x0800c550
 80015f0:	0800c564 	.word	0x0800c564
 80015f4:	0800c594 	.word	0x0800c594
 80015f8:	0800c5a8 	.word	0x0800c5a8
 80015fc:	200004f0 	.word	0x200004f0
 8001600:	200004f4 	.word	0x200004f4
 8001604:	200001f8 	.word	0x200001f8
 8001608:	0800c5d8 	.word	0x0800c5d8
 800160c:	0800c5e0 	.word	0x0800c5e0
 8001610:	0800c608 	.word	0x0800c608
 8001614:	0800c610 	.word	0x0800c610

    case 2:
        if (!action_done)
 8001618:	4bbd      	ldr	r3, [pc, #756]	@ (8001910 <StateMachineTask+0xc8c>)
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	f083 0301 	eor.w	r3, r3, #1
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	f000 8206 	beq.w	8001a34 <StateMachineTask+0xdb0>
        {
        	send_UART3("---- ETAPE 2 ----\r\n");
 8001628:	48ba      	ldr	r0, [pc, #744]	@ (8001914 <StateMachineTask+0xc90>)
 800162a:	f001 f9a1 	bl	8002970 <send_UART3>
            send_UART3("Test STS en cours ...\r\n");
 800162e:	48ba      	ldr	r0, [pc, #744]	@ (8001918 <StateMachineTask+0xc94>)
 8001630:	f001 f99e 	bl	8002970 <send_UART3>
            osDelay(500);
 8001634:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001638:	f004 fa10 	bl	8005a5c <osDelay>
            send_UART1("STS\r");
 800163c:	48b7      	ldr	r0, [pc, #732]	@ (800191c <StateMachineTask+0xc98>)
 800163e:	f001 f921 	bl	8002884 <send_UART1>
            osDelay(500);
 8001642:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001646:	f004 fa09 	bl	8005a5c <osDelay>
            send_UART3((char *)rx_buffer1);
 800164a:	48b5      	ldr	r0, [pc, #724]	@ (8001920 <StateMachineTask+0xc9c>)
 800164c:	f001 f990 	bl	8002970 <send_UART3>
            action_done = 1;
 8001650:	4baf      	ldr	r3, [pc, #700]	@ (8001910 <StateMachineTask+0xc8c>)
 8001652:	2201      	movs	r2, #1
 8001654:	701a      	strb	r2, [r3, #0]
        }
        break;
 8001656:	e1ed      	b.n	8001a34 <StateMachineTask+0xdb0>

    case 3: //DIPs OFF
        if (!action_done)
 8001658:	4bad      	ldr	r3, [pc, #692]	@ (8001910 <StateMachineTask+0xc8c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	f083 0301 	eor.w	r3, r3, #1
 8001660:	b2db      	uxtb	r3, r3
 8001662:	2b00      	cmp	r3, #0
 8001664:	d00c      	beq.n	8001680 <StateMachineTask+0x9fc>
        {
        	send_UART3("---- ETAPE 3 ----\r\n");
 8001666:	48af      	ldr	r0, [pc, #700]	@ (8001924 <StateMachineTask+0xca0>)
 8001668:	f001 f982 	bl	8002970 <send_UART3>
            send_UART3("Mettez les DIPs a OFF et appuyez sur le bouton valider\r\n");
 800166c:	48ae      	ldr	r0, [pc, #696]	@ (8001928 <StateMachineTask+0xca4>)
 800166e:	f001 f97f 	bl	8002970 <send_UART3>
            osDelay(500);
 8001672:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001676:	f004 f9f1 	bl	8005a5c <osDelay>
            action_done = 1;
 800167a:	4ba5      	ldr	r3, [pc, #660]	@ (8001910 <StateMachineTask+0xc8c>)
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
        }
        if (!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin) && !bp_pressed)
 8001680:	2120      	movs	r1, #32
 8001682:	48aa      	ldr	r0, [pc, #680]	@ (800192c <StateMachineTask+0xca8>)
 8001684:	f001 ffee 	bl	8003664 <HAL_GPIO_ReadPin>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	f040 81d4 	bne.w	8001a38 <StateMachineTask+0xdb4>
 8001690:	4ba7      	ldr	r3, [pc, #668]	@ (8001930 <StateMachineTask+0xcac>)
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	f083 0301 	eor.w	r3, r3, #1
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b00      	cmp	r3, #0
 800169c:	f000 81cc 	beq.w	8001a38 <StateMachineTask+0xdb4>
        {
            bp_pressed = 1;
 80016a0:	4ba3      	ldr	r3, [pc, #652]	@ (8001930 <StateMachineTask+0xcac>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
            send_UART1("STS\r");
 80016a6:	489d      	ldr	r0, [pc, #628]	@ (800191c <StateMachineTask+0xc98>)
 80016a8:	f001 f8ec 	bl	8002884 <send_UART1>
        }

        break;
 80016ac:	e1c4      	b.n	8001a38 <StateMachineTask+0xdb4>

    case 4: // DIPs ON
        if (!action_done)
 80016ae:	4b98      	ldr	r3, [pc, #608]	@ (8001910 <StateMachineTask+0xc8c>)
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	f083 0301 	eor.w	r3, r3, #1
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00c      	beq.n	80016d6 <StateMachineTask+0xa52>
        {
        	send_UART3("---- ETAPE 4 ----\r\n");
 80016bc:	489d      	ldr	r0, [pc, #628]	@ (8001934 <StateMachineTask+0xcb0>)
 80016be:	f001 f957 	bl	8002970 <send_UART3>
            send_UART3("Mettez les DIPs a ON, appuyez sur le BP reset et appuyez sur le bouton valider\r\n");
 80016c2:	489d      	ldr	r0, [pc, #628]	@ (8001938 <StateMachineTask+0xcb4>)
 80016c4:	f001 f954 	bl	8002970 <send_UART3>
            osDelay(500);
 80016c8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80016cc:	f004 f9c6 	bl	8005a5c <osDelay>
            action_done = 1;
 80016d0:	4b8f      	ldr	r3, [pc, #572]	@ (8001910 <StateMachineTask+0xc8c>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	701a      	strb	r2, [r3, #0]
        }
        if (!HAL_GPIO_ReadPin(BP2_GPIO_Port, BP2_Pin) && !bp_pressed)
 80016d6:	2120      	movs	r1, #32
 80016d8:	4894      	ldr	r0, [pc, #592]	@ (800192c <StateMachineTask+0xca8>)
 80016da:	f001 ffc3 	bl	8003664 <HAL_GPIO_ReadPin>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f040 81ab 	bne.w	8001a3c <StateMachineTask+0xdb8>
 80016e6:	4b92      	ldr	r3, [pc, #584]	@ (8001930 <StateMachineTask+0xcac>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	f083 0301 	eor.w	r3, r3, #1
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	f000 81a3 	beq.w	8001a3c <StateMachineTask+0xdb8>
        {
            bp_pressed = 1;
 80016f6:	4b8e      	ldr	r3, [pc, #568]	@ (8001930 <StateMachineTask+0xcac>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	701a      	strb	r2, [r3, #0]
            send_UART1("STS\r");
 80016fc:	4887      	ldr	r0, [pc, #540]	@ (800191c <StateMachineTask+0xc98>)
 80016fe:	f001 f8c1 	bl	8002884 <send_UART1>
        }

        break;
 8001702:	e19b      	b.n	8001a3c <StateMachineTask+0xdb8>
    case 5: // Entrées à OFF
        if (!action_done)
 8001704:	4b82      	ldr	r3, [pc, #520]	@ (8001910 <StateMachineTask+0xc8c>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	f083 0301 	eor.w	r3, r3, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 8196 	beq.w	8001a40 <StateMachineTask+0xdbc>
        {
        	send_UART3("---- ETAPE 5 ----\r\n");
 8001714:	4889      	ldr	r0, [pc, #548]	@ (800193c <StateMachineTask+0xcb8>)
 8001716:	f001 f92b 	bl	8002970 <send_UART3>
        	osDelay(250);
 800171a:	20fa      	movs	r0, #250	@ 0xfa
 800171c:	f004 f99e 	bl	8005a5c <osDelay>
            send_UART3("Test entrees à OFF en cours...\r\n");
 8001720:	4887      	ldr	r0, [pc, #540]	@ (8001940 <StateMachineTask+0xcbc>)
 8001722:	f001 f925 	bl	8002970 <send_UART3>
            // Désactivation de toutes les entrées
            HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 8001726:	2201      	movs	r2, #1
 8001728:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800172c:	4885      	ldr	r0, [pc, #532]	@ (8001944 <StateMachineTask+0xcc0>)
 800172e:	f001 ffb0 	bl	8003692 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 8001732:	2201      	movs	r2, #1
 8001734:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001738:	487c      	ldr	r0, [pc, #496]	@ (800192c <StateMachineTask+0xca8>)
 800173a:	f001 ffaa 	bl	8003692 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 800173e:	2201      	movs	r2, #1
 8001740:	2108      	movs	r1, #8
 8001742:	4880      	ldr	r0, [pc, #512]	@ (8001944 <StateMachineTask+0xcc0>)
 8001744:	f001 ffa5 	bl	8003692 <HAL_GPIO_WritePin>
            osDelay(500);
 8001748:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800174c:	f004 f986 	bl	8005a5c <osDelay>
            send_UART1("STS\r");
 8001750:	4872      	ldr	r0, [pc, #456]	@ (800191c <StateMachineTask+0xc98>)
 8001752:	f001 f897 	bl	8002884 <send_UART1>
            action_done = 1;
 8001756:	4b6e      	ldr	r3, [pc, #440]	@ (8001910 <StateMachineTask+0xc8c>)
 8001758:	2201      	movs	r2, #1
 800175a:	701a      	strb	r2, [r3, #0]
        }
        break;
 800175c:	e170      	b.n	8001a40 <StateMachineTask+0xdbc>

    case 6: // Entrées à ON
        if (!action_done)
 800175e:	4b6c      	ldr	r3, [pc, #432]	@ (8001910 <StateMachineTask+0xc8c>)
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	f083 0301 	eor.w	r3, r3, #1
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b00      	cmp	r3, #0
 800176a:	f000 816b 	beq.w	8001a44 <StateMachineTask+0xdc0>
        {
        	send_UART1("TST=0\r");
 800176e:	4876      	ldr	r0, [pc, #472]	@ (8001948 <StateMachineTask+0xcc4>)
 8001770:	f001 f888 	bl	8002884 <send_UART1>
        	send_UART3("---- ETAPE 6 ----\r\n");
 8001774:	4875      	ldr	r0, [pc, #468]	@ (800194c <StateMachineTask+0xcc8>)
 8001776:	f001 f8fb 	bl	8002970 <send_UART3>
        	osDelay(250);
 800177a:	20fa      	movs	r0, #250	@ 0xfa
 800177c:	f004 f96e 	bl	8005a5c <osDelay>
            send_UART3("Test entrees à ON en cours...\r\n");
 8001780:	4873      	ldr	r0, [pc, #460]	@ (8001950 <StateMachineTask+0xccc>)
 8001782:	f001 f8f5 	bl	8002970 <send_UART3>
            // Activation de toutes les entrées
            HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_RESET);
 8001786:	2200      	movs	r2, #0
 8001788:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800178c:	486d      	ldr	r0, [pc, #436]	@ (8001944 <StateMachineTask+0xcc0>)
 800178e:	f001 ff80 	bl	8003692 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_RESET);
 8001792:	2200      	movs	r2, #0
 8001794:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001798:	4864      	ldr	r0, [pc, #400]	@ (800192c <StateMachineTask+0xca8>)
 800179a:	f001 ff7a 	bl	8003692 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_RESET);
 800179e:	2200      	movs	r2, #0
 80017a0:	2108      	movs	r1, #8
 80017a2:	4868      	ldr	r0, [pc, #416]	@ (8001944 <StateMachineTask+0xcc0>)
 80017a4:	f001 ff75 	bl	8003692 <HAL_GPIO_WritePin>
            osDelay(500);
 80017a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80017ac:	f004 f956 	bl	8005a5c <osDelay>
            send_UART1("STS\r");
 80017b0:	485a      	ldr	r0, [pc, #360]	@ (800191c <StateMachineTask+0xc98>)
 80017b2:	f001 f867 	bl	8002884 <send_UART1>
            action_done = 1;
 80017b6:	4b56      	ldr	r3, [pc, #344]	@ (8001910 <StateMachineTask+0xc8c>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	701a      	strb	r2, [r3, #0]
        }
        break;
 80017bc:	e142      	b.n	8001a44 <StateMachineTask+0xdc0>

    case 7: // Test décompteur
    	if (!action_done)
 80017be:	4b54      	ldr	r3, [pc, #336]	@ (8001910 <StateMachineTask+0xc8c>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	f083 0301 	eor.w	r3, r3, #1
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	f000 813d 	beq.w	8001a48 <StateMachineTask+0xdc4>
    	        {
    		        // On réinitialise les entrées précédemment sur ON
    		    	HAL_GPIO_WritePin(OUT1_GPIO_Port, OUT1_Pin, GPIO_PIN_SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017d4:	485b      	ldr	r0, [pc, #364]	@ (8001944 <StateMachineTask+0xcc0>)
 80017d6:	f001 ff5c 	bl	8003692 <HAL_GPIO_WritePin>
    		    	HAL_GPIO_WritePin(OUT2_GPIO_Port, OUT2_Pin, GPIO_PIN_SET);
 80017da:	2201      	movs	r2, #1
 80017dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017e0:	4852      	ldr	r0, [pc, #328]	@ (800192c <StateMachineTask+0xca8>)
 80017e2:	f001 ff56 	bl	8003692 <HAL_GPIO_WritePin>
    		    	HAL_GPIO_WritePin(OUT3_GPIO_Port, OUT3_Pin, GPIO_PIN_SET);
 80017e6:	2201      	movs	r2, #1
 80017e8:	2108      	movs	r1, #8
 80017ea:	4856      	ldr	r0, [pc, #344]	@ (8001944 <StateMachineTask+0xcc0>)
 80017ec:	f001 ff51 	bl	8003692 <HAL_GPIO_WritePin>
    		    	send_UART3("---- ETAPE 7 ----\n");
 80017f0:	4858      	ldr	r0, [pc, #352]	@ (8001954 <StateMachineTask+0xcd0>)
 80017f2:	f001 f8bd 	bl	8002970 <send_UART3>
    		        send_UART3("Test du decompteur...\n Veuillez valider en appuyant sur le bouton valider si toutes les leds s'allument correctement et dans le bon ordre sur le décompteur\n\r");
 80017f6:	4858      	ldr	r0, [pc, #352]	@ (8001958 <StateMachineTask+0xcd4>)
 80017f8:	f001 f8ba 	bl	8002970 <send_UART3>
    		        send_UART1("TST=1\r");
 80017fc:	4857      	ldr	r0, [pc, #348]	@ (800195c <StateMachineTask+0xcd8>)
 80017fe:	f001 f841 	bl	8002884 <send_UART1>
    		        action_done = 1;
 8001802:	4b43      	ldr	r3, [pc, #268]	@ (8001910 <StateMachineTask+0xc8c>)
 8001804:	2201      	movs	r2, #1
 8001806:	701a      	strb	r2, [r3, #0]
    	        }
    	        break;
 8001808:	e11e      	b.n	8001a48 <StateMachineTask+0xdc4>

    case 8: // Défauts ampoules
    	if (!action_done)
 800180a:	4b41      	ldr	r3, [pc, #260]	@ (8001910 <StateMachineTask+0xc8c>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	f083 0301 	eor.w	r3, r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b00      	cmp	r3, #0
 8001816:	f000 8119 	beq.w	8001a4c <StateMachineTask+0xdc8>
    	{
    		HAL_GPIO_WritePin(LED_CEL_GPIO_Port, LED_CEL_Pin, GPIO_PIN_RESET);
 800181a:	2200      	movs	r2, #0
 800181c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001820:	4842      	ldr	r0, [pc, #264]	@ (800192c <StateMachineTask+0xca8>)
 8001822:	f001 ff36 	bl	8003692 <HAL_GPIO_WritePin>
    		send_UART1("TST=0\r"); // On arrête le test décompteur
 8001826:	4848      	ldr	r0, [pc, #288]	@ (8001948 <StateMachineTask+0xcc4>)
 8001828:	f001 f82c 	bl	8002884 <send_UART1>
    		send_UART3("---- ETAPE 8 ----\r\n");
 800182c:	484c      	ldr	r0, [pc, #304]	@ (8001960 <StateMachineTask+0xcdc>)
 800182e:	f001 f89f 	bl	8002970 <send_UART3>
    		send_UART3("Test des ampoules ...\n\r Verifiez que les ampoules s'eteignent et se rallument et que le défaut sur l'écran LCD de la carte corresponde bien a la bonne optique\n\rEnsuite appuyez sur le bouton valider\r\n");
 8001832:	484c      	ldr	r0, [pc, #304]	@ (8001964 <StateMachineTask+0xce0>)
 8001834:	f001 f89c 	bl	8002970 <send_UART3>
    		osDelay(2500);
 8001838:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800183c:	f004 f90e 	bl	8005a5c <osDelay>
    		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_SET);
 8001840:	2201      	movs	r2, #1
 8001842:	2120      	movs	r1, #32
 8001844:	483f      	ldr	r0, [pc, #252]	@ (8001944 <StateMachineTask+0xcc0>)
 8001846:	f001 ff24 	bl	8003692 <HAL_GPIO_WritePin>
    		send_UART3("OPTR\r\n"); // Utile pour l'animation sur le logiciel AppTest418
 800184a:	4847      	ldr	r0, [pc, #284]	@ (8001968 <StateMachineTask+0xce4>)
 800184c:	f001 f890 	bl	8002970 <send_UART3>
    		osDelay(2500);
 8001850:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001854:	f004 f902 	bl	8005a5c <osDelay>
    		HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	2120      	movs	r1, #32
 800185c:	4839      	ldr	r0, [pc, #228]	@ (8001944 <StateMachineTask+0xcc0>)
 800185e:	f001 ff18 	bl	8003692 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_SET);
 8001862:	2201      	movs	r2, #1
 8001864:	2140      	movs	r1, #64	@ 0x40
 8001866:	4837      	ldr	r0, [pc, #220]	@ (8001944 <StateMachineTask+0xcc0>)
 8001868:	f001 ff13 	bl	8003692 <HAL_GPIO_WritePin>
    		send_UART3("OPTY\r\n");
 800186c:	483f      	ldr	r0, [pc, #252]	@ (800196c <StateMachineTask+0xce8>)
 800186e:	f001 f87f 	bl	8002970 <send_UART3>
    		osDelay(2500);
 8001872:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001876:	f004 f8f1 	bl	8005a5c <osDelay>
    		HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 800187a:	2200      	movs	r2, #0
 800187c:	2140      	movs	r1, #64	@ 0x40
 800187e:	4831      	ldr	r0, [pc, #196]	@ (8001944 <StateMachineTask+0xcc0>)
 8001880:	f001 ff07 	bl	8003692 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_SET);
 8001884:	2201      	movs	r2, #1
 8001886:	2180      	movs	r1, #128	@ 0x80
 8001888:	482e      	ldr	r0, [pc, #184]	@ (8001944 <StateMachineTask+0xcc0>)
 800188a:	f001 ff02 	bl	8003692 <HAL_GPIO_WritePin>
    		send_UART3("OPTG\r\n");
 800188e:	4838      	ldr	r0, [pc, #224]	@ (8001970 <StateMachineTask+0xcec>)
 8001890:	f001 f86e 	bl	8002970 <send_UART3>
    		osDelay(2500);
 8001894:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8001898:	f004 f8e0 	bl	8005a5c <osDelay>
    		send_UART3("OPTFULL\r\n");
 800189c:	4835      	ldr	r0, [pc, #212]	@ (8001974 <StateMachineTask+0xcf0>)
 800189e:	f001 f867 	bl	8002970 <send_UART3>
    		HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 80018a2:	2200      	movs	r2, #0
 80018a4:	2180      	movs	r1, #128	@ 0x80
 80018a6:	4827      	ldr	r0, [pc, #156]	@ (8001944 <StateMachineTask+0xcc0>)
 80018a8:	f001 fef3 	bl	8003692 <HAL_GPIO_WritePin>
    		action_done = 1;
 80018ac:	4b18      	ldr	r3, [pc, #96]	@ (8001910 <StateMachineTask+0xc8c>)
 80018ae:	2201      	movs	r2, #1
 80018b0:	701a      	strb	r2, [r3, #0]
    	}
    	break;
 80018b2:	e0cb      	b.n	8001a4c <StateMachineTask+0xdc8>
    case 9: // Test cellule Jour
    	// on remet les relais à l'état initial
    	if(!action_done){
 80018b4:	4b16      	ldr	r3, [pc, #88]	@ (8001910 <StateMachineTask+0xc8c>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	f083 0301 	eor.w	r3, r3, #1
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f000 80c6 	beq.w	8001a50 <StateMachineTask+0xdcc>
    	osDelay(1000);
 80018c4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018c8:	f004 f8c8 	bl	8005a5c <osDelay>
    	HAL_GPIO_WritePin(OUT5_GPIO_Port, OUT5_Pin, GPIO_PIN_RESET);
 80018cc:	2200      	movs	r2, #0
 80018ce:	2120      	movs	r1, #32
 80018d0:	481c      	ldr	r0, [pc, #112]	@ (8001944 <StateMachineTask+0xcc0>)
 80018d2:	f001 fede 	bl	8003692 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(OUT6_GPIO_Port, OUT6_Pin, GPIO_PIN_RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2140      	movs	r1, #64	@ 0x40
 80018da:	481a      	ldr	r0, [pc, #104]	@ (8001944 <StateMachineTask+0xcc0>)
 80018dc:	f001 fed9 	bl	8003692 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(OUT7_GPIO_Port, OUT7_Pin, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	2180      	movs	r1, #128	@ 0x80
 80018e4:	4817      	ldr	r0, [pc, #92]	@ (8001944 <StateMachineTask+0xcc0>)
 80018e6:	f001 fed4 	bl	8003692 <HAL_GPIO_WritePin>
    	send_UART3("---- ETAPE 9 ----\r\n");
 80018ea:	4823      	ldr	r0, [pc, #140]	@ (8001978 <StateMachineTask+0xcf4>)
 80018ec:	f001 f840 	bl	8002970 <send_UART3>
    	send_UART3("Test cellule JOUR, veuillez exposer la cellule a la lumiere\r\nappuyez sur le bouton valider pour tester\r\n");
 80018f0:	4822      	ldr	r0, [pc, #136]	@ (800197c <StateMachineTask+0xcf8>)
 80018f2:	f001 f83d 	bl	8002970 <send_UART3>
    	HAL_GPIO_WritePin(LED_CEL_GPIO_Port, LED_CEL_Pin, GPIO_PIN_SET);
 80018f6:	2201      	movs	r2, #1
 80018f8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018fc:	480b      	ldr	r0, [pc, #44]	@ (800192c <StateMachineTask+0xca8>)
 80018fe:	f001 fec8 	bl	8003692 <HAL_GPIO_WritePin>
    	send_UART1("STS\r");
 8001902:	4806      	ldr	r0, [pc, #24]	@ (800191c <StateMachineTask+0xc98>)
 8001904:	f000 ffbe 	bl	8002884 <send_UART1>
    	action_done = 1;
 8001908:	4b01      	ldr	r3, [pc, #4]	@ (8001910 <StateMachineTask+0xc8c>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
    	}
    	 break;
 800190e:	e09f      	b.n	8001a50 <StateMachineTask+0xdcc>
 8001910:	20000202 	.word	0x20000202
 8001914:	0800c650 	.word	0x0800c650
 8001918:	0800c664 	.word	0x0800c664
 800191c:	0800c67c 	.word	0x0800c67c
 8001920:	20000374 	.word	0x20000374
 8001924:	0800c684 	.word	0x0800c684
 8001928:	0800c698 	.word	0x0800c698
 800192c:	40010800 	.word	0x40010800
 8001930:	20000204 	.word	0x20000204
 8001934:	0800c6d4 	.word	0x0800c6d4
 8001938:	0800c6e8 	.word	0x0800c6e8
 800193c:	0800c73c 	.word	0x0800c73c
 8001940:	0800c750 	.word	0x0800c750
 8001944:	40010c00 	.word	0x40010c00
 8001948:	0800c548 	.word	0x0800c548
 800194c:	0800c774 	.word	0x0800c774
 8001950:	0800c788 	.word	0x0800c788
 8001954:	0800c7ac 	.word	0x0800c7ac
 8001958:	0800c7c0 	.word	0x0800c7c0
 800195c:	0800c860 	.word	0x0800c860
 8001960:	0800c868 	.word	0x0800c868
 8001964:	0800c87c 	.word	0x0800c87c
 8001968:	0800c948 	.word	0x0800c948
 800196c:	0800c950 	.word	0x0800c950
 8001970:	0800c958 	.word	0x0800c958
 8001974:	0800c960 	.word	0x0800c960
 8001978:	0800c96c 	.word	0x0800c96c
 800197c:	0800c980 	.word	0x0800c980

    case 10: //Test cellule Nuit
    	if(!action_done){
 8001980:	4b39      	ldr	r3, [pc, #228]	@ (8001a68 <StateMachineTask+0xde4>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	f083 0301 	eor.w	r3, r3, #1
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d062      	beq.n	8001a54 <StateMachineTask+0xdd0>
    		HAL_GPIO_WritePin(LED_CEL_GPIO_Port, LED_CEL_Pin, GPIO_PIN_RESET);
 800198e:	2200      	movs	r2, #0
 8001990:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001994:	4835      	ldr	r0, [pc, #212]	@ (8001a6c <StateMachineTask+0xde8>)
 8001996:	f001 fe7c 	bl	8003692 <HAL_GPIO_WritePin>
    	osDelay(1000);
 800199a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800199e:	f004 f85d 	bl	8005a5c <osDelay>
    	send_UART3("---- ETAPE 10 ----\r\n");
 80019a2:	4833      	ldr	r0, [pc, #204]	@ (8001a70 <StateMachineTask+0xdec>)
 80019a4:	f000 ffe4 	bl	8002970 <send_UART3>
    	send_UART3("Test cellule NUIT, veuillez cacher la cellule et reset la cart\r\nappuyez sur le bouton valider pour tester\n\r");
 80019a8:	4832      	ldr	r0, [pc, #200]	@ (8001a74 <StateMachineTask+0xdf0>)
 80019aa:	f000 ffe1 	bl	8002970 <send_UART3>
    	send_UART1("STS\r");
 80019ae:	4832      	ldr	r0, [pc, #200]	@ (8001a78 <StateMachineTask+0xdf4>)
 80019b0:	f000 ff68 	bl	8002884 <send_UART1>
    	action_done=1;
 80019b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001a68 <StateMachineTask+0xde4>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
    	}
    	break;
 80019ba:	e04b      	b.n	8001a54 <StateMachineTask+0xdd0>


    case 11: // Test IR
    	if(!action_done){
 80019bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001a68 <StateMachineTask+0xde4>)
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	f083 0301 	eor.w	r3, r3, #1
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d046      	beq.n	8001a58 <StateMachineTask+0xdd4>
    	HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_RESET);
 80019ca:	2200      	movs	r2, #0
 80019cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80019d0:	482a      	ldr	r0, [pc, #168]	@ (8001a7c <StateMachineTask+0xdf8>)
 80019d2:	f001 fe5e 	bl	8003692 <HAL_GPIO_WritePin>
    	osDelay(1000);
 80019d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019da:	f004 f83f 	bl	8005a5c <osDelay>
    	send_UART3("---- ETAPE 11 ----\r\n");
 80019de:	4828      	ldr	r0, [pc, #160]	@ (8001a80 <StateMachineTask+0xdfc>)
 80019e0:	f000 ffc6 	bl	8002970 <send_UART3>
    	send_UART3("Test de l'infrarouge...\n Veuillez valider en appuyant sur le bouton valider si la telecommande fonctionne en emission et reception\n\r");
 80019e4:	4827      	ldr	r0, [pc, #156]	@ (8001a84 <StateMachineTask+0xe00>)
 80019e6:	f000 ffc3 	bl	8002970 <send_UART3>
    	action_done = 1;
 80019ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001a68 <StateMachineTask+0xde4>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	701a      	strb	r2, [r3, #0]
    	}
        break;
 80019f0:	e032      	b.n	8001a58 <StateMachineTask+0xdd4>

    case 12: // Test Accu
    	if(!action_done){
 80019f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001a68 <StateMachineTask+0xde4>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	f083 0301 	eor.w	r3, r3, #1
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d02d      	beq.n	8001a5c <StateMachineTask+0xdd8>
    	osDelay(1000);
 8001a00:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a04:	f004 f82a 	bl	8005a5c <osDelay>
    	send_UART3("---- ETAPE 12 ----\r\n");
 8001a08:	481f      	ldr	r0, [pc, #124]	@ (8001a88 <StateMachineTask+0xe04>)
 8001a0a:	f000 ffb1 	bl	8002970 <send_UART3>
        HAL_GPIO_WritePin(RELAIS_ALIM_418_GPIO_Port, RELAIS_ALIM_418_Pin, GPIO_PIN_SET);
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001a14:	4819      	ldr	r0, [pc, #100]	@ (8001a7c <StateMachineTask+0xdf8>)
 8001a16:	f001 fe3c 	bl	8003692 <HAL_GPIO_WritePin>
        send_UART3("Test de l'accu...\n Veuillez verifier que vous avez bien le message suppression batterie qui s'affiche à l'ecran, si le cas appuyez sur le bouton valider");
 8001a1a:	481c      	ldr	r0, [pc, #112]	@ (8001a8c <StateMachineTask+0xe08>)
 8001a1c:	f000 ffa8 	bl	8002970 <send_UART3>
    	action_done=1;
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <StateMachineTask+0xde4>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]
    	}
        break;
 8001a26:	e019      	b.n	8001a5c <StateMachineTask+0xdd8>
    default:
        break;
 8001a28:	bf00      	nop
 8001a2a:	e018      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a2c:	bf00      	nop
 8001a2e:	e016      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a30:	bf00      	nop
 8001a32:	e014      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a34:	bf00      	nop
 8001a36:	e012      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a38:	bf00      	nop
 8001a3a:	e010      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a3c:	bf00      	nop
 8001a3e:	e00e      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a40:	bf00      	nop
 8001a42:	e00c      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a44:	bf00      	nop
 8001a46:	e00a      	b.n	8001a5e <StateMachineTask+0xdda>
    	        break;
 8001a48:	bf00      	nop
 8001a4a:	e008      	b.n	8001a5e <StateMachineTask+0xdda>
    	break;
 8001a4c:	bf00      	nop
 8001a4e:	e006      	b.n	8001a5e <StateMachineTask+0xdda>
    	 break;
 8001a50:	bf00      	nop
 8001a52:	e004      	b.n	8001a5e <StateMachineTask+0xdda>
    	break;
 8001a54:	bf00      	nop
 8001a56:	e002      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a58:	bf00      	nop
 8001a5a:	e000      	b.n	8001a5e <StateMachineTask+0xdda>
        break;
 8001a5c:	bf00      	nop
    }
}
 8001a5e:	bf00      	nop
 8001a60:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000202 	.word	0x20000202
 8001a6c:	40010800 	.word	0x40010800
 8001a70:	0800c9ec 	.word	0x0800c9ec
 8001a74:	0800ca04 	.word	0x0800ca04
 8001a78:	0800c67c 	.word	0x0800c67c
 8001a7c:	40010c00 	.word	0x40010c00
 8001a80:	0800ca70 	.word	0x0800ca70
 8001a84:	0800ca88 	.word	0x0800ca88
 8001a88:	0800cb10 	.word	0x0800cb10
 8001a8c:	0800cb28 	.word	0x0800cb28

08001a90 <parse_data_STS>:

//---------------------------------------------------------------- Fonctions outils
void parse_data_STS(char *buffer, TrameDataSTS *data)

{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b08c      	sub	sp, #48	@ 0x30
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]

    char *line = strtok(buffer, "\r\n");
 8001a9a:	4994      	ldr	r1, [pc, #592]	@ (8001cec <parse_data_STS+0x25c>)
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f006 ffdd 	bl	8008a5c <strtok>
 8001aa2:	62f8      	str	r0, [r7, #44]	@ 0x2c



    bool cel_val_parsed = false;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    bool cel_mode_parsed = false;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a



    while (line != NULL)
 8001ab0:	e112      	b.n	8001cd8 <parse_data_STS+0x248>

    {

        if (strncmp(line, "VER =", 5) == 0)
 8001ab2:	2205      	movs	r2, #5
 8001ab4:	498e      	ldr	r1, [pc, #568]	@ (8001cf0 <parse_data_STS+0x260>)
 8001ab6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001ab8:	f006 ffaa 	bl	8008a10 <strncmp>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d106      	bne.n	8001ad0 <parse_data_STS+0x40>

        {

            sscanf(line, "VER = %31[^\r\n]", data->ver);
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	498b      	ldr	r1, [pc, #556]	@ (8001cf4 <parse_data_STS+0x264>)
 8001ac8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001aca:	f006 ff1b 	bl	8008904 <siscanf>
 8001ace:	e0fe      	b.n	8001cce <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "CRC =", 5) == 0)
 8001ad0:	2205      	movs	r2, #5
 8001ad2:	4989      	ldr	r1, [pc, #548]	@ (8001cf8 <parse_data_STS+0x268>)
 8001ad4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001ad6:	f006 ff9b 	bl	8008a10 <strncmp>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d107      	bne.n	8001af0 <parse_data_STS+0x60>

        {

            sscanf(line, "CRC = %63[^\r\n]", data->crc);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	3320      	adds	r3, #32
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	4985      	ldr	r1, [pc, #532]	@ (8001cfc <parse_data_STS+0x26c>)
 8001ae8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001aea:	f006 ff0b 	bl	8008904 <siscanf>
 8001aee:	e0ee      	b.n	8001cce <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "LAN =", 5) == 0)
 8001af0:	2205      	movs	r2, #5
 8001af2:	4983      	ldr	r1, [pc, #524]	@ (8001d00 <parse_data_STS+0x270>)
 8001af4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001af6:	f006 ff8b 	bl	8008a10 <strncmp>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d107      	bne.n	8001b10 <parse_data_STS+0x80>

        {

            sscanf(line, "LAN = %15[^\r\n]", data->lan);
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	3340      	adds	r3, #64	@ 0x40
 8001b04:	461a      	mov	r2, r3
 8001b06:	497f      	ldr	r1, [pc, #508]	@ (8001d04 <parse_data_STS+0x274>)
 8001b08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b0a:	f006 fefb 	bl	8008904 <siscanf>
 8001b0e:	e0de      	b.n	8001cce <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "ACC =", 5) == 0)
 8001b10:	2205      	movs	r2, #5
 8001b12:	497d      	ldr	r1, [pc, #500]	@ (8001d08 <parse_data_STS+0x278>)
 8001b14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b16:	f006 ff7b 	bl	8008a10 <strncmp>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d107      	bne.n	8001b30 <parse_data_STS+0xa0>

        {

            sscanf(line, "ACC = %f", &data->acc);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	3350      	adds	r3, #80	@ 0x50
 8001b24:	461a      	mov	r2, r3
 8001b26:	4979      	ldr	r1, [pc, #484]	@ (8001d0c <parse_data_STS+0x27c>)
 8001b28:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b2a:	f006 feeb 	bl	8008904 <siscanf>
 8001b2e:	e0ce      	b.n	8001cce <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "BAT =", 5) == 0)
 8001b30:	2205      	movs	r2, #5
 8001b32:	4977      	ldr	r1, [pc, #476]	@ (8001d10 <parse_data_STS+0x280>)
 8001b34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b36:	f006 ff6b 	bl	8008a10 <strncmp>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d107      	bne.n	8001b50 <parse_data_STS+0xc0>

        {

            sscanf(line, "BAT = %f", &data->bat);
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	3354      	adds	r3, #84	@ 0x54
 8001b44:	461a      	mov	r2, r3
 8001b46:	4973      	ldr	r1, [pc, #460]	@ (8001d14 <parse_data_STS+0x284>)
 8001b48:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b4a:	f006 fedb 	bl	8008904 <siscanf>
 8001b4e:	e0be      	b.n	8001cce <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "CEL =", 5) == 0)
 8001b50:	2205      	movs	r2, #5
 8001b52:	4971      	ldr	r1, [pc, #452]	@ (8001d18 <parse_data_STS+0x288>)
 8001b54:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b56:	f006 ff5b 	bl	8008a10 <strncmp>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d12b      	bne.n	8001bb8 <parse_data_STS+0x128>

        {

            // Essaye de parser float si pas encore fait

            if (!cel_val_parsed && sscanf(line, "CEL = %f", &data->cel_val) == 1)
 8001b60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001b64:	f083 0301 	eor.w	r3, r3, #1
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d00d      	beq.n	8001b8a <parse_data_STS+0xfa>
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	3358      	adds	r3, #88	@ 0x58
 8001b72:	461a      	mov	r2, r3
 8001b74:	4969      	ldr	r1, [pc, #420]	@ (8001d1c <parse_data_STS+0x28c>)
 8001b76:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001b78:	f006 fec4 	bl	8008904 <siscanf>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d103      	bne.n	8001b8a <parse_data_STS+0xfa>

            {

                cel_val_parsed = true;
 8001b82:	2301      	movs	r3, #1
 8001b84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001b88:	e0a1      	b.n	8001cce <parse_data_STS+0x23e>

            }

            // Sinon essaye de parser mode char, indépendamment

            else if (!cel_mode_parsed && sscanf(line, "CEL = %c", &data->cel_mode) == 1)
 8001b8a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001b8e:	f083 0301 	eor.w	r3, r3, #1
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	f000 809a 	beq.w	8001cce <parse_data_STS+0x23e>
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	335c      	adds	r3, #92	@ 0x5c
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	495f      	ldr	r1, [pc, #380]	@ (8001d20 <parse_data_STS+0x290>)
 8001ba2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001ba4:	f006 feae 	bl	8008904 <siscanf>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	f040 808f 	bne.w	8001cce <parse_data_STS+0x23e>

            {

                cel_mode_parsed = true;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001bb6:	e08a      	b.n	8001cce <parse_data_STS+0x23e>

            }

        }

        else if (strncmp(line, "LUM =", 5) == 0)
 8001bb8:	2205      	movs	r2, #5
 8001bba:	495a      	ldr	r1, [pc, #360]	@ (8001d24 <parse_data_STS+0x294>)
 8001bbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001bbe:	f006 ff27 	bl	8008a10 <strncmp>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d107      	bne.n	8001bd8 <parse_data_STS+0x148>

        {

            sscanf(line, "LUM = %c", &data->lum);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	335d      	adds	r3, #93	@ 0x5d
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4956      	ldr	r1, [pc, #344]	@ (8001d28 <parse_data_STS+0x298>)
 8001bd0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001bd2:	f006 fe97 	bl	8008904 <siscanf>
 8001bd6:	e07a      	b.n	8001cce <parse_data_STS+0x23e>

        }

        else if (strncmp(line, "DIP =", 5) == 0)
 8001bd8:	2205      	movs	r2, #5
 8001bda:	4954      	ldr	r1, [pc, #336]	@ (8001d2c <parse_data_STS+0x29c>)
 8001bdc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001bde:	f006 ff17 	bl	8008a10 <strncmp>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d133      	bne.n	8001c50 <parse_data_STS+0x1c0>

        {

            char *p = line + 5;
 8001be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bea:	3305      	adds	r3, #5
 8001bec:	627b      	str	r3, [r7, #36]	@ 0x24

            char state[4];



            while (sscanf(p, " %d:%3s", &num, state) == 2)
 8001bee:	e023      	b.n	8001c38 <parse_data_STS+0x1a8>

            {

                if (num >= 1 && num <= 8)
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	dd15      	ble.n	8001c22 <parse_data_STS+0x192>
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	2b08      	cmp	r3, #8
 8001bfa:	dc12      	bgt.n	8001c22 <parse_data_STS+0x192>

                    data->dips[num - 1] = (strcmp(state, "ON") == 0);
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	494b      	ldr	r1, [pc, #300]	@ (8001d30 <parse_data_STS+0x2a0>)
 8001c02:	4618      	mov	r0, r3
 8001c04:	f7fe faa4 	bl	8000150 <strcmp>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	2a00      	cmp	r2, #0
 8001c10:	bf0c      	ite	eq
 8001c12:	2201      	moveq	r2, #1
 8001c14:	2200      	movne	r2, #0
 8001c16:	b2d1      	uxtb	r1, r2
 8001c18:	683a      	ldr	r2, [r7, #0]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	460a      	mov	r2, r1
 8001c1e:	f883 205e 	strb.w	r2, [r3, #94]	@ 0x5e



                char *next = strchr(p, ' ');
 8001c22:	2120      	movs	r1, #32
 8001c24:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c26:	f006 fee6 	bl	80089f6 <strchr>
 8001c2a:	61b8      	str	r0, [r7, #24]

                if (!next) break;
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d04a      	beq.n	8001cc8 <parse_data_STS+0x238>

                p = next + 1;
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	3301      	adds	r3, #1
 8001c36:	627b      	str	r3, [r7, #36]	@ 0x24
            while (sscanf(p, " %d:%3s", &num, state) == 2)
 8001c38:	f107 0310 	add.w	r3, r7, #16
 8001c3c:	f107 0214 	add.w	r2, r7, #20
 8001c40:	493c      	ldr	r1, [pc, #240]	@ (8001d34 <parse_data_STS+0x2a4>)
 8001c42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001c44:	f006 fe5e 	bl	8008904 <siscanf>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	d0d0      	beq.n	8001bf0 <parse_data_STS+0x160>
 8001c4e:	e03e      	b.n	8001cce <parse_data_STS+0x23e>

            }

        }

        else if (strncmp(line, "INP =", 5) == 0)
 8001c50:	2205      	movs	r2, #5
 8001c52:	4939      	ldr	r1, [pc, #228]	@ (8001d38 <parse_data_STS+0x2a8>)
 8001c54:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001c56:	f006 fedb 	bl	8008a10 <strncmp>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d136      	bne.n	8001cce <parse_data_STS+0x23e>

        {

            char *p = line + 5;
 8001c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c62:	3305      	adds	r3, #5
 8001c64:	623b      	str	r3, [r7, #32]

            char state[4];



            while (sscanf(p, " %d:%3s", &num, state) == 2)
 8001c66:	e023      	b.n	8001cb0 <parse_data_STS+0x220>

            {

                if (num >= 1 && num <= 3)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	dd15      	ble.n	8001c9a <parse_data_STS+0x20a>
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	dc12      	bgt.n	8001c9a <parse_data_STS+0x20a>

                    data->inps[num - 1] = (strcmp(state, "ON") == 0);
 8001c74:	f107 0308 	add.w	r3, r7, #8
 8001c78:	492d      	ldr	r1, [pc, #180]	@ (8001d30 <parse_data_STS+0x2a0>)
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7fe fa68 	bl	8000150 <strcmp>
 8001c80:	4602      	mov	r2, r0
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	2a00      	cmp	r2, #0
 8001c88:	bf0c      	ite	eq
 8001c8a:	2201      	moveq	r2, #1
 8001c8c:	2200      	movne	r2, #0
 8001c8e:	b2d1      	uxtb	r1, r2
 8001c90:	683a      	ldr	r2, [r7, #0]
 8001c92:	4413      	add	r3, r2
 8001c94:	460a      	mov	r2, r1
 8001c96:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66



                char *next = strchr(p, ' ');
 8001c9a:	2120      	movs	r1, #32
 8001c9c:	6a38      	ldr	r0, [r7, #32]
 8001c9e:	f006 feaa 	bl	80089f6 <strchr>
 8001ca2:	61f8      	str	r0, [r7, #28]

                if (!next) break;
 8001ca4:	69fb      	ldr	r3, [r7, #28]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d010      	beq.n	8001ccc <parse_data_STS+0x23c>

                p = next + 1;
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	3301      	adds	r3, #1
 8001cae:	623b      	str	r3, [r7, #32]
            while (sscanf(p, " %d:%3s", &num, state) == 2)
 8001cb0:	f107 0308 	add.w	r3, r7, #8
 8001cb4:	f107 020c 	add.w	r2, r7, #12
 8001cb8:	491e      	ldr	r1, [pc, #120]	@ (8001d34 <parse_data_STS+0x2a4>)
 8001cba:	6a38      	ldr	r0, [r7, #32]
 8001cbc:	f006 fe22 	bl	8008904 <siscanf>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d0d0      	beq.n	8001c68 <parse_data_STS+0x1d8>
 8001cc6:	e002      	b.n	8001cce <parse_data_STS+0x23e>
                if (!next) break;
 8001cc8:	bf00      	nop
 8001cca:	e000      	b.n	8001cce <parse_data_STS+0x23e>
                if (!next) break;
 8001ccc:	bf00      	nop

        }



        line = strtok(NULL, "\r\n");
 8001cce:	4907      	ldr	r1, [pc, #28]	@ (8001cec <parse_data_STS+0x25c>)
 8001cd0:	2000      	movs	r0, #0
 8001cd2:	f006 fec3 	bl	8008a5c <strtok>
 8001cd6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    while (line != NULL)
 8001cd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f47f aee9 	bne.w	8001ab2 <parse_data_STS+0x22>

    }

}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3730      	adds	r7, #48	@ 0x30
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	0800cbc4 	.word	0x0800cbc4
 8001cf0:	0800cbc8 	.word	0x0800cbc8
 8001cf4:	0800cbd0 	.word	0x0800cbd0
 8001cf8:	0800cbe0 	.word	0x0800cbe0
 8001cfc:	0800cbe8 	.word	0x0800cbe8
 8001d00:	0800cbf8 	.word	0x0800cbf8
 8001d04:	0800cc00 	.word	0x0800cc00
 8001d08:	0800cc10 	.word	0x0800cc10
 8001d0c:	0800cc18 	.word	0x0800cc18
 8001d10:	0800cc24 	.word	0x0800cc24
 8001d14:	0800cc2c 	.word	0x0800cc2c
 8001d18:	0800cc38 	.word	0x0800cc38
 8001d1c:	0800cc40 	.word	0x0800cc40
 8001d20:	0800cc4c 	.word	0x0800cc4c
 8001d24:	0800cc58 	.word	0x0800cc58
 8001d28:	0800cc60 	.word	0x0800cc60
 8001d2c:	0800cc6c 	.word	0x0800cc6c
 8001d30:	0800cc74 	.word	0x0800cc74
 8001d34:	0800cc78 	.word	0x0800cc78
 8001d38:	0800cc80 	.word	0x0800cc80

08001d3c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d40:	f000 ff36 	bl	8002bb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d44:	f000 f832 	bl	8001dac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d48:	f000 f948 	bl	8001fdc <MX_GPIO_Init>
  MX_I2C1_Init();
 8001d4c:	f000 f8c8 	bl	8001ee0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001d50:	f000 fd68 	bl	8002824 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001d54:	f000 fdac 	bl	80028b0 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001d58:	f000 fdda 	bl	8002910 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8001d5c:	f000 f882 	bl	8001e64 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001d60:	f000 f8ec 	bl	8001f3c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001d64:	f003 fda0 	bl	80058a8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001d68:	4a0a      	ldr	r2, [pc, #40]	@ (8001d94 <main+0x58>)
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	480a      	ldr	r0, [pc, #40]	@ (8001d98 <main+0x5c>)
 8001d6e:	f003 fde3 	bl	8005938 <osThreadNew>
 8001d72:	4603      	mov	r3, r0
 8001d74:	4a09      	ldr	r2, [pc, #36]	@ (8001d9c <main+0x60>)
 8001d76:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  StateMachineTaskHandle = osThreadNew(StartStateMachineTask, NULL, &StateMachineTask_attributes);
 8001d78:	4a09      	ldr	r2, [pc, #36]	@ (8001da0 <main+0x64>)
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	4809      	ldr	r0, [pc, #36]	@ (8001da4 <main+0x68>)
 8001d7e:	f003 fddb 	bl	8005938 <osThreadNew>
 8001d82:	4603      	mov	r3, r0
 8001d84:	4a08      	ldr	r2, [pc, #32]	@ (8001da8 <main+0x6c>)
 8001d86:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001d88:	f003 fdb0 	bl	80058ec <osKernelStart>
 8001d8c:	2300      	movs	r3, #0

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* USER CODE END 3 */
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	0800ccd4 	.word	0x0800ccd4
 8001d98:	08002151 	.word	0x08002151
 8001d9c:	200002d4 	.word	0x200002d4
 8001da0:	0800ccf8 	.word	0x0800ccf8
 8001da4:	08002139 	.word	0x08002139
 8001da8:	200002d8 	.word	0x200002d8

08001dac <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b094      	sub	sp, #80	@ 0x50
 8001db0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001db2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001db6:	2228      	movs	r2, #40	@ 0x28
 8001db8:	2100      	movs	r1, #0
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f006 fe13 	bl	80089e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
 8001dca:	609a      	str	r2, [r3, #8]
 8001dcc:	60da      	str	r2, [r3, #12]
 8001dce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dd0:	1d3b      	adds	r3, r7, #4
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	609a      	str	r2, [r3, #8]
 8001dda:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001de0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001de6:	2300      	movs	r3, #0
 8001de8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dea:	2301      	movs	r3, #1
 8001dec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dee:	2302      	movs	r3, #2
 8001df0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001df2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001df6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001df8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001dfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dfe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e02:	4618      	mov	r0, r3
 8001e04:	f001 fdba 	bl	800397c <HAL_RCC_OscConfig>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001e0e:	f000 f9bf 	bl	8002190 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e12:	230f      	movs	r3, #15
 8001e14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e16:	2302      	movs	r3, #2
 8001e18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e22:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e24:	2300      	movs	r3, #0
 8001e26:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001e28:	f107 0314 	add.w	r3, r7, #20
 8001e2c:	2102      	movs	r1, #2
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f002 f826 	bl	8003e80 <HAL_RCC_ClockConfig>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d001      	beq.n	8001e3e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001e3a:	f000 f9a9 	bl	8002190 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001e42:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001e46:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e48:	1d3b      	adds	r3, r7, #4
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f002 f9d6 	bl	80041fc <HAL_RCCEx_PeriphCLKConfig>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001e56:	f000 f99b 	bl	8002190 <Error_Handler>
  }
}
 8001e5a:	bf00      	nop
 8001e5c:	3750      	adds	r7, #80	@ 0x50
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
	...

08001e64 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e6a:	1d3b      	adds	r3, r7, #4
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]
 8001e70:	605a      	str	r2, [r3, #4]
 8001e72:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 8001e74:	4b18      	ldr	r3, [pc, #96]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001e76:	4a19      	ldr	r2, [pc, #100]	@ (8001edc <MX_ADC1_Init+0x78>)
 8001e78:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e7a:	4b17      	ldr	r3, [pc, #92]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e80:	4b15      	ldr	r3, [pc, #84]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e86:	4b14      	ldr	r3, [pc, #80]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e8c:	4b12      	ldr	r3, [pc, #72]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001e8e:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001e92:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e94:	4b10      	ldr	r3, [pc, #64]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001e9a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ea0:	480d      	ldr	r0, [pc, #52]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001ea2:	f000 feb7 	bl	8002c14 <HAL_ADC_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001eac:	f000 f970 	bl	8002190 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_8;
 8001eb0:	2308      	movs	r3, #8
 8001eb2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ebc:	1d3b      	adds	r3, r7, #4
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4805      	ldr	r0, [pc, #20]	@ (8001ed8 <MX_ADC1_Init+0x74>)
 8001ec2:	f000 ff7f 	bl	8002dc4 <HAL_ADC_ConfigChannel>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001ecc:	f000 f960 	bl	8002190 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001ed0:	bf00      	nop
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000208 	.word	0x20000208
 8001edc:	40012400 	.word	0x40012400

08001ee0 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ee4:	4b12      	ldr	r3, [pc, #72]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001ee6:	4a13      	ldr	r2, [pc, #76]	@ (8001f34 <MX_I2C1_Init+0x54>)
 8001ee8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001eea:	4b11      	ldr	r3, [pc, #68]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001eec:	4a12      	ldr	r2, [pc, #72]	@ (8001f38 <MX_I2C1_Init+0x58>)
 8001eee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001efc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001efe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f02:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f04:	4b0a      	ldr	r3, [pc, #40]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f0a:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f10:	4b07      	ldr	r3, [pc, #28]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f16:	4b06      	ldr	r3, [pc, #24]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f1c:	4804      	ldr	r0, [pc, #16]	@ (8001f30 <MX_I2C1_Init+0x50>)
 8001f1e:	f001 fbe9 	bl	80036f4 <HAL_I2C_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f28:	f000 f932 	bl	8002190 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20000238 	.word	0x20000238
 8001f34:	40005400 	.word	0x40005400
 8001f38:	000186a0 	.word	0x000186a0

08001f3c <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f42:	f107 0308 	add.w	r3, r7, #8
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	605a      	str	r2, [r3, #4]
 8001f4c:	609a      	str	r2, [r3, #8]
 8001f4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f50:	463b      	mov	r3, r7
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f58:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001f5a:	4a1f      	ldr	r2, [pc, #124]	@ (8001fd8 <MX_TIM1_Init+0x9c>)
 8001f5c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f64:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001f6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001f6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f70:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f72:	4b18      	ldr	r3, [pc, #96]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f78:	4b16      	ldr	r3, [pc, #88]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f7e:	4b15      	ldr	r3, [pc, #84]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001f84:	4813      	ldr	r0, [pc, #76]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001f86:	f002 f9ef 	bl	8004368 <HAL_TIM_Base_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001f90:	f000 f8fe 	bl	8002190 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f98:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f9a:	f107 0308 	add.w	r3, r7, #8
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	480c      	ldr	r0, [pc, #48]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001fa2:	f002 fb73 	bl	800468c <HAL_TIM_ConfigClockSource>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001fac:	f000 f8f0 	bl	8002190 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001fb8:	463b      	mov	r3, r7
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4805      	ldr	r0, [pc, #20]	@ (8001fd4 <MX_TIM1_Init+0x98>)
 8001fbe:	f002 fd55 	bl	8004a6c <HAL_TIMEx_MasterConfigSynchronization>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001fc8:	f000 f8e2 	bl	8002190 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
}
 8001fcc:	bf00      	nop
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	2000028c 	.word	0x2000028c
 8001fd8:	40012c00 	.word	0x40012c00

08001fdc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b088      	sub	sp, #32
 8001fe0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe2:	f107 0310 	add.w	r3, r7, #16
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	609a      	str	r2, [r3, #8]
 8001fee:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ff0:	4b4c      	ldr	r3, [pc, #304]	@ (8002124 <MX_GPIO_Init+0x148>)
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	4a4b      	ldr	r2, [pc, #300]	@ (8002124 <MX_GPIO_Init+0x148>)
 8001ff6:	f043 0310 	orr.w	r3, r3, #16
 8001ffa:	6193      	str	r3, [r2, #24]
 8001ffc:	4b49      	ldr	r3, [pc, #292]	@ (8002124 <MX_GPIO_Init+0x148>)
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f003 0310 	and.w	r3, r3, #16
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002008:	4b46      	ldr	r3, [pc, #280]	@ (8002124 <MX_GPIO_Init+0x148>)
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	4a45      	ldr	r2, [pc, #276]	@ (8002124 <MX_GPIO_Init+0x148>)
 800200e:	f043 0320 	orr.w	r3, r3, #32
 8002012:	6193      	str	r3, [r2, #24]
 8002014:	4b43      	ldr	r3, [pc, #268]	@ (8002124 <MX_GPIO_Init+0x148>)
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	f003 0320 	and.w	r3, r3, #32
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002020:	4b40      	ldr	r3, [pc, #256]	@ (8002124 <MX_GPIO_Init+0x148>)
 8002022:	699b      	ldr	r3, [r3, #24]
 8002024:	4a3f      	ldr	r2, [pc, #252]	@ (8002124 <MX_GPIO_Init+0x148>)
 8002026:	f043 0304 	orr.w	r3, r3, #4
 800202a:	6193      	str	r3, [r2, #24]
 800202c:	4b3d      	ldr	r3, [pc, #244]	@ (8002124 <MX_GPIO_Init+0x148>)
 800202e:	699b      	ldr	r3, [r3, #24]
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002038:	4b3a      	ldr	r3, [pc, #232]	@ (8002124 <MX_GPIO_Init+0x148>)
 800203a:	699b      	ldr	r3, [r3, #24]
 800203c:	4a39      	ldr	r2, [pc, #228]	@ (8002124 <MX_GPIO_Init+0x148>)
 800203e:	f043 0308 	orr.w	r3, r3, #8
 8002042:	6193      	str	r3, [r2, #24]
 8002044:	4b37      	ldr	r3, [pc, #220]	@ (8002124 <MX_GPIO_Init+0x148>)
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	f003 0308 	and.w	r3, r3, #8
 800204c:	603b      	str	r3, [r7, #0]
 800204e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT8_Pin | BUZZER_Pin, GPIO_PIN_RESET);
 8002050:	2200      	movs	r2, #0
 8002052:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8002056:	4834      	ldr	r0, [pc, #208]	@ (8002128 <MX_GPIO_Init+0x14c>)
 8002058:	f001 fb1b 	bl	8003692 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RTS_485_Pin | LED_CEL_Pin | OUT2_Pin, GPIO_PIN_RESET);
 800205c:	2200      	movs	r2, #0
 800205e:	f648 0110 	movw	r1, #34832	@ 0x8810
 8002062:	4832      	ldr	r0, [pc, #200]	@ (800212c <MX_GPIO_Init+0x150>)
 8002064:	f001 fb15 	bl	8003692 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDR_Pin | LEDG_Pin | LEDY_Pin | RELAIS_ALIM_418_Pin | OUT1_Pin | OUT3_Pin | OUT4_Pin | OUT5_Pin | OUT6_Pin | OUT7_Pin, GPIO_PIN_RESET);
 8002068:	2200      	movs	r2, #0
 800206a:	f24e 01fe 	movw	r1, #57598	@ 0xe0fe
 800206e:	4830      	ldr	r0, [pc, #192]	@ (8002130 <MX_GPIO_Init+0x154>)
 8002070:	f001 fb0f 	bl	8003692 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OUT8_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = OUT8_Pin | BUZZER_Pin;
 8002074:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002078:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207a:	2301      	movs	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002082:	2302      	movs	r3, #2
 8002084:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002086:	f107 0310 	add.w	r3, r7, #16
 800208a:	4619      	mov	r1, r3
 800208c:	4826      	ldr	r0, [pc, #152]	@ (8002128 <MX_GPIO_Init+0x14c>)
 800208e:	f001 f965 	bl	800335c <HAL_GPIO_Init>

  /*Configure GPIO pin : DIP1_Pin */
  GPIO_InitStruct.Pin = DIP1_Pin;
 8002092:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002096:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIP1_GPIO_Port, &GPIO_InitStruct);
 80020a0:	f107 0310 	add.w	r3, r7, #16
 80020a4:	4619      	mov	r1, r3
 80020a6:	4820      	ldr	r0, [pc, #128]	@ (8002128 <MX_GPIO_Init+0x14c>)
 80020a8:	f001 f958 	bl	800335c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIP2_Pin DIP3_Pin BP2_Pin BP3_Pin
                           BP4_Pin */
  GPIO_InitStruct.Pin = DIP2_Pin | DIP3_Pin | BP2_Pin | BP3_Pin | BP4_Pin;
 80020ac:	23e3      	movs	r3, #227	@ 0xe3
 80020ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020b0:	2300      	movs	r3, #0
 80020b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b8:	f107 0310 	add.w	r3, r7, #16
 80020bc:	4619      	mov	r1, r3
 80020be:	481b      	ldr	r0, [pc, #108]	@ (800212c <MX_GPIO_Init+0x150>)
 80020c0:	f001 f94c 	bl	800335c <HAL_GPIO_Init>

  /*Configure GPIO pins : RTS_485_Pin LED_CEL_Pin OUT2_Pin */
  GPIO_InitStruct.Pin = RTS_485_Pin | LED_CEL_Pin | OUT2_Pin;
 80020c4:	f648 0310 	movw	r3, #34832	@ 0x8810
 80020c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ca:	2301      	movs	r3, #1
 80020cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d2:	2302      	movs	r3, #2
 80020d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d6:	f107 0310 	add.w	r3, r7, #16
 80020da:	4619      	mov	r1, r3
 80020dc:	4813      	ldr	r0, [pc, #76]	@ (800212c <MX_GPIO_Init+0x150>)
 80020de:	f001 f93d 	bl	800335c <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDR_Pin LEDG_Pin LEDY_Pin RELAIS_ALIM_418_Pin
                           OUT1_Pin OUT3_Pin OUT4_Pin OUT5_Pin
                           OUT6_Pin OUT7_Pin */
  GPIO_InitStruct.Pin = LEDR_Pin | LEDG_Pin | LEDY_Pin | RELAIS_ALIM_418_Pin | OUT1_Pin | OUT3_Pin | OUT4_Pin | OUT5_Pin | OUT6_Pin | OUT7_Pin;
 80020e2:	f24e 03fe 	movw	r3, #57598	@ 0xe0fe
 80020e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e8:	2301      	movs	r3, #1
 80020ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2302      	movs	r3, #2
 80020f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f4:	f107 0310 	add.w	r3, r7, #16
 80020f8:	4619      	mov	r1, r3
 80020fa:	480d      	ldr	r0, [pc, #52]	@ (8002130 <MX_GPIO_Init+0x154>)
 80020fc:	f001 f92e 	bl	800335c <HAL_GPIO_Init>

  /*Configure GPIO pin : BP1_IRQ_Pin */
  GPIO_InitStruct.Pin = BP1_IRQ_Pin;
 8002100:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002104:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002106:	4b0b      	ldr	r3, [pc, #44]	@ (8002134 <MX_GPIO_Init+0x158>)
 8002108:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BP1_IRQ_GPIO_Port, &GPIO_InitStruct);
 800210e:	f107 0310 	add.w	r3, r7, #16
 8002112:	4619      	mov	r1, r3
 8002114:	4806      	ldr	r0, [pc, #24]	@ (8002130 <MX_GPIO_Init+0x154>)
 8002116:	f001 f921 	bl	800335c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800211a:	bf00      	nop
 800211c:	3720      	adds	r7, #32
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40021000 	.word	0x40021000
 8002128:	40011000 	.word	0x40011000
 800212c:	40010800 	.word	0x40010800
 8002130:	40010c00 	.word	0x40010c00
 8002134:	10110000 	.word	0x10110000

08002138 <StartStateMachineTask>:

/* USER CODE BEGIN 4 */
void StartStateMachineTask(void *argument)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  for (;;)
  {
    StateMachineTask();
 8002140:	f7fe fda0 	bl	8000c84 <StateMachineTask>
    osDelay(50);
 8002144:	2032      	movs	r0, #50	@ 0x32
 8002146:	f003 fc89 	bl	8005a5c <osDelay>
    StateMachineTask();
 800214a:	bf00      	nop
 800214c:	e7f8      	b.n	8002140 <StartStateMachineTask+0x8>
	...

08002150 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for (;;)
  {
    HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); //DEBUG
 8002158:	2110      	movs	r1, #16
 800215a:	4804      	ldr	r0, [pc, #16]	@ (800216c <StartDefaultTask+0x1c>)
 800215c:	f001 fab1 	bl	80036c2 <HAL_GPIO_TogglePin>
    osDelay(500);
 8002160:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002164:	f003 fc7a 	bl	8005a5c <osDelay>
    HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); //DEBUG
 8002168:	bf00      	nop
 800216a:	e7f5      	b.n	8002158 <StartDefaultTask+0x8>
 800216c:	40010c00 	.word	0x40010c00

08002170 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002180:	d101      	bne.n	8002186 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002182:	f000 fd2b 	bl	8002bdc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002186:	bf00      	nop
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002194:	b672      	cpsid	i
}
 8002196:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
    send_UART3("ERROR");
 8002198:	4801      	ldr	r0, [pc, #4]	@ (80021a0 <Error_Handler+0x10>)
 800219a:	f000 fbe9 	bl	8002970 <send_UART3>
 800219e:	e7fb      	b.n	8002198 <Error_Handler+0x8>
 80021a0:	0800cca8 	.word	0x0800cca8

080021a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80021aa:	4b18      	ldr	r3, [pc, #96]	@ (800220c <HAL_MspInit+0x68>)
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	4a17      	ldr	r2, [pc, #92]	@ (800220c <HAL_MspInit+0x68>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	6193      	str	r3, [r2, #24]
 80021b6:	4b15      	ldr	r3, [pc, #84]	@ (800220c <HAL_MspInit+0x68>)
 80021b8:	699b      	ldr	r3, [r3, #24]
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60bb      	str	r3, [r7, #8]
 80021c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021c2:	4b12      	ldr	r3, [pc, #72]	@ (800220c <HAL_MspInit+0x68>)
 80021c4:	69db      	ldr	r3, [r3, #28]
 80021c6:	4a11      	ldr	r2, [pc, #68]	@ (800220c <HAL_MspInit+0x68>)
 80021c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021cc:	61d3      	str	r3, [r2, #28]
 80021ce:	4b0f      	ldr	r3, [pc, #60]	@ (800220c <HAL_MspInit+0x68>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021d6:	607b      	str	r3, [r7, #4]
 80021d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021da:	2200      	movs	r2, #0
 80021dc:	210f      	movs	r1, #15
 80021de:	f06f 0001 	mvn.w	r0, #1
 80021e2:	f000 ffde 	bl	80031a2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002210 <HAL_MspInit+0x6c>)
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80021f2:	60fb      	str	r3, [r7, #12]
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	4a04      	ldr	r2, [pc, #16]	@ (8002210 <HAL_MspInit+0x6c>)
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002202:	bf00      	nop
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	40021000 	.word	0x40021000
 8002210:	40010000 	.word	0x40010000

08002214 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b088      	sub	sp, #32
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800221c:	f107 0310 	add.w	r3, r7, #16
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	605a      	str	r2, [r3, #4]
 8002226:	609a      	str	r2, [r3, #8]
 8002228:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a14      	ldr	r2, [pc, #80]	@ (8002280 <HAL_ADC_MspInit+0x6c>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d121      	bne.n	8002278 <HAL_ADC_MspInit+0x64>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002234:	4b13      	ldr	r3, [pc, #76]	@ (8002284 <HAL_ADC_MspInit+0x70>)
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	4a12      	ldr	r2, [pc, #72]	@ (8002284 <HAL_ADC_MspInit+0x70>)
 800223a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800223e:	6193      	str	r3, [r2, #24]
 8002240:	4b10      	ldr	r3, [pc, #64]	@ (8002284 <HAL_ADC_MspInit+0x70>)
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800224c:	4b0d      	ldr	r3, [pc, #52]	@ (8002284 <HAL_ADC_MspInit+0x70>)
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	4a0c      	ldr	r2, [pc, #48]	@ (8002284 <HAL_ADC_MspInit+0x70>)
 8002252:	f043 0308 	orr.w	r3, r3, #8
 8002256:	6193      	str	r3, [r2, #24]
 8002258:	4b0a      	ldr	r3, [pc, #40]	@ (8002284 <HAL_ADC_MspInit+0x70>)
 800225a:	699b      	ldr	r3, [r3, #24]
 800225c:	f003 0308 	and.w	r3, r3, #8
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = V_CEL_Pin;
 8002264:	2301      	movs	r3, #1
 8002266:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002268:	2303      	movs	r3, #3
 800226a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(V_CEL_GPIO_Port, &GPIO_InitStruct);
 800226c:	f107 0310 	add.w	r3, r7, #16
 8002270:	4619      	mov	r1, r3
 8002272:	4805      	ldr	r0, [pc, #20]	@ (8002288 <HAL_ADC_MspInit+0x74>)
 8002274:	f001 f872 	bl	800335c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002278:	bf00      	nop
 800227a:	3720      	adds	r7, #32
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40012400 	.word	0x40012400
 8002284:	40021000 	.word	0x40021000
 8002288:	40010c00 	.word	0x40010c00

0800228c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b08a      	sub	sp, #40	@ 0x28
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a1d      	ldr	r2, [pc, #116]	@ (800231c <HAL_I2C_MspInit+0x90>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d132      	bne.n	8002312 <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002320 <HAL_I2C_MspInit+0x94>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002320 <HAL_I2C_MspInit+0x94>)
 80022b2:	f043 0308 	orr.w	r3, r3, #8
 80022b6:	6193      	str	r3, [r2, #24]
 80022b8:	4b19      	ldr	r3, [pc, #100]	@ (8002320 <HAL_I2C_MspInit+0x94>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	f003 0308 	and.w	r3, r3, #8
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 80022c4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80022c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022ca:	2312      	movs	r3, #18
 80022cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022ce:	2303      	movs	r3, #3
 80022d0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d2:	f107 0314 	add.w	r3, r7, #20
 80022d6:	4619      	mov	r1, r3
 80022d8:	4812      	ldr	r0, [pc, #72]	@ (8002324 <HAL_I2C_MspInit+0x98>)
 80022da:	f001 f83f 	bl	800335c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80022de:	4b12      	ldr	r3, [pc, #72]	@ (8002328 <HAL_I2C_MspInit+0x9c>)
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80022e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e6:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80022ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80022ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ee:	f043 0302 	orr.w	r3, r3, #2
 80022f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80022f4:	4a0c      	ldr	r2, [pc, #48]	@ (8002328 <HAL_I2C_MspInit+0x9c>)
 80022f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f8:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80022fa:	4b09      	ldr	r3, [pc, #36]	@ (8002320 <HAL_I2C_MspInit+0x94>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	4a08      	ldr	r2, [pc, #32]	@ (8002320 <HAL_I2C_MspInit+0x94>)
 8002300:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002304:	61d3      	str	r3, [r2, #28]
 8002306:	4b06      	ldr	r3, [pc, #24]	@ (8002320 <HAL_I2C_MspInit+0x94>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002312:	bf00      	nop
 8002314:	3728      	adds	r7, #40	@ 0x28
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40005400 	.word	0x40005400
 8002320:	40021000 	.word	0x40021000
 8002324:	40010c00 	.word	0x40010c00
 8002328:	40010000 	.word	0x40010000

0800232c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800232c:	b480      	push	{r7}
 800232e:	b085      	sub	sp, #20
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a09      	ldr	r2, [pc, #36]	@ (8002360 <HAL_TIM_Base_MspInit+0x34>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d10b      	bne.n	8002356 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800233e:	4b09      	ldr	r3, [pc, #36]	@ (8002364 <HAL_TIM_Base_MspInit+0x38>)
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	4a08      	ldr	r2, [pc, #32]	@ (8002364 <HAL_TIM_Base_MspInit+0x38>)
 8002344:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002348:	6193      	str	r3, [r2, #24]
 800234a:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <HAL_TIM_Base_MspInit+0x38>)
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002356:	bf00      	nop
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr
 8002360:	40012c00 	.word	0x40012c00
 8002364:	40021000 	.word	0x40021000

08002368 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b08c      	sub	sp, #48	@ 0x30
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002370:	f107 0320 	add.w	r3, r7, #32
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a5f      	ldr	r2, [pc, #380]	@ (8002500 <HAL_UART_MspInit+0x198>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d13a      	bne.n	80023fe <HAL_UART_MspInit+0x96>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002388:	4b5e      	ldr	r3, [pc, #376]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	4a5d      	ldr	r2, [pc, #372]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 800238e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002392:	6193      	str	r3, [r2, #24]
 8002394:	4b5b      	ldr	r3, [pc, #364]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800239c:	61fb      	str	r3, [r7, #28]
 800239e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a0:	4b58      	ldr	r3, [pc, #352]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	4a57      	ldr	r2, [pc, #348]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 80023a6:	f043 0304 	orr.w	r3, r3, #4
 80023aa:	6193      	str	r3, [r2, #24]
 80023ac:	4b55      	ldr	r3, [pc, #340]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	f003 0304 	and.w	r3, r3, #4
 80023b4:	61bb      	str	r3, [r7, #24]
 80023b6:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Tx232_Pin;
 80023b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023be:	2302      	movs	r3, #2
 80023c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023c2:	2303      	movs	r3, #3
 80023c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx232_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 0320 	add.w	r3, r7, #32
 80023ca:	4619      	mov	r1, r3
 80023cc:	484e      	ldr	r0, [pc, #312]	@ (8002508 <HAL_UART_MspInit+0x1a0>)
 80023ce:	f000 ffc5 	bl	800335c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Rx232_Pin;
 80023d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d8:	2300      	movs	r3, #0
 80023da:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx232_GPIO_Port, &GPIO_InitStruct);
 80023e0:	f107 0320 	add.w	r3, r7, #32
 80023e4:	4619      	mov	r1, r3
 80023e6:	4848      	ldr	r0, [pc, #288]	@ (8002508 <HAL_UART_MspInit+0x1a0>)
 80023e8:	f000 ffb8 	bl	800335c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80023ec:	2200      	movs	r2, #0
 80023ee:	2105      	movs	r1, #5
 80023f0:	2025      	movs	r0, #37	@ 0x25
 80023f2:	f000 fed6 	bl	80031a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80023f6:	2025      	movs	r0, #37	@ 0x25
 80023f8:	f000 feef 	bl	80031da <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80023fc:	e07c      	b.n	80024f8 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART2)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a42      	ldr	r2, [pc, #264]	@ (800250c <HAL_UART_MspInit+0x1a4>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d138      	bne.n	800247a <HAL_UART_MspInit+0x112>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002408:	4b3e      	ldr	r3, [pc, #248]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 800240a:	69db      	ldr	r3, [r3, #28]
 800240c:	4a3d      	ldr	r2, [pc, #244]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 800240e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002412:	61d3      	str	r3, [r2, #28]
 8002414:	4b3b      	ldr	r3, [pc, #236]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241c:	617b      	str	r3, [r7, #20]
 800241e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002420:	4b38      	ldr	r3, [pc, #224]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	4a37      	ldr	r2, [pc, #220]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 8002426:	f043 0304 	orr.w	r3, r3, #4
 800242a:	6193      	str	r3, [r2, #24]
 800242c:	4b35      	ldr	r3, [pc, #212]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	f003 0304 	and.w	r3, r3, #4
 8002434:	613b      	str	r3, [r7, #16]
 8002436:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = Tx485_Pin;
 8002438:	2304      	movs	r3, #4
 800243a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800243c:	2302      	movs	r3, #2
 800243e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002440:	2303      	movs	r3, #3
 8002442:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Tx485_GPIO_Port, &GPIO_InitStruct);
 8002444:	f107 0320 	add.w	r3, r7, #32
 8002448:	4619      	mov	r1, r3
 800244a:	482f      	ldr	r0, [pc, #188]	@ (8002508 <HAL_UART_MspInit+0x1a0>)
 800244c:	f000 ff86 	bl	800335c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Rx485_Pin;
 8002450:	2308      	movs	r3, #8
 8002452:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002454:	2300      	movs	r3, #0
 8002456:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(Rx485_GPIO_Port, &GPIO_InitStruct);
 800245c:	f107 0320 	add.w	r3, r7, #32
 8002460:	4619      	mov	r1, r3
 8002462:	4829      	ldr	r0, [pc, #164]	@ (8002508 <HAL_UART_MspInit+0x1a0>)
 8002464:	f000 ff7a 	bl	800335c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002468:	2200      	movs	r2, #0
 800246a:	2105      	movs	r1, #5
 800246c:	2026      	movs	r0, #38	@ 0x26
 800246e:	f000 fe98 	bl	80031a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002472:	2026      	movs	r0, #38	@ 0x26
 8002474:	f000 feb1 	bl	80031da <HAL_NVIC_EnableIRQ>
}
 8002478:	e03e      	b.n	80024f8 <HAL_UART_MspInit+0x190>
  else if(huart->Instance==USART3)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	4a24      	ldr	r2, [pc, #144]	@ (8002510 <HAL_UART_MspInit+0x1a8>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d139      	bne.n	80024f8 <HAL_UART_MspInit+0x190>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002484:	4b1f      	ldr	r3, [pc, #124]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 8002486:	69db      	ldr	r3, [r3, #28]
 8002488:	4a1e      	ldr	r2, [pc, #120]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 800248a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800248e:	61d3      	str	r3, [r2, #28]
 8002490:	4b1c      	ldr	r3, [pc, #112]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 8002492:	69db      	ldr	r3, [r3, #28]
 8002494:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002498:	60fb      	str	r3, [r7, #12]
 800249a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800249c:	4b19      	ldr	r3, [pc, #100]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 800249e:	699b      	ldr	r3, [r3, #24]
 80024a0:	4a18      	ldr	r2, [pc, #96]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 80024a2:	f043 0308 	orr.w	r3, r3, #8
 80024a6:	6193      	str	r3, [r2, #24]
 80024a8:	4b16      	ldr	r3, [pc, #88]	@ (8002504 <HAL_UART_MspInit+0x19c>)
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	f003 0308 	and.w	r3, r3, #8
 80024b0:	60bb      	str	r3, [r7, #8]
 80024b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80024b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ba:	2302      	movs	r3, #2
 80024bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80024be:	2303      	movs	r3, #3
 80024c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c2:	f107 0320 	add.w	r3, r7, #32
 80024c6:	4619      	mov	r1, r3
 80024c8:	4812      	ldr	r0, [pc, #72]	@ (8002514 <HAL_UART_MspInit+0x1ac>)
 80024ca:	f000 ff47 	bl	800335c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80024ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80024d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024d4:	2300      	movs	r3, #0
 80024d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024d8:	2300      	movs	r3, #0
 80024da:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024dc:	f107 0320 	add.w	r3, r7, #32
 80024e0:	4619      	mov	r1, r3
 80024e2:	480c      	ldr	r0, [pc, #48]	@ (8002514 <HAL_UART_MspInit+0x1ac>)
 80024e4:	f000 ff3a 	bl	800335c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80024e8:	2200      	movs	r2, #0
 80024ea:	2105      	movs	r1, #5
 80024ec:	2027      	movs	r0, #39	@ 0x27
 80024ee:	f000 fe58 	bl	80031a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80024f2:	2027      	movs	r0, #39	@ 0x27
 80024f4:	f000 fe71 	bl	80031da <HAL_NVIC_EnableIRQ>
}
 80024f8:	bf00      	nop
 80024fa:	3730      	adds	r7, #48	@ 0x30
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40013800 	.word	0x40013800
 8002504:	40021000 	.word	0x40021000
 8002508:	40010800 	.word	0x40010800
 800250c:	40004400 	.word	0x40004400
 8002510:	40004800 	.word	0x40004800
 8002514:	40010c00 	.word	0x40010c00

08002518 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08e      	sub	sp, #56	@ 0x38
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002520:	2300      	movs	r3, #0
 8002522:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002524:	2300      	movs	r3, #0
 8002526:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800252e:	4b34      	ldr	r3, [pc, #208]	@ (8002600 <HAL_InitTick+0xe8>)
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	4a33      	ldr	r2, [pc, #204]	@ (8002600 <HAL_InitTick+0xe8>)
 8002534:	f043 0301 	orr.w	r3, r3, #1
 8002538:	61d3      	str	r3, [r2, #28]
 800253a:	4b31      	ldr	r3, [pc, #196]	@ (8002600 <HAL_InitTick+0xe8>)
 800253c:	69db      	ldr	r3, [r3, #28]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002546:	f107 0210 	add.w	r2, r7, #16
 800254a:	f107 0314 	add.w	r3, r7, #20
 800254e:	4611      	mov	r1, r2
 8002550:	4618      	mov	r0, r3
 8002552:	f001 fe05 	bl	8004160 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002556:	6a3b      	ldr	r3, [r7, #32]
 8002558:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800255a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d103      	bne.n	8002568 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002560:	f001 fdd6 	bl	8004110 <HAL_RCC_GetPCLK1Freq>
 8002564:	6378      	str	r0, [r7, #52]	@ 0x34
 8002566:	e004      	b.n	8002572 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002568:	f001 fdd2 	bl	8004110 <HAL_RCC_GetPCLK1Freq>
 800256c:	4603      	mov	r3, r0
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002574:	4a23      	ldr	r2, [pc, #140]	@ (8002604 <HAL_InitTick+0xec>)
 8002576:	fba2 2303 	umull	r2, r3, r2, r3
 800257a:	0c9b      	lsrs	r3, r3, #18
 800257c:	3b01      	subs	r3, #1
 800257e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002580:	4b21      	ldr	r3, [pc, #132]	@ (8002608 <HAL_InitTick+0xf0>)
 8002582:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002586:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002588:	4b1f      	ldr	r3, [pc, #124]	@ (8002608 <HAL_InitTick+0xf0>)
 800258a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800258e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002590:	4a1d      	ldr	r2, [pc, #116]	@ (8002608 <HAL_InitTick+0xf0>)
 8002592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002594:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8002596:	4b1c      	ldr	r3, [pc, #112]	@ (8002608 <HAL_InitTick+0xf0>)
 8002598:	2200      	movs	r2, #0
 800259a:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800259c:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <HAL_InitTick+0xf0>)
 800259e:	2200      	movs	r2, #0
 80025a0:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025a2:	4b19      	ldr	r3, [pc, #100]	@ (8002608 <HAL_InitTick+0xf0>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80025a8:	4817      	ldr	r0, [pc, #92]	@ (8002608 <HAL_InitTick+0xf0>)
 80025aa:	f001 fedd 	bl	8004368 <HAL_TIM_Base_Init>
 80025ae:	4603      	mov	r3, r0
 80025b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80025b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d11b      	bne.n	80025f4 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80025bc:	4812      	ldr	r0, [pc, #72]	@ (8002608 <HAL_InitTick+0xf0>)
 80025be:	f001 ff23 	bl	8004408 <HAL_TIM_Base_Start_IT>
 80025c2:	4603      	mov	r3, r0
 80025c4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80025c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d111      	bne.n	80025f4 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80025d0:	201c      	movs	r0, #28
 80025d2:	f000 fe02 	bl	80031da <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b0f      	cmp	r3, #15
 80025da:	d808      	bhi.n	80025ee <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80025dc:	2200      	movs	r2, #0
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	201c      	movs	r0, #28
 80025e2:	f000 fdde 	bl	80031a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025e6:	4a09      	ldr	r2, [pc, #36]	@ (800260c <HAL_InitTick+0xf4>)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6013      	str	r3, [r2, #0]
 80025ec:	e002      	b.n	80025f4 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80025f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3738      	adds	r7, #56	@ 0x38
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	40021000 	.word	0x40021000
 8002604:	431bde83 	.word	0x431bde83
 8002608:	200002dc 	.word	0x200002dc
 800260c:	20000004 	.word	0x20000004

08002610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002614:	bf00      	nop
 8002616:	e7fd      	b.n	8002614 <NMI_Handler+0x4>

08002618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800261c:	bf00      	nop
 800261e:	e7fd      	b.n	800261c <HardFault_Handler+0x4>

08002620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002624:	bf00      	nop
 8002626:	e7fd      	b.n	8002624 <MemManage_Handler+0x4>

08002628 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800262c:	bf00      	nop
 800262e:	e7fd      	b.n	800262c <BusFault_Handler+0x4>

08002630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002634:	bf00      	nop
 8002636:	e7fd      	b.n	8002634 <UsageFault_Handler+0x4>

08002638 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	bc80      	pop	{r7}
 8002642:	4770      	bx	lr

08002644 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002648:	4802      	ldr	r0, [pc, #8]	@ (8002654 <TIM2_IRQHandler+0x10>)
 800264a:	f001 ff2f 	bl	80044ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	200002dc 	.word	0x200002dc

08002658 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800265c:	4802      	ldr	r0, [pc, #8]	@ (8002668 <USART1_IRQHandler+0x10>)
 800265e:	f002 fb75 	bl	8004d4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002662:	bf00      	nop
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000328 	.word	0x20000328

0800266c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002670:	4802      	ldr	r0, [pc, #8]	@ (800267c <USART2_IRQHandler+0x10>)
 8002672:	f002 fb6b 	bl	8004d4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002676:	bf00      	nop
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	2000055c 	.word	0x2000055c

08002680 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002684:	4802      	ldr	r0, [pc, #8]	@ (8002690 <USART3_IRQHandler+0x10>)
 8002686:	f002 fb61 	bl	8004d4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	200004a8 	.word	0x200004a8

08002694 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  return 1;
 8002698:	2301      	movs	r3, #1
}
 800269a:	4618      	mov	r0, r3
 800269c:	46bd      	mov	sp, r7
 800269e:	bc80      	pop	{r7}
 80026a0:	4770      	bx	lr

080026a2 <_kill>:

int _kill(int pid, int sig)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	6078      	str	r0, [r7, #4]
 80026aa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80026ac:	f006 faec 	bl	8008c88 <__errno>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2216      	movs	r2, #22
 80026b4:	601a      	str	r2, [r3, #0]
  return -1;
 80026b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <_exit>:

void _exit (int status)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026ca:	f04f 31ff 	mov.w	r1, #4294967295
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff ffe7 	bl	80026a2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80026d4:	bf00      	nop
 80026d6:	e7fd      	b.n	80026d4 <_exit+0x12>

080026d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b086      	sub	sp, #24
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e4:	2300      	movs	r3, #0
 80026e6:	617b      	str	r3, [r7, #20]
 80026e8:	e00a      	b.n	8002700 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026ea:	f3af 8000 	nop.w
 80026ee:	4601      	mov	r1, r0
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	1c5a      	adds	r2, r3, #1
 80026f4:	60ba      	str	r2, [r7, #8]
 80026f6:	b2ca      	uxtb	r2, r1
 80026f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	3301      	adds	r3, #1
 80026fe:	617b      	str	r3, [r7, #20]
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	429a      	cmp	r2, r3
 8002706:	dbf0      	blt.n	80026ea <_read+0x12>
  }

  return len;
 8002708:	687b      	ldr	r3, [r7, #4]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b086      	sub	sp, #24
 8002716:	af00      	add	r7, sp, #0
 8002718:	60f8      	str	r0, [r7, #12]
 800271a:	60b9      	str	r1, [r7, #8]
 800271c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800271e:	2300      	movs	r3, #0
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	e009      	b.n	8002738 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	1c5a      	adds	r2, r3, #1
 8002728:	60ba      	str	r2, [r7, #8]
 800272a:	781b      	ldrb	r3, [r3, #0]
 800272c:	4618      	mov	r0, r3
 800272e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	3301      	adds	r3, #1
 8002736:	617b      	str	r3, [r7, #20]
 8002738:	697a      	ldr	r2, [r7, #20]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	429a      	cmp	r2, r3
 800273e:	dbf1      	blt.n	8002724 <_write+0x12>
  }
  return len;
 8002740:	687b      	ldr	r3, [r7, #4]
}
 8002742:	4618      	mov	r0, r3
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <_close>:

int _close(int file)
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002752:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002756:	4618      	mov	r0, r3
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr

08002760 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002770:	605a      	str	r2, [r3, #4]
  return 0;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr

0800277e <_isatty>:

int _isatty(int file)
{
 800277e:	b480      	push	{r7}
 8002780:	b083      	sub	sp, #12
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002786:	2301      	movs	r3, #1
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	bc80      	pop	{r7}
 8002790:	4770      	bx	lr

08002792 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002792:	b480      	push	{r7}
 8002794:	b085      	sub	sp, #20
 8002796:	af00      	add	r7, sp, #0
 8002798:	60f8      	str	r0, [r7, #12]
 800279a:	60b9      	str	r1, [r7, #8]
 800279c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bc80      	pop	{r7}
 80027a8:	4770      	bx	lr
	...

080027ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027b4:	4a14      	ldr	r2, [pc, #80]	@ (8002808 <_sbrk+0x5c>)
 80027b6:	4b15      	ldr	r3, [pc, #84]	@ (800280c <_sbrk+0x60>)
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027c0:	4b13      	ldr	r3, [pc, #76]	@ (8002810 <_sbrk+0x64>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d102      	bne.n	80027ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027c8:	4b11      	ldr	r3, [pc, #68]	@ (8002810 <_sbrk+0x64>)
 80027ca:	4a12      	ldr	r2, [pc, #72]	@ (8002814 <_sbrk+0x68>)
 80027cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <_sbrk+0x64>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4413      	add	r3, r2
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d207      	bcs.n	80027ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027dc:	f006 fa54 	bl	8008c88 <__errno>
 80027e0:	4603      	mov	r3, r0
 80027e2:	220c      	movs	r2, #12
 80027e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027e6:	f04f 33ff 	mov.w	r3, #4294967295
 80027ea:	e009      	b.n	8002800 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027ec:	4b08      	ldr	r3, [pc, #32]	@ (8002810 <_sbrk+0x64>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027f2:	4b07      	ldr	r3, [pc, #28]	@ (8002810 <_sbrk+0x64>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4413      	add	r3, r2
 80027fa:	4a05      	ldr	r2, [pc, #20]	@ (8002810 <_sbrk+0x64>)
 80027fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027fe:	68fb      	ldr	r3, [r7, #12]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	20005000 	.word	0x20005000
 800280c:	00000400 	.word	0x00000400
 8002810:	20000324 	.word	0x20000324
 8002814:	20002118 	.word	0x20002118

08002818 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART1_UART_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002828:	4b13      	ldr	r3, [pc, #76]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 800282a:	4a14      	ldr	r2, [pc, #80]	@ (800287c <MX_USART1_UART_Init+0x58>)
 800282c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800282e:	4b12      	ldr	r3, [pc, #72]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 8002830:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002834:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002836:	4b10      	ldr	r3, [pc, #64]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 8002838:	2200      	movs	r2, #0
 800283a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800283c:	4b0e      	ldr	r3, [pc, #56]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 800283e:	2200      	movs	r2, #0
 8002840:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002842:	4b0d      	ldr	r3, [pc, #52]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 8002844:	2200      	movs	r2, #0
 8002846:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002848:	4b0b      	ldr	r3, [pc, #44]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 800284a:	220c      	movs	r2, #12
 800284c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800284e:	4b0a      	ldr	r3, [pc, #40]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 8002850:	2200      	movs	r2, #0
 8002852:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002854:	4b08      	ldr	r3, [pc, #32]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 8002856:	2200      	movs	r2, #0
 8002858:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800285a:	4807      	ldr	r0, [pc, #28]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 800285c:	f002 f976 	bl	8004b4c <HAL_UART_Init>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002866:	f7ff fc93 	bl	8002190 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
 800286a:	2201      	movs	r2, #1
 800286c:	4904      	ldr	r1, [pc, #16]	@ (8002880 <MX_USART1_UART_Init+0x5c>)
 800286e:	4802      	ldr	r0, [pc, #8]	@ (8002878 <MX_USART1_UART_Init+0x54>)
 8002870:	f002 fa47 	bl	8004d02 <HAL_UART_Receive_IT>

  /* USER CODE END USART1_Init 2 */
}
 8002874:	bf00      	nop
 8002876:	bd80      	pop	{r7, pc}
 8002878:	20000328 	.word	0x20000328
 800287c:	40013800 	.word	0x40013800
 8002880:	20000371 	.word	0x20000371

08002884 <send_UART1>:

void send_UART1(const char *msg)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f7fd fc69 	bl	8000164 <strlen>
 8002892:	4603      	mov	r3, r0
 8002894:	b29a      	uxth	r2, r3
 8002896:	f04f 33ff 	mov.w	r3, #4294967295
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	4803      	ldr	r0, [pc, #12]	@ (80028ac <send_UART1+0x28>)
 800289e:	f002 f9a5 	bl	8004bec <HAL_UART_Transmit>
}
 80028a2:	bf00      	nop
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	20000328 	.word	0x20000328

080028b0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART2_UART_Init(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028b4:	4b13      	ldr	r3, [pc, #76]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028b6:	4a14      	ldr	r2, [pc, #80]	@ (8002908 <MX_USART2_UART_Init+0x58>)
 80028b8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80028ba:	4b12      	ldr	r3, [pc, #72]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028bc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80028c0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80028c2:	4b10      	ldr	r3, [pc, #64]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80028c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80028ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028d6:	220c      	movs	r2, #12
 80028d8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028da:	4b0a      	ldr	r3, [pc, #40]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028dc:	2200      	movs	r2, #0
 80028de:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e0:	4b08      	ldr	r3, [pc, #32]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028e6:	4807      	ldr	r0, [pc, #28]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028e8:	f002 f930 	bl	8004b4c <HAL_UART_Init>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028f2:	f7ff fc4d 	bl	8002190 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_UART_Receive_IT(&huart2, &rx_char2, 1);
 80028f6:	2201      	movs	r2, #1
 80028f8:	4904      	ldr	r1, [pc, #16]	@ (800290c <MX_USART2_UART_Init+0x5c>)
 80028fa:	4802      	ldr	r0, [pc, #8]	@ (8002904 <MX_USART2_UART_Init+0x54>)
 80028fc:	f002 fa01 	bl	8004d02 <HAL_UART_Receive_IT>

  /* USER CODE END USART2_Init 2 */
}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}
 8002904:	2000055c 	.word	0x2000055c
 8002908:	40004400 	.word	0x40004400
 800290c:	200005a5 	.word	0x200005a5

08002910 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
void MX_USART3_UART_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002914:	4b13      	ldr	r3, [pc, #76]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 8002916:	4a14      	ldr	r2, [pc, #80]	@ (8002968 <MX_USART3_UART_Init+0x58>)
 8002918:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800291a:	4b12      	ldr	r3, [pc, #72]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 800291c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002920:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002922:	4b10      	ldr	r3, [pc, #64]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 8002924:	2200      	movs	r2, #0
 8002926:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002928:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 800292a:	2200      	movs	r2, #0
 800292c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800292e:	4b0d      	ldr	r3, [pc, #52]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 8002930:	2200      	movs	r2, #0
 8002932:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002934:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 8002936:	220c      	movs	r2, #12
 8002938:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800293a:	4b0a      	ldr	r3, [pc, #40]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 800293c:	2200      	movs	r2, #0
 800293e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002940:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 8002942:	2200      	movs	r2, #0
 8002944:	61da      	str	r2, [r3, #28]

  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002946:	4807      	ldr	r0, [pc, #28]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 8002948:	f002 f900 	bl	8004b4c <HAL_UART_Init>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002952:	f7ff fc1d 	bl	8002190 <Error_Handler>
  }

  /* USER CODE BEGIN USART3_Init 2 */
  HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
 8002956:	2201      	movs	r2, #1
 8002958:	4904      	ldr	r1, [pc, #16]	@ (800296c <MX_USART3_UART_Init+0x5c>)
 800295a:	4802      	ldr	r0, [pc, #8]	@ (8002964 <MX_USART3_UART_Init+0x54>)
 800295c:	f002 f9d1 	bl	8004d02 <HAL_UART_Receive_IT>
  /* USER CODE END USART3_Init 2 */
}
 8002960:	bf00      	nop
 8002962:	bd80      	pop	{r7, pc}
 8002964:	200004a8 	.word	0x200004a8
 8002968:	40004800 	.word	0x40004800
 800296c:	200004f1 	.word	0x200004f1

08002970 <send_UART3>:

void send_UART3(const char *msg)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7fd fbf3 	bl	8000164 <strlen>
 800297e:	4603      	mov	r3, r0
 8002980:	b29a      	uxth	r2, r3
 8002982:	f04f 33ff 	mov.w	r3, #4294967295
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	4803      	ldr	r0, [pc, #12]	@ (8002998 <send_UART3+0x28>)
 800298a:	f002 f92f 	bl	8004bec <HAL_UART_Transmit>
}
 800298e:	bf00      	nop
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	200004a8 	.word	0x200004a8

0800299c <HAL_UART_RxCpltCallback>:
  memset(rx_buffer3, 0, sizeof(rx_buffer3));
}

// Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  //HAL_GPIO_TogglePin(OUT4_GPIO_Port, OUT4_Pin); // DEBUG

  // RS232_418
  if (huart->Instance == USART1)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a42      	ldr	r2, [pc, #264]	@ (8002ab4 <HAL_UART_RxCpltCallback+0x118>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d12a      	bne.n	8002a04 <HAL_UART_RxCpltCallback+0x68>
  {
    // Stocker le tick de réception à chaque char reçu
    last_rx_tick1 = HAL_GetTick();
 80029ae:	f000 f927 	bl	8002c00 <HAL_GetTick>
 80029b2:	4603      	mov	r3, r0
 80029b4:	4a40      	ldr	r2, [pc, #256]	@ (8002ab8 <HAL_UART_RxCpltCallback+0x11c>)
 80029b6:	6013      	str	r3, [r2, #0]

    if (rx_char1 != '\0' && rx_index1 < RX_BUFFER1_SIZE - 1)
 80029b8:	4b40      	ldr	r3, [pc, #256]	@ (8002abc <HAL_UART_RxCpltCallback+0x120>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d010      	beq.n	80029e2 <HAL_UART_RxCpltCallback+0x46>
 80029c0:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac0 <HAL_UART_RxCpltCallback+0x124>)
 80029c2:	881b      	ldrh	r3, [r3, #0]
 80029c4:	f5b3 7f95 	cmp.w	r3, #298	@ 0x12a
 80029c8:	d80b      	bhi.n	80029e2 <HAL_UART_RxCpltCallback+0x46>
    {
      rx_buffer1[rx_index1++] = rx_char1;
 80029ca:	4b3d      	ldr	r3, [pc, #244]	@ (8002ac0 <HAL_UART_RxCpltCallback+0x124>)
 80029cc:	881b      	ldrh	r3, [r3, #0]
 80029ce:	1c5a      	adds	r2, r3, #1
 80029d0:	b291      	uxth	r1, r2
 80029d2:	4a3b      	ldr	r2, [pc, #236]	@ (8002ac0 <HAL_UART_RxCpltCallback+0x124>)
 80029d4:	8011      	strh	r1, [r2, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	4b38      	ldr	r3, [pc, #224]	@ (8002abc <HAL_UART_RxCpltCallback+0x120>)
 80029da:	7819      	ldrb	r1, [r3, #0]
 80029dc:	4b39      	ldr	r3, [pc, #228]	@ (8002ac4 <HAL_UART_RxCpltCallback+0x128>)
 80029de:	5499      	strb	r1, [r3, r2]
 80029e0:	e00b      	b.n	80029fa <HAL_UART_RxCpltCallback+0x5e>
    }
    else
    {
      rx_buffer1[rx_index1] = '\0';
 80029e2:	4b37      	ldr	r3, [pc, #220]	@ (8002ac0 <HAL_UART_RxCpltCallback+0x124>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	461a      	mov	r2, r3
 80029e8:	4b36      	ldr	r3, [pc, #216]	@ (8002ac4 <HAL_UART_RxCpltCallback+0x128>)
 80029ea:	2100      	movs	r1, #0
 80029ec:	5499      	strb	r1, [r3, r2]
      message_complete1 = 1;
 80029ee:	4b36      	ldr	r3, [pc, #216]	@ (8002ac8 <HAL_UART_RxCpltCallback+0x12c>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	701a      	strb	r2, [r3, #0]
      rx_index1 = 0;
 80029f4:	4b32      	ldr	r3, [pc, #200]	@ (8002ac0 <HAL_UART_RxCpltCallback+0x124>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	801a      	strh	r2, [r3, #0]
    }

    HAL_UART_Receive_IT(&huart1, &rx_char1, 1);
 80029fa:	2201      	movs	r2, #1
 80029fc:	492f      	ldr	r1, [pc, #188]	@ (8002abc <HAL_UART_RxCpltCallback+0x120>)
 80029fe:	4833      	ldr	r0, [pc, #204]	@ (8002acc <HAL_UART_RxCpltCallback+0x130>)
 8002a00:	f002 f97f 	bl	8004d02 <HAL_UART_Receive_IT>
  }

  // RS232_COM
  if (huart->Instance == USART3)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a31      	ldr	r2, [pc, #196]	@ (8002ad0 <HAL_UART_RxCpltCallback+0x134>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d124      	bne.n	8002a58 <HAL_UART_RxCpltCallback+0xbc>
  {
    if (rx_char3 != '\r' && rx_index3 < RX_BUFFER3_SIZE - 1)
 8002a0e:	4b31      	ldr	r3, [pc, #196]	@ (8002ad4 <HAL_UART_RxCpltCallback+0x138>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b0d      	cmp	r3, #13
 8002a14:	d00f      	beq.n	8002a36 <HAL_UART_RxCpltCallback+0x9a>
 8002a16:	4b30      	ldr	r3, [pc, #192]	@ (8002ad8 <HAL_UART_RxCpltCallback+0x13c>)
 8002a18:	881b      	ldrh	r3, [r3, #0]
 8002a1a:	2b62      	cmp	r3, #98	@ 0x62
 8002a1c:	d80b      	bhi.n	8002a36 <HAL_UART_RxCpltCallback+0x9a>
    {
      rx_buffer3[rx_index3++] = rx_char3;
 8002a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8002ad8 <HAL_UART_RxCpltCallback+0x13c>)
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	1c5a      	adds	r2, r3, #1
 8002a24:	b291      	uxth	r1, r2
 8002a26:	4a2c      	ldr	r2, [pc, #176]	@ (8002ad8 <HAL_UART_RxCpltCallback+0x13c>)
 8002a28:	8011      	strh	r1, [r2, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	4b29      	ldr	r3, [pc, #164]	@ (8002ad4 <HAL_UART_RxCpltCallback+0x138>)
 8002a2e:	7819      	ldrb	r1, [r3, #0]
 8002a30:	4b2a      	ldr	r3, [pc, #168]	@ (8002adc <HAL_UART_RxCpltCallback+0x140>)
 8002a32:	5499      	strb	r1, [r3, r2]
 8002a34:	e00b      	b.n	8002a4e <HAL_UART_RxCpltCallback+0xb2>
    }
    else
    {
      rx_buffer3[rx_index3] = '\r';
 8002a36:	4b28      	ldr	r3, [pc, #160]	@ (8002ad8 <HAL_UART_RxCpltCallback+0x13c>)
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	4b27      	ldr	r3, [pc, #156]	@ (8002adc <HAL_UART_RxCpltCallback+0x140>)
 8002a3e:	210d      	movs	r1, #13
 8002a40:	5499      	strb	r1, [r3, r2]
      message_complete3 = 1;
 8002a42:	4b27      	ldr	r3, [pc, #156]	@ (8002ae0 <HAL_UART_RxCpltCallback+0x144>)
 8002a44:	2201      	movs	r2, #1
 8002a46:	701a      	strb	r2, [r3, #0]
      rx_index3 = 0;
 8002a48:	4b23      	ldr	r3, [pc, #140]	@ (8002ad8 <HAL_UART_RxCpltCallback+0x13c>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	801a      	strh	r2, [r3, #0]
    }

    HAL_UART_Receive_IT(&huart3, &rx_char3, 1);
 8002a4e:	2201      	movs	r2, #1
 8002a50:	4920      	ldr	r1, [pc, #128]	@ (8002ad4 <HAL_UART_RxCpltCallback+0x138>)
 8002a52:	4824      	ldr	r0, [pc, #144]	@ (8002ae4 <HAL_UART_RxCpltCallback+0x148>)
 8002a54:	f002 f955 	bl	8004d02 <HAL_UART_Receive_IT>
    // send_UART3("COM!"); // DEBUG
  }

  // RS485
  if (huart->Instance == USART2)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a22      	ldr	r2, [pc, #136]	@ (8002ae8 <HAL_UART_RxCpltCallback+0x14c>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d124      	bne.n	8002aac <HAL_UART_RxCpltCallback+0x110>
  {
    if (rx_char2 != '\0' && rx_index2 < RX_BUFFER2_SIZE - 1)
 8002a62:	4b22      	ldr	r3, [pc, #136]	@ (8002aec <HAL_UART_RxCpltCallback+0x150>)
 8002a64:	781b      	ldrb	r3, [r3, #0]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00f      	beq.n	8002a8a <HAL_UART_RxCpltCallback+0xee>
 8002a6a:	4b21      	ldr	r3, [pc, #132]	@ (8002af0 <HAL_UART_RxCpltCallback+0x154>)
 8002a6c:	881b      	ldrh	r3, [r3, #0]
 8002a6e:	2b30      	cmp	r3, #48	@ 0x30
 8002a70:	d80b      	bhi.n	8002a8a <HAL_UART_RxCpltCallback+0xee>
    {
      rx_buffer2[rx_index2++] = rx_char2;
 8002a72:	4b1f      	ldr	r3, [pc, #124]	@ (8002af0 <HAL_UART_RxCpltCallback+0x154>)
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	1c5a      	adds	r2, r3, #1
 8002a78:	b291      	uxth	r1, r2
 8002a7a:	4a1d      	ldr	r2, [pc, #116]	@ (8002af0 <HAL_UART_RxCpltCallback+0x154>)
 8002a7c:	8011      	strh	r1, [r2, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b1a      	ldr	r3, [pc, #104]	@ (8002aec <HAL_UART_RxCpltCallback+0x150>)
 8002a82:	7819      	ldrb	r1, [r3, #0]
 8002a84:	4b1b      	ldr	r3, [pc, #108]	@ (8002af4 <HAL_UART_RxCpltCallback+0x158>)
 8002a86:	5499      	strb	r1, [r3, r2]
 8002a88:	e00b      	b.n	8002aa2 <HAL_UART_RxCpltCallback+0x106>
    }
    else
    {

      rx_buffer2[rx_index2] = '\0';
 8002a8a:	4b19      	ldr	r3, [pc, #100]	@ (8002af0 <HAL_UART_RxCpltCallback+0x154>)
 8002a8c:	881b      	ldrh	r3, [r3, #0]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	4b18      	ldr	r3, [pc, #96]	@ (8002af4 <HAL_UART_RxCpltCallback+0x158>)
 8002a92:	2100      	movs	r1, #0
 8002a94:	5499      	strb	r1, [r3, r2]
      message_complete2 = 1;
 8002a96:	4b18      	ldr	r3, [pc, #96]	@ (8002af8 <HAL_UART_RxCpltCallback+0x15c>)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	701a      	strb	r2, [r3, #0]
      rx_index2 = 0;
 8002a9c:	4b14      	ldr	r3, [pc, #80]	@ (8002af0 <HAL_UART_RxCpltCallback+0x154>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	801a      	strh	r2, [r3, #0]
    }
    HAL_UART_Receive_IT(&huart2, &rx_char2, 1);
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	4911      	ldr	r1, [pc, #68]	@ (8002aec <HAL_UART_RxCpltCallback+0x150>)
 8002aa6:	4815      	ldr	r0, [pc, #84]	@ (8002afc <HAL_UART_RxCpltCallback+0x160>)
 8002aa8:	f002 f92b 	bl	8004d02 <HAL_UART_Receive_IT>
  }
}
 8002aac:	bf00      	nop
 8002aae:	3708      	adds	r7, #8
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40013800 	.word	0x40013800
 8002ab8:	200004a4 	.word	0x200004a4
 8002abc:	20000371 	.word	0x20000371
 8002ac0:	200004a0 	.word	0x200004a0
 8002ac4:	20000374 	.word	0x20000374
 8002ac8:	20000370 	.word	0x20000370
 8002acc:	20000328 	.word	0x20000328
 8002ad0:	40004800 	.word	0x40004800
 8002ad4:	200004f1 	.word	0x200004f1
 8002ad8:	20000558 	.word	0x20000558
 8002adc:	200004f4 	.word	0x200004f4
 8002ae0:	200004f0 	.word	0x200004f0
 8002ae4:	200004a8 	.word	0x200004a8
 8002ae8:	40004400 	.word	0x40004400
 8002aec:	200005a5 	.word	0x200005a5
 8002af0:	200005da 	.word	0x200005da
 8002af4:	200005a8 	.word	0x200005a8
 8002af8:	200005a4 	.word	0x200005a4
 8002afc:	2000055c 	.word	0x2000055c

08002b00 <Check_UART1_Timeout>:

void Check_UART1_Timeout(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  if (!message_complete1 && rx_index1 > 0)
 8002b04:	4b13      	ldr	r3, [pc, #76]	@ (8002b54 <Check_UART1_Timeout+0x54>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d120      	bne.n	8002b4e <Check_UART1_Timeout+0x4e>
 8002b0c:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <Check_UART1_Timeout+0x58>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d01c      	beq.n	8002b4e <Check_UART1_Timeout+0x4e>
  {
    if ((HAL_GetTick() - last_rx_tick1) > RX_TIMEOUT_MS)
 8002b14:	f000 f874 	bl	8002c00 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	4b10      	ldr	r3, [pc, #64]	@ (8002b5c <Check_UART1_Timeout+0x5c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	2bc8      	cmp	r3, #200	@ 0xc8
 8002b22:	d914      	bls.n	8002b4e <Check_UART1_Timeout+0x4e>
    {

      // Sécurité : s'assurer de ne pas dépasser la taille du buffer
      if (rx_index1 >= RX_BUFFER1_SIZE)
 8002b24:	4b0c      	ldr	r3, [pc, #48]	@ (8002b58 <Check_UART1_Timeout+0x58>)
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002b2c:	d303      	bcc.n	8002b36 <Check_UART1_Timeout+0x36>
      {
        rx_index1 = RX_BUFFER1_SIZE - 1;
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b58 <Check_UART1_Timeout+0x58>)
 8002b30:	f240 122b 	movw	r2, #299	@ 0x12b
 8002b34:	801a      	strh	r2, [r3, #0]
      }

      rx_buffer1[rx_index1] = '\0'; // Fin de chaîne propre
 8002b36:	4b08      	ldr	r3, [pc, #32]	@ (8002b58 <Check_UART1_Timeout+0x58>)
 8002b38:	881b      	ldrh	r3, [r3, #0]
 8002b3a:	461a      	mov	r2, r3
 8002b3c:	4b08      	ldr	r3, [pc, #32]	@ (8002b60 <Check_UART1_Timeout+0x60>)
 8002b3e:	2100      	movs	r1, #0
 8002b40:	5499      	strb	r1, [r3, r2]
      message_complete1 = 1;        // Signal que le message est complet
 8002b42:	4b04      	ldr	r3, [pc, #16]	@ (8002b54 <Check_UART1_Timeout+0x54>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	701a      	strb	r2, [r3, #0]
      rx_index1 = 0;                // Réinitialisation de l'index
 8002b48:	4b03      	ldr	r3, [pc, #12]	@ (8002b58 <Check_UART1_Timeout+0x58>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	801a      	strh	r2, [r3, #0]
    }
  }
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
 8002b52:	bf00      	nop
 8002b54:	20000370 	.word	0x20000370
 8002b58:	200004a0 	.word	0x200004a0
 8002b5c:	200004a4 	.word	0x200004a4
 8002b60:	20000374 	.word	0x20000374

08002b64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b64:	f7ff fe58 	bl	8002818 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b68:	480b      	ldr	r0, [pc, #44]	@ (8002b98 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002b6a:	490c      	ldr	r1, [pc, #48]	@ (8002b9c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b70:	e002      	b.n	8002b78 <LoopCopyDataInit>

08002b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b76:	3304      	adds	r3, #4

08002b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b7c:	d3f9      	bcc.n	8002b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b7e:	4a09      	ldr	r2, [pc, #36]	@ (8002ba4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002b80:	4c09      	ldr	r4, [pc, #36]	@ (8002ba8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b84:	e001      	b.n	8002b8a <LoopFillZerobss>

08002b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b88:	3204      	adds	r2, #4

08002b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b8c:	d3fb      	bcc.n	8002b86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b8e:	f006 f881 	bl	8008c94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b92:	f7ff f8d3 	bl	8001d3c <main>
  bx lr
 8002b96:	4770      	bx	lr
  ldr r0, =_sdata
 8002b98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b9c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002ba0:	0800d188 	.word	0x0800d188
  ldr r2, =_sbss
 8002ba4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002ba8:	20002114 	.word	0x20002114

08002bac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002bac:	e7fe      	b.n	8002bac <ADC1_2_IRQHandler>
	...

08002bb0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bb4:	4b08      	ldr	r3, [pc, #32]	@ (8002bd8 <HAL_Init+0x28>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a07      	ldr	r2, [pc, #28]	@ (8002bd8 <HAL_Init+0x28>)
 8002bba:	f043 0310 	orr.w	r3, r3, #16
 8002bbe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bc0:	2003      	movs	r0, #3
 8002bc2:	f000 fae3 	bl	800318c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bc6:	200f      	movs	r0, #15
 8002bc8:	f7ff fca6 	bl	8002518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bcc:	f7ff faea 	bl	80021a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40022000 	.word	0x40022000

08002bdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002be0:	4b05      	ldr	r3, [pc, #20]	@ (8002bf8 <HAL_IncTick+0x1c>)
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	461a      	mov	r2, r3
 8002be6:	4b05      	ldr	r3, [pc, #20]	@ (8002bfc <HAL_IncTick+0x20>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4413      	add	r3, r2
 8002bec:	4a03      	ldr	r2, [pc, #12]	@ (8002bfc <HAL_IncTick+0x20>)
 8002bee:	6013      	str	r3, [r2, #0]
}
 8002bf0:	bf00      	nop
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr
 8002bf8:	20000008 	.word	0x20000008
 8002bfc:	200005dc 	.word	0x200005dc

08002c00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return uwTick;
 8002c04:	4b02      	ldr	r3, [pc, #8]	@ (8002c10 <HAL_GetTick+0x10>)
 8002c06:	681b      	ldr	r3, [r3, #0]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bc80      	pop	{r7}
 8002c0e:	4770      	bx	lr
 8002c10:	200005dc 	.word	0x200005dc

08002c14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d101      	bne.n	8002c36 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e0be      	b.n	8002db4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d109      	bne.n	8002c58 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f7ff fade 	bl	8002214 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f000 f9ab 	bl	8002fb4 <ADC_ConversionStop_Disable>
 8002c5e:	4603      	mov	r3, r0
 8002c60:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c66:	f003 0310 	and.w	r3, r3, #16
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f040 8099 	bne.w	8002da2 <HAL_ADC_Init+0x18e>
 8002c70:	7dfb      	ldrb	r3, [r7, #23]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f040 8095 	bne.w	8002da2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002c80:	f023 0302 	bic.w	r3, r3, #2
 8002c84:	f043 0202 	orr.w	r2, r3, #2
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c94:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	7b1b      	ldrb	r3, [r3, #12]
 8002c9a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002c9c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002c9e:	68ba      	ldr	r2, [r7, #8]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cac:	d003      	beq.n	8002cb6 <HAL_ADC_Init+0xa2>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d102      	bne.n	8002cbc <HAL_ADC_Init+0xa8>
 8002cb6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cba:	e000      	b.n	8002cbe <HAL_ADC_Init+0xaa>
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	7d1b      	ldrb	r3, [r3, #20]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d119      	bne.n	8002d00 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	7b1b      	ldrb	r3, [r3, #12]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d109      	bne.n	8002ce8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	035a      	lsls	r2, r3, #13
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ce4:	613b      	str	r3, [r7, #16]
 8002ce6:	e00b      	b.n	8002d00 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cec:	f043 0220 	orr.w	r2, r3, #32
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf8:	f043 0201 	orr.w	r2, r3, #1
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	430a      	orrs	r2, r1
 8002d12:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689a      	ldr	r2, [r3, #8]
 8002d1a:	4b28      	ldr	r3, [pc, #160]	@ (8002dbc <HAL_ADC_Init+0x1a8>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	6812      	ldr	r2, [r2, #0]
 8002d22:	68b9      	ldr	r1, [r7, #8]
 8002d24:	430b      	orrs	r3, r1
 8002d26:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d30:	d003      	beq.n	8002d3a <HAL_ADC_Init+0x126>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d104      	bne.n	8002d44 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	3b01      	subs	r3, #1
 8002d40:	051b      	lsls	r3, r3, #20
 8002d42:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	4b18      	ldr	r3, [pc, #96]	@ (8002dc0 <HAL_ADC_Init+0x1ac>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	d10b      	bne.n	8002d80 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d72:	f023 0303 	bic.w	r3, r3, #3
 8002d76:	f043 0201 	orr.w	r2, r3, #1
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002d7e:	e018      	b.n	8002db2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d84:	f023 0312 	bic.w	r3, r3, #18
 8002d88:	f043 0210 	orr.w	r2, r3, #16
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d94:	f043 0201 	orr.w	r2, r3, #1
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002da0:	e007      	b.n	8002db2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da6:	f043 0210 	orr.w	r2, r3, #16
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002db2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	ffe1f7fd 	.word	0xffe1f7fd
 8002dc0:	ff1f0efe 	.word	0xff1f0efe

08002dc4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d101      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x20>
 8002de0:	2302      	movs	r3, #2
 8002de2:	e0dc      	b.n	8002f9e <HAL_ADC_ConfigChannel+0x1da>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	2b06      	cmp	r3, #6
 8002df2:	d81c      	bhi.n	8002e2e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
 8002dfe:	4613      	mov	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	4413      	add	r3, r2
 8002e04:	3b05      	subs	r3, #5
 8002e06:	221f      	movs	r2, #31
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	4019      	ands	r1, r3
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	6818      	ldr	r0, [r3, #0]
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	685a      	ldr	r2, [r3, #4]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3b05      	subs	r3, #5
 8002e20:	fa00 f203 	lsl.w	r2, r0, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e2c:	e03c      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b0c      	cmp	r3, #12
 8002e34:	d81c      	bhi.n	8002e70 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685a      	ldr	r2, [r3, #4]
 8002e40:	4613      	mov	r3, r2
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	4413      	add	r3, r2
 8002e46:	3b23      	subs	r3, #35	@ 0x23
 8002e48:	221f      	movs	r2, #31
 8002e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e4e:	43db      	mvns	r3, r3
 8002e50:	4019      	ands	r1, r3
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	6818      	ldr	r0, [r3, #0]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	685a      	ldr	r2, [r3, #4]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	3b23      	subs	r3, #35	@ 0x23
 8002e62:	fa00 f203 	lsl.w	r2, r0, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e6e:	e01b      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	4413      	add	r3, r2
 8002e80:	3b41      	subs	r3, #65	@ 0x41
 8002e82:	221f      	movs	r2, #31
 8002e84:	fa02 f303 	lsl.w	r3, r2, r3
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	4019      	ands	r1, r3
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	6818      	ldr	r0, [r3, #0]
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	3b41      	subs	r3, #65	@ 0x41
 8002e9c:	fa00 f203 	lsl.w	r2, r0, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2b09      	cmp	r3, #9
 8002eae:	d91c      	bls.n	8002eea <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	68d9      	ldr	r1, [r3, #12]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	4413      	add	r3, r2
 8002ec0:	3b1e      	subs	r3, #30
 8002ec2:	2207      	movs	r2, #7
 8002ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	4019      	ands	r1, r3
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	6898      	ldr	r0, [r3, #8]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	005b      	lsls	r3, r3, #1
 8002ed8:	4413      	add	r3, r2
 8002eda:	3b1e      	subs	r3, #30
 8002edc:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	60da      	str	r2, [r3, #12]
 8002ee8:	e019      	b.n	8002f1e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	6919      	ldr	r1, [r3, #16]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	005b      	lsls	r3, r3, #1
 8002ef8:	4413      	add	r3, r2
 8002efa:	2207      	movs	r2, #7
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	43db      	mvns	r3, r3
 8002f02:	4019      	ands	r1, r3
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	6898      	ldr	r0, [r3, #8]
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	4413      	add	r3, r2
 8002f12:	fa00 f203 	lsl.w	r2, r0, r3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2b10      	cmp	r3, #16
 8002f24:	d003      	beq.n	8002f2e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002f2a:	2b11      	cmp	r3, #17
 8002f2c:	d132      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d125      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d126      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002f54:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2b10      	cmp	r3, #16
 8002f5c:	d11a      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f5e:	4b13      	ldr	r3, [pc, #76]	@ (8002fac <HAL_ADC_ConfigChannel+0x1e8>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a13      	ldr	r2, [pc, #76]	@ (8002fb0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002f64:	fba2 2303 	umull	r2, r3, r2, r3
 8002f68:	0c9a      	lsrs	r2, r3, #18
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4413      	add	r3, r2
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f74:	e002      	b.n	8002f7c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f7c:	68bb      	ldr	r3, [r7, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1f9      	bne.n	8002f76 <HAL_ADC_ConfigChannel+0x1b2>
 8002f82:	e007      	b.n	8002f94 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f88:	f043 0220 	orr.w	r2, r3, #32
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3714      	adds	r7, #20
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bc80      	pop	{r7}
 8002fa6:	4770      	bx	lr
 8002fa8:	40012400 	.word	0x40012400
 8002fac:	20000000 	.word	0x20000000
 8002fb0:	431bde83 	.word	0x431bde83

08002fb4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d12e      	bne.n	800302c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f022 0201 	bic.w	r2, r2, #1
 8002fdc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002fde:	f7ff fe0f 	bl	8002c00 <HAL_GetTick>
 8002fe2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002fe4:	e01b      	b.n	800301e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fe6:	f7ff fe0b 	bl	8002c00 <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d914      	bls.n	800301e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d10d      	bne.n	800301e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003006:	f043 0210 	orr.w	r2, r3, #16
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003012:	f043 0201 	orr.w	r2, r3, #1
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e007      	b.n	800302e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b01      	cmp	r3, #1
 800302a:	d0dc      	beq.n	8002fe6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	f003 0307 	and.w	r3, r3, #7
 8003046:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003048:	4b0c      	ldr	r3, [pc, #48]	@ (800307c <__NVIC_SetPriorityGrouping+0x44>)
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800304e:	68ba      	ldr	r2, [r7, #8]
 8003050:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003054:	4013      	ands	r3, r2
 8003056:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003060:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003064:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003068:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800306a:	4a04      	ldr	r2, [pc, #16]	@ (800307c <__NVIC_SetPriorityGrouping+0x44>)
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	60d3      	str	r3, [r2, #12]
}
 8003070:	bf00      	nop
 8003072:	3714      	adds	r7, #20
 8003074:	46bd      	mov	sp, r7
 8003076:	bc80      	pop	{r7}
 8003078:	4770      	bx	lr
 800307a:	bf00      	nop
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003084:	4b04      	ldr	r3, [pc, #16]	@ (8003098 <__NVIC_GetPriorityGrouping+0x18>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	0a1b      	lsrs	r3, r3, #8
 800308a:	f003 0307 	and.w	r3, r3, #7
}
 800308e:	4618      	mov	r0, r3
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	e000ed00 	.word	0xe000ed00

0800309c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	db0b      	blt.n	80030c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ae:	79fb      	ldrb	r3, [r7, #7]
 80030b0:	f003 021f 	and.w	r2, r3, #31
 80030b4:	4906      	ldr	r1, [pc, #24]	@ (80030d0 <__NVIC_EnableIRQ+0x34>)
 80030b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	2001      	movs	r0, #1
 80030be:	fa00 f202 	lsl.w	r2, r0, r2
 80030c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030c6:	bf00      	nop
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr
 80030d0:	e000e100 	.word	0xe000e100

080030d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	4603      	mov	r3, r0
 80030dc:	6039      	str	r1, [r7, #0]
 80030de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	db0a      	blt.n	80030fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	b2da      	uxtb	r2, r3
 80030ec:	490c      	ldr	r1, [pc, #48]	@ (8003120 <__NVIC_SetPriority+0x4c>)
 80030ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f2:	0112      	lsls	r2, r2, #4
 80030f4:	b2d2      	uxtb	r2, r2
 80030f6:	440b      	add	r3, r1
 80030f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030fc:	e00a      	b.n	8003114 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	b2da      	uxtb	r2, r3
 8003102:	4908      	ldr	r1, [pc, #32]	@ (8003124 <__NVIC_SetPriority+0x50>)
 8003104:	79fb      	ldrb	r3, [r7, #7]
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	3b04      	subs	r3, #4
 800310c:	0112      	lsls	r2, r2, #4
 800310e:	b2d2      	uxtb	r2, r2
 8003110:	440b      	add	r3, r1
 8003112:	761a      	strb	r2, [r3, #24]
}
 8003114:	bf00      	nop
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	e000e100 	.word	0xe000e100
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003128:	b480      	push	{r7}
 800312a:	b089      	sub	sp, #36	@ 0x24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	60b9      	str	r1, [r7, #8]
 8003132:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f003 0307 	and.w	r3, r3, #7
 800313a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800313c:	69fb      	ldr	r3, [r7, #28]
 800313e:	f1c3 0307 	rsb	r3, r3, #7
 8003142:	2b04      	cmp	r3, #4
 8003144:	bf28      	it	cs
 8003146:	2304      	movcs	r3, #4
 8003148:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	3304      	adds	r3, #4
 800314e:	2b06      	cmp	r3, #6
 8003150:	d902      	bls.n	8003158 <NVIC_EncodePriority+0x30>
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	3b03      	subs	r3, #3
 8003156:	e000      	b.n	800315a <NVIC_EncodePriority+0x32>
 8003158:	2300      	movs	r3, #0
 800315a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800315c:	f04f 32ff 	mov.w	r2, #4294967295
 8003160:	69bb      	ldr	r3, [r7, #24]
 8003162:	fa02 f303 	lsl.w	r3, r2, r3
 8003166:	43da      	mvns	r2, r3
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	401a      	ands	r2, r3
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003170:	f04f 31ff 	mov.w	r1, #4294967295
 8003174:	697b      	ldr	r3, [r7, #20]
 8003176:	fa01 f303 	lsl.w	r3, r1, r3
 800317a:	43d9      	mvns	r1, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003180:	4313      	orrs	r3, r2
         );
}
 8003182:	4618      	mov	r0, r3
 8003184:	3724      	adds	r7, #36	@ 0x24
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr

0800318c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7ff ff4f 	bl	8003038 <__NVIC_SetPriorityGrouping>
}
 800319a:	bf00      	nop
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b086      	sub	sp, #24
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	4603      	mov	r3, r0
 80031aa:	60b9      	str	r1, [r7, #8]
 80031ac:	607a      	str	r2, [r7, #4]
 80031ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031b4:	f7ff ff64 	bl	8003080 <__NVIC_GetPriorityGrouping>
 80031b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	68b9      	ldr	r1, [r7, #8]
 80031be:	6978      	ldr	r0, [r7, #20]
 80031c0:	f7ff ffb2 	bl	8003128 <NVIC_EncodePriority>
 80031c4:	4602      	mov	r2, r0
 80031c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ca:	4611      	mov	r1, r2
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff ff81 	bl	80030d4 <__NVIC_SetPriority>
}
 80031d2:	bf00      	nop
 80031d4:	3718      	adds	r7, #24
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031da:	b580      	push	{r7, lr}
 80031dc:	b082      	sub	sp, #8
 80031de:	af00      	add	r7, sp, #0
 80031e0:	4603      	mov	r3, r0
 80031e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7ff ff57 	bl	800309c <__NVIC_EnableIRQ>
}
 80031ee:	bf00      	nop
 80031f0:	3708      	adds	r7, #8
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031f6:	b480      	push	{r7}
 80031f8:	b085      	sub	sp, #20
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031fe:	2300      	movs	r3, #0
 8003200:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d008      	beq.n	8003220 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2204      	movs	r2, #4
 8003212:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e020      	b.n	8003262 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 020e 	bic.w	r2, r2, #14
 800322e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f022 0201 	bic.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003248:	2101      	movs	r1, #1
 800324a:	fa01 f202 	lsl.w	r2, r1, r2
 800324e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003260:	7bfb      	ldrb	r3, [r7, #15]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr

0800326c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003274:	2300      	movs	r3, #0
 8003276:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800327e:	b2db      	uxtb	r3, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d005      	beq.n	8003290 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2204      	movs	r2, #4
 8003288:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	73fb      	strb	r3, [r7, #15]
 800328e:	e051      	b.n	8003334 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 020e 	bic.w	r2, r2, #14
 800329e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0201 	bic.w	r2, r2, #1
 80032ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a22      	ldr	r2, [pc, #136]	@ (8003340 <HAL_DMA_Abort_IT+0xd4>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d029      	beq.n	800330e <HAL_DMA_Abort_IT+0xa2>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a21      	ldr	r2, [pc, #132]	@ (8003344 <HAL_DMA_Abort_IT+0xd8>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d022      	beq.n	800330a <HAL_DMA_Abort_IT+0x9e>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003348 <HAL_DMA_Abort_IT+0xdc>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d01a      	beq.n	8003304 <HAL_DMA_Abort_IT+0x98>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a1e      	ldr	r2, [pc, #120]	@ (800334c <HAL_DMA_Abort_IT+0xe0>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d012      	beq.n	80032fe <HAL_DMA_Abort_IT+0x92>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003350 <HAL_DMA_Abort_IT+0xe4>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d00a      	beq.n	80032f8 <HAL_DMA_Abort_IT+0x8c>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a1b      	ldr	r2, [pc, #108]	@ (8003354 <HAL_DMA_Abort_IT+0xe8>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d102      	bne.n	80032f2 <HAL_DMA_Abort_IT+0x86>
 80032ec:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80032f0:	e00e      	b.n	8003310 <HAL_DMA_Abort_IT+0xa4>
 80032f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032f6:	e00b      	b.n	8003310 <HAL_DMA_Abort_IT+0xa4>
 80032f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80032fc:	e008      	b.n	8003310 <HAL_DMA_Abort_IT+0xa4>
 80032fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003302:	e005      	b.n	8003310 <HAL_DMA_Abort_IT+0xa4>
 8003304:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003308:	e002      	b.n	8003310 <HAL_DMA_Abort_IT+0xa4>
 800330a:	2310      	movs	r3, #16
 800330c:	e000      	b.n	8003310 <HAL_DMA_Abort_IT+0xa4>
 800330e:	2301      	movs	r3, #1
 8003310:	4a11      	ldr	r2, [pc, #68]	@ (8003358 <HAL_DMA_Abort_IT+0xec>)
 8003312:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003328:	2b00      	cmp	r3, #0
 800332a:	d003      	beq.n	8003334 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	4798      	blx	r3
    } 
  }
  return status;
 8003334:	7bfb      	ldrb	r3, [r7, #15]
}
 8003336:	4618      	mov	r0, r3
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	40020008 	.word	0x40020008
 8003344:	4002001c 	.word	0x4002001c
 8003348:	40020030 	.word	0x40020030
 800334c:	40020044 	.word	0x40020044
 8003350:	40020058 	.word	0x40020058
 8003354:	4002006c 	.word	0x4002006c
 8003358:	40020000 	.word	0x40020000

0800335c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800335c:	b480      	push	{r7}
 800335e:	b08b      	sub	sp, #44	@ 0x2c
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003366:	2300      	movs	r3, #0
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800336a:	2300      	movs	r3, #0
 800336c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800336e:	e169      	b.n	8003644 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003370:	2201      	movs	r2, #1
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	69fa      	ldr	r2, [r7, #28]
 8003380:	4013      	ands	r3, r2
 8003382:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	429a      	cmp	r2, r3
 800338a:	f040 8158 	bne.w	800363e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	4a9a      	ldr	r2, [pc, #616]	@ (80035fc <HAL_GPIO_Init+0x2a0>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d05e      	beq.n	8003456 <HAL_GPIO_Init+0xfa>
 8003398:	4a98      	ldr	r2, [pc, #608]	@ (80035fc <HAL_GPIO_Init+0x2a0>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d875      	bhi.n	800348a <HAL_GPIO_Init+0x12e>
 800339e:	4a98      	ldr	r2, [pc, #608]	@ (8003600 <HAL_GPIO_Init+0x2a4>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d058      	beq.n	8003456 <HAL_GPIO_Init+0xfa>
 80033a4:	4a96      	ldr	r2, [pc, #600]	@ (8003600 <HAL_GPIO_Init+0x2a4>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d86f      	bhi.n	800348a <HAL_GPIO_Init+0x12e>
 80033aa:	4a96      	ldr	r2, [pc, #600]	@ (8003604 <HAL_GPIO_Init+0x2a8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d052      	beq.n	8003456 <HAL_GPIO_Init+0xfa>
 80033b0:	4a94      	ldr	r2, [pc, #592]	@ (8003604 <HAL_GPIO_Init+0x2a8>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d869      	bhi.n	800348a <HAL_GPIO_Init+0x12e>
 80033b6:	4a94      	ldr	r2, [pc, #592]	@ (8003608 <HAL_GPIO_Init+0x2ac>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d04c      	beq.n	8003456 <HAL_GPIO_Init+0xfa>
 80033bc:	4a92      	ldr	r2, [pc, #584]	@ (8003608 <HAL_GPIO_Init+0x2ac>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d863      	bhi.n	800348a <HAL_GPIO_Init+0x12e>
 80033c2:	4a92      	ldr	r2, [pc, #584]	@ (800360c <HAL_GPIO_Init+0x2b0>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d046      	beq.n	8003456 <HAL_GPIO_Init+0xfa>
 80033c8:	4a90      	ldr	r2, [pc, #576]	@ (800360c <HAL_GPIO_Init+0x2b0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d85d      	bhi.n	800348a <HAL_GPIO_Init+0x12e>
 80033ce:	2b12      	cmp	r3, #18
 80033d0:	d82a      	bhi.n	8003428 <HAL_GPIO_Init+0xcc>
 80033d2:	2b12      	cmp	r3, #18
 80033d4:	d859      	bhi.n	800348a <HAL_GPIO_Init+0x12e>
 80033d6:	a201      	add	r2, pc, #4	@ (adr r2, 80033dc <HAL_GPIO_Init+0x80>)
 80033d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033dc:	08003457 	.word	0x08003457
 80033e0:	08003431 	.word	0x08003431
 80033e4:	08003443 	.word	0x08003443
 80033e8:	08003485 	.word	0x08003485
 80033ec:	0800348b 	.word	0x0800348b
 80033f0:	0800348b 	.word	0x0800348b
 80033f4:	0800348b 	.word	0x0800348b
 80033f8:	0800348b 	.word	0x0800348b
 80033fc:	0800348b 	.word	0x0800348b
 8003400:	0800348b 	.word	0x0800348b
 8003404:	0800348b 	.word	0x0800348b
 8003408:	0800348b 	.word	0x0800348b
 800340c:	0800348b 	.word	0x0800348b
 8003410:	0800348b 	.word	0x0800348b
 8003414:	0800348b 	.word	0x0800348b
 8003418:	0800348b 	.word	0x0800348b
 800341c:	0800348b 	.word	0x0800348b
 8003420:	08003439 	.word	0x08003439
 8003424:	0800344d 	.word	0x0800344d
 8003428:	4a79      	ldr	r2, [pc, #484]	@ (8003610 <HAL_GPIO_Init+0x2b4>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d013      	beq.n	8003456 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800342e:	e02c      	b.n	800348a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	623b      	str	r3, [r7, #32]
          break;
 8003436:	e029      	b.n	800348c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	3304      	adds	r3, #4
 800343e:	623b      	str	r3, [r7, #32]
          break;
 8003440:	e024      	b.n	800348c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	3308      	adds	r3, #8
 8003448:	623b      	str	r3, [r7, #32]
          break;
 800344a:	e01f      	b.n	800348c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	330c      	adds	r3, #12
 8003452:	623b      	str	r3, [r7, #32]
          break;
 8003454:	e01a      	b.n	800348c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d102      	bne.n	8003464 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800345e:	2304      	movs	r3, #4
 8003460:	623b      	str	r3, [r7, #32]
          break;
 8003462:	e013      	b.n	800348c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	2b01      	cmp	r3, #1
 800346a:	d105      	bne.n	8003478 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800346c:	2308      	movs	r3, #8
 800346e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69fa      	ldr	r2, [r7, #28]
 8003474:	611a      	str	r2, [r3, #16]
          break;
 8003476:	e009      	b.n	800348c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003478:	2308      	movs	r3, #8
 800347a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	69fa      	ldr	r2, [r7, #28]
 8003480:	615a      	str	r2, [r3, #20]
          break;
 8003482:	e003      	b.n	800348c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003484:	2300      	movs	r3, #0
 8003486:	623b      	str	r3, [r7, #32]
          break;
 8003488:	e000      	b.n	800348c <HAL_GPIO_Init+0x130>
          break;
 800348a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	2bff      	cmp	r3, #255	@ 0xff
 8003490:	d801      	bhi.n	8003496 <HAL_GPIO_Init+0x13a>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	e001      	b.n	800349a <HAL_GPIO_Init+0x13e>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3304      	adds	r3, #4
 800349a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	2bff      	cmp	r3, #255	@ 0xff
 80034a0:	d802      	bhi.n	80034a8 <HAL_GPIO_Init+0x14c>
 80034a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	e002      	b.n	80034ae <HAL_GPIO_Init+0x152>
 80034a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034aa:	3b08      	subs	r3, #8
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	210f      	movs	r1, #15
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	fa01 f303 	lsl.w	r3, r1, r3
 80034bc:	43db      	mvns	r3, r3
 80034be:	401a      	ands	r2, r3
 80034c0:	6a39      	ldr	r1, [r7, #32]
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	fa01 f303 	lsl.w	r3, r1, r3
 80034c8:	431a      	orrs	r2, r3
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 80b1 	beq.w	800363e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034dc:	4b4d      	ldr	r3, [pc, #308]	@ (8003614 <HAL_GPIO_Init+0x2b8>)
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	4a4c      	ldr	r2, [pc, #304]	@ (8003614 <HAL_GPIO_Init+0x2b8>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	6193      	str	r3, [r2, #24]
 80034e8:	4b4a      	ldr	r3, [pc, #296]	@ (8003614 <HAL_GPIO_Init+0x2b8>)
 80034ea:	699b      	ldr	r3, [r3, #24]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	60bb      	str	r3, [r7, #8]
 80034f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80034f4:	4a48      	ldr	r2, [pc, #288]	@ (8003618 <HAL_GPIO_Init+0x2bc>)
 80034f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f8:	089b      	lsrs	r3, r3, #2
 80034fa:	3302      	adds	r3, #2
 80034fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003500:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003504:	f003 0303 	and.w	r3, r3, #3
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	220f      	movs	r2, #15
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	43db      	mvns	r3, r3
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	4013      	ands	r3, r2
 8003516:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	4a40      	ldr	r2, [pc, #256]	@ (800361c <HAL_GPIO_Init+0x2c0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d013      	beq.n	8003548 <HAL_GPIO_Init+0x1ec>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	4a3f      	ldr	r2, [pc, #252]	@ (8003620 <HAL_GPIO_Init+0x2c4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00d      	beq.n	8003544 <HAL_GPIO_Init+0x1e8>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a3e      	ldr	r2, [pc, #248]	@ (8003624 <HAL_GPIO_Init+0x2c8>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d007      	beq.n	8003540 <HAL_GPIO_Init+0x1e4>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a3d      	ldr	r2, [pc, #244]	@ (8003628 <HAL_GPIO_Init+0x2cc>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d101      	bne.n	800353c <HAL_GPIO_Init+0x1e0>
 8003538:	2303      	movs	r3, #3
 800353a:	e006      	b.n	800354a <HAL_GPIO_Init+0x1ee>
 800353c:	2304      	movs	r3, #4
 800353e:	e004      	b.n	800354a <HAL_GPIO_Init+0x1ee>
 8003540:	2302      	movs	r3, #2
 8003542:	e002      	b.n	800354a <HAL_GPIO_Init+0x1ee>
 8003544:	2301      	movs	r3, #1
 8003546:	e000      	b.n	800354a <HAL_GPIO_Init+0x1ee>
 8003548:	2300      	movs	r3, #0
 800354a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800354c:	f002 0203 	and.w	r2, r2, #3
 8003550:	0092      	lsls	r2, r2, #2
 8003552:	4093      	lsls	r3, r2
 8003554:	68fa      	ldr	r2, [r7, #12]
 8003556:	4313      	orrs	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800355a:	492f      	ldr	r1, [pc, #188]	@ (8003618 <HAL_GPIO_Init+0x2bc>)
 800355c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355e:	089b      	lsrs	r3, r3, #2
 8003560:	3302      	adds	r3, #2
 8003562:	68fa      	ldr	r2, [r7, #12]
 8003564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d006      	beq.n	8003582 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003574:	4b2d      	ldr	r3, [pc, #180]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	492c      	ldr	r1, [pc, #176]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 800357a:	69bb      	ldr	r3, [r7, #24]
 800357c:	4313      	orrs	r3, r2
 800357e:	608b      	str	r3, [r1, #8]
 8003580:	e006      	b.n	8003590 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003582:	4b2a      	ldr	r3, [pc, #168]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	43db      	mvns	r3, r3
 800358a:	4928      	ldr	r1, [pc, #160]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 800358c:	4013      	ands	r3, r2
 800358e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d006      	beq.n	80035aa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800359c:	4b23      	ldr	r3, [pc, #140]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 800359e:	68da      	ldr	r2, [r3, #12]
 80035a0:	4922      	ldr	r1, [pc, #136]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035a2:	69bb      	ldr	r3, [r7, #24]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	60cb      	str	r3, [r1, #12]
 80035a8:	e006      	b.n	80035b8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80035aa:	4b20      	ldr	r3, [pc, #128]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	43db      	mvns	r3, r3
 80035b2:	491e      	ldr	r1, [pc, #120]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035b4:	4013      	ands	r3, r2
 80035b6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d006      	beq.n	80035d2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80035c4:	4b19      	ldr	r3, [pc, #100]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035c6:	685a      	ldr	r2, [r3, #4]
 80035c8:	4918      	ldr	r1, [pc, #96]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035ca:	69bb      	ldr	r3, [r7, #24]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	604b      	str	r3, [r1, #4]
 80035d0:	e006      	b.n	80035e0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80035d2:	4b16      	ldr	r3, [pc, #88]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	43db      	mvns	r3, r3
 80035da:	4914      	ldr	r1, [pc, #80]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035dc:	4013      	ands	r3, r2
 80035de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d021      	beq.n	8003630 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80035ec:	4b0f      	ldr	r3, [pc, #60]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	490e      	ldr	r1, [pc, #56]	@ (800362c <HAL_GPIO_Init+0x2d0>)
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	600b      	str	r3, [r1, #0]
 80035f8:	e021      	b.n	800363e <HAL_GPIO_Init+0x2e2>
 80035fa:	bf00      	nop
 80035fc:	10320000 	.word	0x10320000
 8003600:	10310000 	.word	0x10310000
 8003604:	10220000 	.word	0x10220000
 8003608:	10210000 	.word	0x10210000
 800360c:	10120000 	.word	0x10120000
 8003610:	10110000 	.word	0x10110000
 8003614:	40021000 	.word	0x40021000
 8003618:	40010000 	.word	0x40010000
 800361c:	40010800 	.word	0x40010800
 8003620:	40010c00 	.word	0x40010c00
 8003624:	40011000 	.word	0x40011000
 8003628:	40011400 	.word	0x40011400
 800362c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003630:	4b0b      	ldr	r3, [pc, #44]	@ (8003660 <HAL_GPIO_Init+0x304>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	43db      	mvns	r3, r3
 8003638:	4909      	ldr	r1, [pc, #36]	@ (8003660 <HAL_GPIO_Init+0x304>)
 800363a:	4013      	ands	r3, r2
 800363c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800363e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003640:	3301      	adds	r3, #1
 8003642:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364a:	fa22 f303 	lsr.w	r3, r2, r3
 800364e:	2b00      	cmp	r3, #0
 8003650:	f47f ae8e 	bne.w	8003370 <HAL_GPIO_Init+0x14>
  }
}
 8003654:	bf00      	nop
 8003656:	bf00      	nop
 8003658:	372c      	adds	r7, #44	@ 0x2c
 800365a:	46bd      	mov	sp, r7
 800365c:	bc80      	pop	{r7}
 800365e:	4770      	bx	lr
 8003660:	40010400 	.word	0x40010400

08003664 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003664:	b480      	push	{r7}
 8003666:	b085      	sub	sp, #20
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
 800366c:	460b      	mov	r3, r1
 800366e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	887b      	ldrh	r3, [r7, #2]
 8003676:	4013      	ands	r3, r2
 8003678:	2b00      	cmp	r3, #0
 800367a:	d002      	beq.n	8003682 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800367c:	2301      	movs	r3, #1
 800367e:	73fb      	strb	r3, [r7, #15]
 8003680:	e001      	b.n	8003686 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003682:	2300      	movs	r3, #0
 8003684:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003686:	7bfb      	ldrb	r3, [r7, #15]
}
 8003688:	4618      	mov	r0, r3
 800368a:	3714      	adds	r7, #20
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr

08003692 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003692:	b480      	push	{r7}
 8003694:	b083      	sub	sp, #12
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
 800369a:	460b      	mov	r3, r1
 800369c:	807b      	strh	r3, [r7, #2]
 800369e:	4613      	mov	r3, r2
 80036a0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036a2:	787b      	ldrb	r3, [r7, #1]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036a8:	887a      	ldrh	r2, [r7, #2]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80036ae:	e003      	b.n	80036b8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80036b0:	887b      	ldrh	r3, [r7, #2]
 80036b2:	041a      	lsls	r2, r3, #16
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	611a      	str	r2, [r3, #16]
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	bc80      	pop	{r7}
 80036c0:	4770      	bx	lr

080036c2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b085      	sub	sp, #20
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
 80036ca:	460b      	mov	r3, r1
 80036cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80036d4:	887a      	ldrh	r2, [r7, #2]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	4013      	ands	r3, r2
 80036da:	041a      	lsls	r2, r3, #16
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	43d9      	mvns	r1, r3
 80036e0:	887b      	ldrh	r3, [r7, #2]
 80036e2:	400b      	ands	r3, r1
 80036e4:	431a      	orrs	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	611a      	str	r2, [r3, #16]
}
 80036ea:	bf00      	nop
 80036ec:	3714      	adds	r7, #20
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bc80      	pop	{r7}
 80036f2:	4770      	bx	lr

080036f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d101      	bne.n	8003706 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e12b      	b.n	800395e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800370c:	b2db      	uxtb	r3, r3
 800370e:	2b00      	cmp	r3, #0
 8003710:	d106      	bne.n	8003720 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7fe fdb6 	bl	800228c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2224      	movs	r2, #36	@ 0x24
 8003724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681a      	ldr	r2, [r3, #0]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f022 0201 	bic.w	r2, r2, #1
 8003736:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003746:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003756:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003758:	f000 fcda 	bl	8004110 <HAL_RCC_GetPCLK1Freq>
 800375c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	4a81      	ldr	r2, [pc, #516]	@ (8003968 <HAL_I2C_Init+0x274>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d807      	bhi.n	8003778 <HAL_I2C_Init+0x84>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	4a80      	ldr	r2, [pc, #512]	@ (800396c <HAL_I2C_Init+0x278>)
 800376c:	4293      	cmp	r3, r2
 800376e:	bf94      	ite	ls
 8003770:	2301      	movls	r3, #1
 8003772:	2300      	movhi	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	e006      	b.n	8003786 <HAL_I2C_Init+0x92>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	4a7d      	ldr	r2, [pc, #500]	@ (8003970 <HAL_I2C_Init+0x27c>)
 800377c:	4293      	cmp	r3, r2
 800377e:	bf94      	ite	ls
 8003780:	2301      	movls	r3, #1
 8003782:	2300      	movhi	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	2b00      	cmp	r3, #0
 8003788:	d001      	beq.n	800378e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e0e7      	b.n	800395e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	4a78      	ldr	r2, [pc, #480]	@ (8003974 <HAL_I2C_Init+0x280>)
 8003792:	fba2 2303 	umull	r2, r3, r2, r3
 8003796:	0c9b      	lsrs	r3, r3, #18
 8003798:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	4a6a      	ldr	r2, [pc, #424]	@ (8003968 <HAL_I2C_Init+0x274>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d802      	bhi.n	80037c8 <HAL_I2C_Init+0xd4>
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	3301      	adds	r3, #1
 80037c6:	e009      	b.n	80037dc <HAL_I2C_Init+0xe8>
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80037ce:	fb02 f303 	mul.w	r3, r2, r3
 80037d2:	4a69      	ldr	r2, [pc, #420]	@ (8003978 <HAL_I2C_Init+0x284>)
 80037d4:	fba2 2303 	umull	r2, r3, r2, r3
 80037d8:	099b      	lsrs	r3, r3, #6
 80037da:	3301      	adds	r3, #1
 80037dc:	687a      	ldr	r2, [r7, #4]
 80037de:	6812      	ldr	r2, [r2, #0]
 80037e0:	430b      	orrs	r3, r1
 80037e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	69db      	ldr	r3, [r3, #28]
 80037ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80037ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	495c      	ldr	r1, [pc, #368]	@ (8003968 <HAL_I2C_Init+0x274>)
 80037f8:	428b      	cmp	r3, r1
 80037fa:	d819      	bhi.n	8003830 <HAL_I2C_Init+0x13c>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	1e59      	subs	r1, r3, #1
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	fbb1 f3f3 	udiv	r3, r1, r3
 800380a:	1c59      	adds	r1, r3, #1
 800380c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003810:	400b      	ands	r3, r1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_I2C_Init+0x138>
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	1e59      	subs	r1, r3, #1
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	fbb1 f3f3 	udiv	r3, r1, r3
 8003824:	3301      	adds	r3, #1
 8003826:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800382a:	e051      	b.n	80038d0 <HAL_I2C_Init+0x1dc>
 800382c:	2304      	movs	r3, #4
 800382e:	e04f      	b.n	80038d0 <HAL_I2C_Init+0x1dc>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d111      	bne.n	800385c <HAL_I2C_Init+0x168>
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	1e58      	subs	r0, r3, #1
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6859      	ldr	r1, [r3, #4]
 8003840:	460b      	mov	r3, r1
 8003842:	005b      	lsls	r3, r3, #1
 8003844:	440b      	add	r3, r1
 8003846:	fbb0 f3f3 	udiv	r3, r0, r3
 800384a:	3301      	adds	r3, #1
 800384c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003850:	2b00      	cmp	r3, #0
 8003852:	bf0c      	ite	eq
 8003854:	2301      	moveq	r3, #1
 8003856:	2300      	movne	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	e012      	b.n	8003882 <HAL_I2C_Init+0x18e>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	1e58      	subs	r0, r3, #1
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6859      	ldr	r1, [r3, #4]
 8003864:	460b      	mov	r3, r1
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	440b      	add	r3, r1
 800386a:	0099      	lsls	r1, r3, #2
 800386c:	440b      	add	r3, r1
 800386e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003872:	3301      	adds	r3, #1
 8003874:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003878:	2b00      	cmp	r3, #0
 800387a:	bf0c      	ite	eq
 800387c:	2301      	moveq	r3, #1
 800387e:	2300      	movne	r3, #0
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_I2C_Init+0x196>
 8003886:	2301      	movs	r3, #1
 8003888:	e022      	b.n	80038d0 <HAL_I2C_Init+0x1dc>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d10e      	bne.n	80038b0 <HAL_I2C_Init+0x1bc>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	1e58      	subs	r0, r3, #1
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6859      	ldr	r1, [r3, #4]
 800389a:	460b      	mov	r3, r1
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	440b      	add	r3, r1
 80038a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80038a4:	3301      	adds	r3, #1
 80038a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038ae:	e00f      	b.n	80038d0 <HAL_I2C_Init+0x1dc>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1e58      	subs	r0, r3, #1
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6859      	ldr	r1, [r3, #4]
 80038b8:	460b      	mov	r3, r1
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	440b      	add	r3, r1
 80038be:	0099      	lsls	r1, r3, #2
 80038c0:	440b      	add	r3, r1
 80038c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038c6:	3301      	adds	r3, #1
 80038c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80038d0:	6879      	ldr	r1, [r7, #4]
 80038d2:	6809      	ldr	r1, [r1, #0]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	69da      	ldr	r2, [r3, #28]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a1b      	ldr	r3, [r3, #32]
 80038ea:	431a      	orrs	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80038fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6911      	ldr	r1, [r2, #16]
 8003906:	687a      	ldr	r2, [r7, #4]
 8003908:	68d2      	ldr	r2, [r2, #12]
 800390a:	4311      	orrs	r1, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6812      	ldr	r2, [r2, #0]
 8003910:	430b      	orrs	r3, r1
 8003912:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	695a      	ldr	r2, [r3, #20]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	431a      	orrs	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	430a      	orrs	r2, r1
 800392e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f042 0201 	orr.w	r2, r2, #1
 800393e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2220      	movs	r2, #32
 800394a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3710      	adds	r7, #16
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	000186a0 	.word	0x000186a0
 800396c:	001e847f 	.word	0x001e847f
 8003970:	003d08ff 	.word	0x003d08ff
 8003974:	431bde83 	.word	0x431bde83
 8003978:	10624dd3 	.word	0x10624dd3

0800397c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b086      	sub	sp, #24
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e272      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 8087 	beq.w	8003aaa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800399c:	4b92      	ldr	r3, [pc, #584]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f003 030c 	and.w	r3, r3, #12
 80039a4:	2b04      	cmp	r3, #4
 80039a6:	d00c      	beq.n	80039c2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80039a8:	4b8f      	ldr	r3, [pc, #572]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	f003 030c 	and.w	r3, r3, #12
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d112      	bne.n	80039da <HAL_RCC_OscConfig+0x5e>
 80039b4:	4b8c      	ldr	r3, [pc, #560]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039c0:	d10b      	bne.n	80039da <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c2:	4b89      	ldr	r3, [pc, #548]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d06c      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x12c>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d168      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e24c      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039e2:	d106      	bne.n	80039f2 <HAL_RCC_OscConfig+0x76>
 80039e4:	4b80      	ldr	r3, [pc, #512]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a7f      	ldr	r2, [pc, #508]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ee:	6013      	str	r3, [r2, #0]
 80039f0:	e02e      	b.n	8003a50 <HAL_RCC_OscConfig+0xd4>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10c      	bne.n	8003a14 <HAL_RCC_OscConfig+0x98>
 80039fa:	4b7b      	ldr	r3, [pc, #492]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a7a      	ldr	r2, [pc, #488]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a04:	6013      	str	r3, [r2, #0]
 8003a06:	4b78      	ldr	r3, [pc, #480]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a77      	ldr	r2, [pc, #476]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	e01d      	b.n	8003a50 <HAL_RCC_OscConfig+0xd4>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a1c:	d10c      	bne.n	8003a38 <HAL_RCC_OscConfig+0xbc>
 8003a1e:	4b72      	ldr	r3, [pc, #456]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a71      	ldr	r2, [pc, #452]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a24:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	4b6f      	ldr	r3, [pc, #444]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a6e      	ldr	r2, [pc, #440]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e00b      	b.n	8003a50 <HAL_RCC_OscConfig+0xd4>
 8003a38:	4b6b      	ldr	r3, [pc, #428]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a6a      	ldr	r2, [pc, #424]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	4b68      	ldr	r3, [pc, #416]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a67      	ldr	r2, [pc, #412]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a4a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d013      	beq.n	8003a80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a58:	f7ff f8d2 	bl	8002c00 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a60:	f7ff f8ce 	bl	8002c00 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	@ 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e200      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a72:	4b5d      	ldr	r3, [pc, #372]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0xe4>
 8003a7e:	e014      	b.n	8003aaa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7ff f8be 	bl	8002c00 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a88:	f7ff f8ba 	bl	8002c00 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	@ 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e1ec      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9a:	4b53      	ldr	r3, [pc, #332]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x10c>
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d063      	beq.n	8003b7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ab6:	4b4c      	ldr	r3, [pc, #304]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00b      	beq.n	8003ada <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003ac2:	4b49      	ldr	r3, [pc, #292]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	2b08      	cmp	r3, #8
 8003acc:	d11c      	bne.n	8003b08 <HAL_RCC_OscConfig+0x18c>
 8003ace:	4b46      	ldr	r3, [pc, #280]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d116      	bne.n	8003b08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ada:	4b43      	ldr	r3, [pc, #268]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_RCC_OscConfig+0x176>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d001      	beq.n	8003af2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e1c0      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af2:	4b3d      	ldr	r3, [pc, #244]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	695b      	ldr	r3, [r3, #20]
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4939      	ldr	r1, [pc, #228]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b06:	e03a      	b.n	8003b7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d020      	beq.n	8003b52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b10:	4b36      	ldr	r3, [pc, #216]	@ (8003bec <HAL_RCC_OscConfig+0x270>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b16:	f7ff f873 	bl	8002c00 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b1e:	f7ff f86f 	bl	8002c00 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e1a1      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b30:	4b2d      	ldr	r3, [pc, #180]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	4927      	ldr	r1, [pc, #156]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	600b      	str	r3, [r1, #0]
 8003b50:	e015      	b.n	8003b7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b52:	4b26      	ldr	r3, [pc, #152]	@ (8003bec <HAL_RCC_OscConfig+0x270>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b58:	f7ff f852 	bl	8002c00 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b60:	f7ff f84e 	bl	8002c00 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e180      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b72:	4b1d      	ldr	r3, [pc, #116]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1f0      	bne.n	8003b60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d03a      	beq.n	8003c00 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d019      	beq.n	8003bc6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b92:	4b17      	ldr	r3, [pc, #92]	@ (8003bf0 <HAL_RCC_OscConfig+0x274>)
 8003b94:	2201      	movs	r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b98:	f7ff f832 	bl	8002c00 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ba0:	f7ff f82e 	bl	8002c00 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e160      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8003be8 <HAL_RCC_OscConfig+0x26c>)
 8003bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003bbe:	2001      	movs	r0, #1
 8003bc0:	f000 fafe 	bl	80041c0 <RCC_Delay>
 8003bc4:	e01c      	b.n	8003c00 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf0 <HAL_RCC_OscConfig+0x274>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bcc:	f7ff f818 	bl	8002c00 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd2:	e00f      	b.n	8003bf4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bd4:	f7ff f814 	bl	8002c00 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d908      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e146      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
 8003be6:	bf00      	nop
 8003be8:	40021000 	.word	0x40021000
 8003bec:	42420000 	.word	0x42420000
 8003bf0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bf4:	4b92      	ldr	r3, [pc, #584]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1e9      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	f000 80a6 	beq.w	8003d5a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c12:	4b8b      	ldr	r3, [pc, #556]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10d      	bne.n	8003c3a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c1e:	4b88      	ldr	r3, [pc, #544]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003c20:	69db      	ldr	r3, [r3, #28]
 8003c22:	4a87      	ldr	r2, [pc, #540]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003c24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c28:	61d3      	str	r3, [r2, #28]
 8003c2a:	4b85      	ldr	r3, [pc, #532]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c32:	60bb      	str	r3, [r7, #8]
 8003c34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c36:	2301      	movs	r3, #1
 8003c38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c3a:	4b82      	ldr	r3, [pc, #520]	@ (8003e44 <HAL_RCC_OscConfig+0x4c8>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d118      	bne.n	8003c78 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c46:	4b7f      	ldr	r3, [pc, #508]	@ (8003e44 <HAL_RCC_OscConfig+0x4c8>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a7e      	ldr	r2, [pc, #504]	@ (8003e44 <HAL_RCC_OscConfig+0x4c8>)
 8003c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c52:	f7fe ffd5 	bl	8002c00 <HAL_GetTick>
 8003c56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c58:	e008      	b.n	8003c6c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5a:	f7fe ffd1 	bl	8002c00 <HAL_GetTick>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	1ad3      	subs	r3, r2, r3
 8003c64:	2b64      	cmp	r3, #100	@ 0x64
 8003c66:	d901      	bls.n	8003c6c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c68:	2303      	movs	r3, #3
 8003c6a:	e103      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c6c:	4b75      	ldr	r3, [pc, #468]	@ (8003e44 <HAL_RCC_OscConfig+0x4c8>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d0f0      	beq.n	8003c5a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d106      	bne.n	8003c8e <HAL_RCC_OscConfig+0x312>
 8003c80:	4b6f      	ldr	r3, [pc, #444]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	4a6e      	ldr	r2, [pc, #440]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003c86:	f043 0301 	orr.w	r3, r3, #1
 8003c8a:	6213      	str	r3, [r2, #32]
 8003c8c:	e02d      	b.n	8003cea <HAL_RCC_OscConfig+0x36e>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10c      	bne.n	8003cb0 <HAL_RCC_OscConfig+0x334>
 8003c96:	4b6a      	ldr	r3, [pc, #424]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	4a69      	ldr	r2, [pc, #420]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003c9c:	f023 0301 	bic.w	r3, r3, #1
 8003ca0:	6213      	str	r3, [r2, #32]
 8003ca2:	4b67      	ldr	r3, [pc, #412]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	4a66      	ldr	r2, [pc, #408]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	f023 0304 	bic.w	r3, r3, #4
 8003cac:	6213      	str	r3, [r2, #32]
 8003cae:	e01c      	b.n	8003cea <HAL_RCC_OscConfig+0x36e>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	2b05      	cmp	r3, #5
 8003cb6:	d10c      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x356>
 8003cb8:	4b61      	ldr	r3, [pc, #388]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003cba:	6a1b      	ldr	r3, [r3, #32]
 8003cbc:	4a60      	ldr	r2, [pc, #384]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003cbe:	f043 0304 	orr.w	r3, r3, #4
 8003cc2:	6213      	str	r3, [r2, #32]
 8003cc4:	4b5e      	ldr	r3, [pc, #376]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	4a5d      	ldr	r2, [pc, #372]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003cca:	f043 0301 	orr.w	r3, r3, #1
 8003cce:	6213      	str	r3, [r2, #32]
 8003cd0:	e00b      	b.n	8003cea <HAL_RCC_OscConfig+0x36e>
 8003cd2:	4b5b      	ldr	r3, [pc, #364]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	4a5a      	ldr	r2, [pc, #360]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	f023 0301 	bic.w	r3, r3, #1
 8003cdc:	6213      	str	r3, [r2, #32]
 8003cde:	4b58      	ldr	r3, [pc, #352]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	4a57      	ldr	r2, [pc, #348]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003ce4:	f023 0304 	bic.w	r3, r3, #4
 8003ce8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	68db      	ldr	r3, [r3, #12]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d015      	beq.n	8003d1e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf2:	f7fe ff85 	bl	8002c00 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf8:	e00a      	b.n	8003d10 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cfa:	f7fe ff81 	bl	8002c00 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d901      	bls.n	8003d10 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	e0b1      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d10:	4b4b      	ldr	r3, [pc, #300]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d0ee      	beq.n	8003cfa <HAL_RCC_OscConfig+0x37e>
 8003d1c:	e014      	b.n	8003d48 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d1e:	f7fe ff6f 	bl	8002c00 <HAL_GetTick>
 8003d22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d24:	e00a      	b.n	8003d3c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d26:	f7fe ff6b 	bl	8002c00 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	693b      	ldr	r3, [r7, #16]
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d901      	bls.n	8003d3c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e09b      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d3c:	4b40      	ldr	r3, [pc, #256]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1ee      	bne.n	8003d26 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d48:	7dfb      	ldrb	r3, [r7, #23]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d105      	bne.n	8003d5a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d4e:	4b3c      	ldr	r3, [pc, #240]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003d50:	69db      	ldr	r3, [r3, #28]
 8003d52:	4a3b      	ldr	r2, [pc, #236]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003d54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d58:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f000 8087 	beq.w	8003e72 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d64:	4b36      	ldr	r3, [pc, #216]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f003 030c 	and.w	r3, r3, #12
 8003d6c:	2b08      	cmp	r3, #8
 8003d6e:	d061      	beq.n	8003e34 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	69db      	ldr	r3, [r3, #28]
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	d146      	bne.n	8003e06 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d78:	4b33      	ldr	r3, [pc, #204]	@ (8003e48 <HAL_RCC_OscConfig+0x4cc>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7e:	f7fe ff3f 	bl	8002c00 <HAL_GetTick>
 8003d82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d84:	e008      	b.n	8003d98 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d86:	f7fe ff3b 	bl	8002c00 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e06d      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d98:	4b29      	ldr	r3, [pc, #164]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1f0      	bne.n	8003d86 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a1b      	ldr	r3, [r3, #32]
 8003da8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dac:	d108      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003dae:	4b24      	ldr	r3, [pc, #144]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	4921      	ldr	r1, [pc, #132]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6a19      	ldr	r1, [r3, #32]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd0:	430b      	orrs	r3, r1
 8003dd2:	491b      	ldr	r1, [pc, #108]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e48 <HAL_RCC_OscConfig+0x4cc>)
 8003dda:	2201      	movs	r2, #1
 8003ddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dde:	f7fe ff0f 	bl	8002c00 <HAL_GetTick>
 8003de2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003de4:	e008      	b.n	8003df8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de6:	f7fe ff0b 	bl	8002c00 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d901      	bls.n	8003df8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	e03d      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003df8:	4b11      	ldr	r3, [pc, #68]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d0f0      	beq.n	8003de6 <HAL_RCC_OscConfig+0x46a>
 8003e04:	e035      	b.n	8003e72 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e06:	4b10      	ldr	r3, [pc, #64]	@ (8003e48 <HAL_RCC_OscConfig+0x4cc>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e0c:	f7fe fef8 	bl	8002c00 <HAL_GetTick>
 8003e10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e12:	e008      	b.n	8003e26 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e14:	f7fe fef4 	bl	8002c00 <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d901      	bls.n	8003e26 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e22:	2303      	movs	r3, #3
 8003e24:	e026      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e26:	4b06      	ldr	r3, [pc, #24]	@ (8003e40 <HAL_RCC_OscConfig+0x4c4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1f0      	bne.n	8003e14 <HAL_RCC_OscConfig+0x498>
 8003e32:	e01e      	b.n	8003e72 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	69db      	ldr	r3, [r3, #28]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d107      	bne.n	8003e4c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e019      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
 8003e40:	40021000 	.word	0x40021000
 8003e44:	40007000 	.word	0x40007000
 8003e48:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e7c <HAL_RCC_OscConfig+0x500>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a1b      	ldr	r3, [r3, #32]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d106      	bne.n	8003e6e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d001      	beq.n	8003e72 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3718      	adds	r7, #24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40021000 	.word	0x40021000

08003e80 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d101      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e0d0      	b.n	8004036 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e94:	4b6a      	ldr	r3, [pc, #424]	@ (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	683a      	ldr	r2, [r7, #0]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d910      	bls.n	8003ec4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ea2:	4b67      	ldr	r3, [pc, #412]	@ (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f023 0207 	bic.w	r2, r3, #7
 8003eaa:	4965      	ldr	r1, [pc, #404]	@ (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb2:	4b63      	ldr	r3, [pc, #396]	@ (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0307 	and.w	r3, r3, #7
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d001      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e0b8      	b.n	8004036 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d020      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d005      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003edc:	4b59      	ldr	r3, [pc, #356]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	4a58      	ldr	r2, [pc, #352]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003ee6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0308 	and.w	r3, r3, #8
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d005      	beq.n	8003f00 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ef4:	4b53      	ldr	r3, [pc, #332]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	4a52      	ldr	r2, [pc, #328]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003efa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003efe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f00:	4b50      	ldr	r3, [pc, #320]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	494d      	ldr	r1, [pc, #308]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d040      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d107      	bne.n	8003f36 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f26:	4b47      	ldr	r3, [pc, #284]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d115      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e07f      	b.n	8004036 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d107      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f3e:	4b41      	ldr	r3, [pc, #260]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d109      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e073      	b.n	8004036 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f4e:	4b3d      	ldr	r3, [pc, #244]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e06b      	b.n	8004036 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f5e:	4b39      	ldr	r3, [pc, #228]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f023 0203 	bic.w	r2, r3, #3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	4936      	ldr	r1, [pc, #216]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f70:	f7fe fe46 	bl	8002c00 <HAL_GetTick>
 8003f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f76:	e00a      	b.n	8003f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f78:	f7fe fe42 	bl	8002c00 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e053      	b.n	8004036 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8e:	4b2d      	ldr	r3, [pc, #180]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	f003 020c 	and.w	r2, r3, #12
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d1eb      	bne.n	8003f78 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fa0:	4b27      	ldr	r3, [pc, #156]	@ (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0307 	and.w	r3, r3, #7
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d210      	bcs.n	8003fd0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fae:	4b24      	ldr	r3, [pc, #144]	@ (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f023 0207 	bic.w	r2, r3, #7
 8003fb6:	4922      	ldr	r1, [pc, #136]	@ (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fbe:	4b20      	ldr	r3, [pc, #128]	@ (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0307 	and.w	r3, r3, #7
 8003fc6:	683a      	ldr	r2, [r7, #0]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d001      	beq.n	8003fd0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e032      	b.n	8004036 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d008      	beq.n	8003fee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fdc:	4b19      	ldr	r3, [pc, #100]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	4916      	ldr	r1, [pc, #88]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d009      	beq.n	800400e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ffa:	4b12      	ldr	r3, [pc, #72]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	490e      	ldr	r1, [pc, #56]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 800400a:	4313      	orrs	r3, r2
 800400c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800400e:	f000 f821 	bl	8004054 <HAL_RCC_GetSysClockFreq>
 8004012:	4602      	mov	r2, r0
 8004014:	4b0b      	ldr	r3, [pc, #44]	@ (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	091b      	lsrs	r3, r3, #4
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	490a      	ldr	r1, [pc, #40]	@ (8004048 <HAL_RCC_ClockConfig+0x1c8>)
 8004020:	5ccb      	ldrb	r3, [r1, r3]
 8004022:	fa22 f303 	lsr.w	r3, r2, r3
 8004026:	4a09      	ldr	r2, [pc, #36]	@ (800404c <HAL_RCC_ClockConfig+0x1cc>)
 8004028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800402a:	4b09      	ldr	r3, [pc, #36]	@ (8004050 <HAL_RCC_ClockConfig+0x1d0>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7fe fa72 	bl	8002518 <HAL_InitTick>

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	40022000 	.word	0x40022000
 8004044:	40021000 	.word	0x40021000
 8004048:	0800cd1c 	.word	0x0800cd1c
 800404c:	20000000 	.word	0x20000000
 8004050:	20000004 	.word	0x20000004

08004054 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	2300      	movs	r3, #0
 8004060:	60bb      	str	r3, [r7, #8]
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
 8004066:	2300      	movs	r3, #0
 8004068:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800406a:	2300      	movs	r3, #0
 800406c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800406e:	4b1e      	ldr	r3, [pc, #120]	@ (80040e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004070:	685b      	ldr	r3, [r3, #4]
 8004072:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f003 030c 	and.w	r3, r3, #12
 800407a:	2b04      	cmp	r3, #4
 800407c:	d002      	beq.n	8004084 <HAL_RCC_GetSysClockFreq+0x30>
 800407e:	2b08      	cmp	r3, #8
 8004080:	d003      	beq.n	800408a <HAL_RCC_GetSysClockFreq+0x36>
 8004082:	e027      	b.n	80040d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004084:	4b19      	ldr	r3, [pc, #100]	@ (80040ec <HAL_RCC_GetSysClockFreq+0x98>)
 8004086:	613b      	str	r3, [r7, #16]
      break;
 8004088:	e027      	b.n	80040da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	0c9b      	lsrs	r3, r3, #18
 800408e:	f003 030f 	and.w	r3, r3, #15
 8004092:	4a17      	ldr	r2, [pc, #92]	@ (80040f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004094:	5cd3      	ldrb	r3, [r2, r3]
 8004096:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d010      	beq.n	80040c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040a2:	4b11      	ldr	r3, [pc, #68]	@ (80040e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	0c5b      	lsrs	r3, r3, #17
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	4a11      	ldr	r2, [pc, #68]	@ (80040f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80040ae:	5cd3      	ldrb	r3, [r2, r3]
 80040b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a0d      	ldr	r2, [pc, #52]	@ (80040ec <HAL_RCC_GetSysClockFreq+0x98>)
 80040b6:	fb03 f202 	mul.w	r2, r3, r2
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c0:	617b      	str	r3, [r7, #20]
 80040c2:	e004      	b.n	80040ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a0c      	ldr	r2, [pc, #48]	@ (80040f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040c8:	fb02 f303 	mul.w	r3, r2, r3
 80040cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	613b      	str	r3, [r7, #16]
      break;
 80040d2:	e002      	b.n	80040da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040d4:	4b05      	ldr	r3, [pc, #20]	@ (80040ec <HAL_RCC_GetSysClockFreq+0x98>)
 80040d6:	613b      	str	r3, [r7, #16]
      break;
 80040d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040da:	693b      	ldr	r3, [r7, #16]
}
 80040dc:	4618      	mov	r0, r3
 80040de:	371c      	adds	r7, #28
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bc80      	pop	{r7}
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	40021000 	.word	0x40021000
 80040ec:	007a1200 	.word	0x007a1200
 80040f0:	0800cd34 	.word	0x0800cd34
 80040f4:	0800cd44 	.word	0x0800cd44
 80040f8:	003d0900 	.word	0x003d0900

080040fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004100:	4b02      	ldr	r3, [pc, #8]	@ (800410c <HAL_RCC_GetHCLKFreq+0x10>)
 8004102:	681b      	ldr	r3, [r3, #0]
}
 8004104:	4618      	mov	r0, r3
 8004106:	46bd      	mov	sp, r7
 8004108:	bc80      	pop	{r7}
 800410a:	4770      	bx	lr
 800410c:	20000000 	.word	0x20000000

08004110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004114:	f7ff fff2 	bl	80040fc <HAL_RCC_GetHCLKFreq>
 8004118:	4602      	mov	r2, r0
 800411a:	4b05      	ldr	r3, [pc, #20]	@ (8004130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	0a1b      	lsrs	r3, r3, #8
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	4903      	ldr	r1, [pc, #12]	@ (8004134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004126:	5ccb      	ldrb	r3, [r1, r3]
 8004128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800412c:	4618      	mov	r0, r3
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40021000 	.word	0x40021000
 8004134:	0800cd2c 	.word	0x0800cd2c

08004138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800413c:	f7ff ffde 	bl	80040fc <HAL_RCC_GetHCLKFreq>
 8004140:	4602      	mov	r2, r0
 8004142:	4b05      	ldr	r3, [pc, #20]	@ (8004158 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	0adb      	lsrs	r3, r3, #11
 8004148:	f003 0307 	and.w	r3, r3, #7
 800414c:	4903      	ldr	r1, [pc, #12]	@ (800415c <HAL_RCC_GetPCLK2Freq+0x24>)
 800414e:	5ccb      	ldrb	r3, [r1, r3]
 8004150:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004154:	4618      	mov	r0, r3
 8004156:	bd80      	pop	{r7, pc}
 8004158:	40021000 	.word	0x40021000
 800415c:	0800cd2c 	.word	0x0800cd2c

08004160 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	220f      	movs	r2, #15
 800416e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004170:	4b11      	ldr	r3, [pc, #68]	@ (80041b8 <HAL_RCC_GetClockConfig+0x58>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 0203 	and.w	r2, r3, #3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800417c:	4b0e      	ldr	r3, [pc, #56]	@ (80041b8 <HAL_RCC_GetClockConfig+0x58>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004188:	4b0b      	ldr	r3, [pc, #44]	@ (80041b8 <HAL_RCC_GetClockConfig+0x58>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004194:	4b08      	ldr	r3, [pc, #32]	@ (80041b8 <HAL_RCC_GetClockConfig+0x58>)
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	08db      	lsrs	r3, r3, #3
 800419a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80041a2:	4b06      	ldr	r3, [pc, #24]	@ (80041bc <HAL_RCC_GetClockConfig+0x5c>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0207 	and.w	r2, r3, #7
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80041ae:	bf00      	nop
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bc80      	pop	{r7}
 80041b6:	4770      	bx	lr
 80041b8:	40021000 	.word	0x40021000
 80041bc:	40022000 	.word	0x40022000

080041c0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041c0:	b480      	push	{r7}
 80041c2:	b085      	sub	sp, #20
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041c8:	4b0a      	ldr	r3, [pc, #40]	@ (80041f4 <RCC_Delay+0x34>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a0a      	ldr	r2, [pc, #40]	@ (80041f8 <RCC_Delay+0x38>)
 80041ce:	fba2 2303 	umull	r2, r3, r2, r3
 80041d2:	0a5b      	lsrs	r3, r3, #9
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	fb02 f303 	mul.w	r3, r2, r3
 80041da:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80041dc:	bf00      	nop
  }
  while (Delay --);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	1e5a      	subs	r2, r3, #1
 80041e2:	60fa      	str	r2, [r7, #12]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1f9      	bne.n	80041dc <RCC_Delay+0x1c>
}
 80041e8:	bf00      	nop
 80041ea:	bf00      	nop
 80041ec:	3714      	adds	r7, #20
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bc80      	pop	{r7}
 80041f2:	4770      	bx	lr
 80041f4:	20000000 	.word	0x20000000
 80041f8:	10624dd3 	.word	0x10624dd3

080041fc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004204:	2300      	movs	r3, #0
 8004206:	613b      	str	r3, [r7, #16]
 8004208:	2300      	movs	r3, #0
 800420a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b00      	cmp	r3, #0
 8004216:	d07d      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004218:	2300      	movs	r3, #0
 800421a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800421c:	4b4f      	ldr	r3, [pc, #316]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800421e:	69db      	ldr	r3, [r3, #28]
 8004220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10d      	bne.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004228:	4b4c      	ldr	r3, [pc, #304]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422a:	69db      	ldr	r3, [r3, #28]
 800422c:	4a4b      	ldr	r2, [pc, #300]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800422e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004232:	61d3      	str	r3, [r2, #28]
 8004234:	4b49      	ldr	r3, [pc, #292]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004236:	69db      	ldr	r3, [r3, #28]
 8004238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004240:	2301      	movs	r3, #1
 8004242:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004244:	4b46      	ldr	r3, [pc, #280]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800424c:	2b00      	cmp	r3, #0
 800424e:	d118      	bne.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004250:	4b43      	ldr	r3, [pc, #268]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a42      	ldr	r2, [pc, #264]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004256:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800425a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800425c:	f7fe fcd0 	bl	8002c00 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004262:	e008      	b.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004264:	f7fe fccc 	bl	8002c00 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b64      	cmp	r3, #100	@ 0x64
 8004270:	d901      	bls.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e06d      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004276:	4b3a      	ldr	r3, [pc, #232]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427e:	2b00      	cmp	r3, #0
 8004280:	d0f0      	beq.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004282:	4b36      	ldr	r3, [pc, #216]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800428a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d02e      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	429a      	cmp	r2, r3
 800429e:	d027      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042a0:	4b2e      	ldr	r3, [pc, #184]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a2:	6a1b      	ldr	r3, [r3, #32]
 80042a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042aa:	4b2e      	ldr	r3, [pc, #184]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042ac:	2201      	movs	r2, #1
 80042ae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042b0:	4b2c      	ldr	r3, [pc, #176]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042b6:	4a29      	ldr	r2, [pc, #164]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d014      	beq.n	80042f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c6:	f7fe fc9b 	bl	8002c00 <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042cc:	e00a      	b.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042ce:	f7fe fc97 	bl	8002c00 <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042dc:	4293      	cmp	r3, r2
 80042de:	d901      	bls.n	80042e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80042e0:	2303      	movs	r3, #3
 80042e2:	e036      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042e4:	4b1d      	ldr	r3, [pc, #116]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042e6:	6a1b      	ldr	r3, [r3, #32]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d0ee      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042f0:	4b1a      	ldr	r3, [pc, #104]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042f2:	6a1b      	ldr	r3, [r3, #32]
 80042f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	4917      	ldr	r1, [pc, #92]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004302:	7dfb      	ldrb	r3, [r7, #23]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d105      	bne.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004308:	4b14      	ldr	r3, [pc, #80]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800430a:	69db      	ldr	r3, [r3, #28]
 800430c:	4a13      	ldr	r2, [pc, #76]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800430e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004312:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f003 0302 	and.w	r3, r3, #2
 800431c:	2b00      	cmp	r3, #0
 800431e:	d008      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004320:	4b0e      	ldr	r3, [pc, #56]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	490b      	ldr	r1, [pc, #44]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800432e:	4313      	orrs	r3, r2
 8004330:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0310 	and.w	r3, r3, #16
 800433a:	2b00      	cmp	r3, #0
 800433c:	d008      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800433e:	4b07      	ldr	r3, [pc, #28]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	4904      	ldr	r1, [pc, #16]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800434c:	4313      	orrs	r3, r2
 800434e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	40021000 	.word	0x40021000
 8004360:	40007000 	.word	0x40007000
 8004364:	42420440 	.word	0x42420440

08004368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e041      	b.n	80043fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d106      	bne.n	8004394 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7fd ffcc 	bl	800232c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	3304      	adds	r3, #4
 80043a4:	4619      	mov	r1, r3
 80043a6:	4610      	mov	r0, r2
 80043a8:	f000 fa5c 	bl	8004864 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
	...

08004408 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004416:	b2db      	uxtb	r3, r3
 8004418:	2b01      	cmp	r3, #1
 800441a:	d001      	beq.n	8004420 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e03a      	b.n	8004496 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f042 0201 	orr.w	r2, r2, #1
 8004436:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a18      	ldr	r2, [pc, #96]	@ (80044a0 <HAL_TIM_Base_Start_IT+0x98>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d00e      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x58>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800444a:	d009      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x58>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a14      	ldr	r2, [pc, #80]	@ (80044a4 <HAL_TIM_Base_Start_IT+0x9c>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d004      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x58>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a13      	ldr	r2, [pc, #76]	@ (80044a8 <HAL_TIM_Base_Start_IT+0xa0>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d111      	bne.n	8004484 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2b06      	cmp	r3, #6
 8004470:	d010      	beq.n	8004494 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f042 0201 	orr.w	r2, r2, #1
 8004480:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004482:	e007      	b.n	8004494 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f042 0201 	orr.w	r2, r2, #1
 8004492:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3714      	adds	r7, #20
 800449a:	46bd      	mov	sp, r7
 800449c:	bc80      	pop	{r7}
 800449e:	4770      	bx	lr
 80044a0:	40012c00 	.word	0x40012c00
 80044a4:	40000400 	.word	0x40000400
 80044a8:	40000800 	.word	0x40000800

080044ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d020      	beq.n	8004510 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d01b      	beq.n	8004510 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0202 	mvn.w	r2, #2
 80044e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2201      	movs	r2, #1
 80044e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	f003 0303 	and.w	r3, r3, #3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d003      	beq.n	80044fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f000 f998 	bl	800482c <HAL_TIM_IC_CaptureCallback>
 80044fc:	e005      	b.n	800450a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f000 f98b 	bl	800481a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f99a 	bl	800483e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f003 0304 	and.w	r3, r3, #4
 8004516:	2b00      	cmp	r3, #0
 8004518:	d020      	beq.n	800455c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	f003 0304 	and.w	r3, r3, #4
 8004520:	2b00      	cmp	r3, #0
 8004522:	d01b      	beq.n	800455c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f06f 0204 	mvn.w	r2, #4
 800452c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2202      	movs	r2, #2
 8004532:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800453e:	2b00      	cmp	r3, #0
 8004540:	d003      	beq.n	800454a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004542:	6878      	ldr	r0, [r7, #4]
 8004544:	f000 f972 	bl	800482c <HAL_TIM_IC_CaptureCallback>
 8004548:	e005      	b.n	8004556 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 f965 	bl	800481a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 f974 	bl	800483e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f003 0308 	and.w	r3, r3, #8
 8004562:	2b00      	cmp	r3, #0
 8004564:	d020      	beq.n	80045a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f003 0308 	and.w	r3, r3, #8
 800456c:	2b00      	cmp	r3, #0
 800456e:	d01b      	beq.n	80045a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0208 	mvn.w	r2, #8
 8004578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2204      	movs	r2, #4
 800457e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	69db      	ldr	r3, [r3, #28]
 8004586:	f003 0303 	and.w	r3, r3, #3
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f94c 	bl	800482c <HAL_TIM_IC_CaptureCallback>
 8004594:	e005      	b.n	80045a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f93f 	bl	800481a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f94e 	bl	800483e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 0310 	and.w	r3, r3, #16
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d020      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f003 0310 	and.w	r3, r3, #16
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d01b      	beq.n	80045f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f06f 0210 	mvn.w	r2, #16
 80045c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2208      	movs	r2, #8
 80045ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	69db      	ldr	r3, [r3, #28]
 80045d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d003      	beq.n	80045e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f000 f926 	bl	800482c <HAL_TIM_IC_CaptureCallback>
 80045e0:	e005      	b.n	80045ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f000 f919 	bl	800481a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f928 	bl	800483e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	f003 0301 	and.w	r3, r3, #1
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00c      	beq.n	8004618 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f003 0301 	and.w	r3, r3, #1
 8004604:	2b00      	cmp	r3, #0
 8004606:	d007      	beq.n	8004618 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f06f 0201 	mvn.w	r2, #1
 8004610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f7fd fdac 	bl	8002170 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00c      	beq.n	800463c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004628:	2b00      	cmp	r3, #0
 800462a:	d007      	beq.n	800463c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 fa7f 	bl	8004b3a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004642:	2b00      	cmp	r3, #0
 8004644:	d00c      	beq.n	8004660 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800464c:	2b00      	cmp	r3, #0
 800464e:	d007      	beq.n	8004660 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004658:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f8f8 	bl	8004850 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	f003 0320 	and.w	r3, r3, #32
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00c      	beq.n	8004684 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f003 0320 	and.w	r3, r3, #32
 8004670:	2b00      	cmp	r3, #0
 8004672:	d007      	beq.n	8004684 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f06f 0220 	mvn.w	r2, #32
 800467c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fa52 	bl	8004b28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004684:	bf00      	nop
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_TIM_ConfigClockSource+0x1c>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e0b4      	b.n	8004812 <HAL_TIM_ConfigClockSource+0x186>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2202      	movs	r2, #2
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80046c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80046ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046e0:	d03e      	beq.n	8004760 <HAL_TIM_ConfigClockSource+0xd4>
 80046e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046e6:	f200 8087 	bhi.w	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
 80046ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046ee:	f000 8086 	beq.w	80047fe <HAL_TIM_ConfigClockSource+0x172>
 80046f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046f6:	d87f      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
 80046f8:	2b70      	cmp	r3, #112	@ 0x70
 80046fa:	d01a      	beq.n	8004732 <HAL_TIM_ConfigClockSource+0xa6>
 80046fc:	2b70      	cmp	r3, #112	@ 0x70
 80046fe:	d87b      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004700:	2b60      	cmp	r3, #96	@ 0x60
 8004702:	d050      	beq.n	80047a6 <HAL_TIM_ConfigClockSource+0x11a>
 8004704:	2b60      	cmp	r3, #96	@ 0x60
 8004706:	d877      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004708:	2b50      	cmp	r3, #80	@ 0x50
 800470a:	d03c      	beq.n	8004786 <HAL_TIM_ConfigClockSource+0xfa>
 800470c:	2b50      	cmp	r3, #80	@ 0x50
 800470e:	d873      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004710:	2b40      	cmp	r3, #64	@ 0x40
 8004712:	d058      	beq.n	80047c6 <HAL_TIM_ConfigClockSource+0x13a>
 8004714:	2b40      	cmp	r3, #64	@ 0x40
 8004716:	d86f      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004718:	2b30      	cmp	r3, #48	@ 0x30
 800471a:	d064      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x15a>
 800471c:	2b30      	cmp	r3, #48	@ 0x30
 800471e:	d86b      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004720:	2b20      	cmp	r3, #32
 8004722:	d060      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004724:	2b20      	cmp	r3, #32
 8004726:	d867      	bhi.n	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
 8004728:	2b00      	cmp	r3, #0
 800472a:	d05c      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x15a>
 800472c:	2b10      	cmp	r3, #16
 800472e:	d05a      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0x15a>
 8004730:	e062      	b.n	80047f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004742:	f000 f974 	bl	8004a2e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	689b      	ldr	r3, [r3, #8]
 800474c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004754:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	609a      	str	r2, [r3, #8]
      break;
 800475e:	e04f      	b.n	8004800 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004770:	f000 f95d 	bl	8004a2e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689a      	ldr	r2, [r3, #8]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004782:	609a      	str	r2, [r3, #8]
      break;
 8004784:	e03c      	b.n	8004800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004792:	461a      	mov	r2, r3
 8004794:	f000 f8d4 	bl	8004940 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2150      	movs	r1, #80	@ 0x50
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 f92b 	bl	80049fa <TIM_ITRx_SetConfig>
      break;
 80047a4:	e02c      	b.n	8004800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80047b2:	461a      	mov	r2, r3
 80047b4:	f000 f8f2 	bl	800499c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2160      	movs	r1, #96	@ 0x60
 80047be:	4618      	mov	r0, r3
 80047c0:	f000 f91b 	bl	80049fa <TIM_ITRx_SetConfig>
      break;
 80047c4:	e01c      	b.n	8004800 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80047d2:	461a      	mov	r2, r3
 80047d4:	f000 f8b4 	bl	8004940 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2140      	movs	r1, #64	@ 0x40
 80047de:	4618      	mov	r0, r3
 80047e0:	f000 f90b 	bl	80049fa <TIM_ITRx_SetConfig>
      break;
 80047e4:	e00c      	b.n	8004800 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4619      	mov	r1, r3
 80047f0:	4610      	mov	r0, r2
 80047f2:	f000 f902 	bl	80049fa <TIM_ITRx_SetConfig>
      break;
 80047f6:	e003      	b.n	8004800 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	73fb      	strb	r3, [r7, #15]
      break;
 80047fc:	e000      	b.n	8004800 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80047fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2200      	movs	r2, #0
 800480c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004810:	7bfb      	ldrb	r3, [r7, #15]
}
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800481a:	b480      	push	{r7}
 800481c:	b083      	sub	sp, #12
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004822:	bf00      	nop
 8004824:	370c      	adds	r7, #12
 8004826:	46bd      	mov	sp, r7
 8004828:	bc80      	pop	{r7}
 800482a:	4770      	bx	lr

0800482c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr

0800483e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800483e:	b480      	push	{r7}
 8004840:	b083      	sub	sp, #12
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	bc80      	pop	{r7}
 800484e:	4770      	bx	lr

08004850 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	bc80      	pop	{r7}
 8004860:	4770      	bx	lr
	...

08004864 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a2f      	ldr	r2, [pc, #188]	@ (8004934 <TIM_Base_SetConfig+0xd0>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d00b      	beq.n	8004894 <TIM_Base_SetConfig+0x30>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004882:	d007      	beq.n	8004894 <TIM_Base_SetConfig+0x30>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	4a2c      	ldr	r2, [pc, #176]	@ (8004938 <TIM_Base_SetConfig+0xd4>)
 8004888:	4293      	cmp	r3, r2
 800488a:	d003      	beq.n	8004894 <TIM_Base_SetConfig+0x30>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a2b      	ldr	r2, [pc, #172]	@ (800493c <TIM_Base_SetConfig+0xd8>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d108      	bne.n	80048a6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800489a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	68fa      	ldr	r2, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a22      	ldr	r2, [pc, #136]	@ (8004934 <TIM_Base_SetConfig+0xd0>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d00b      	beq.n	80048c6 <TIM_Base_SetConfig+0x62>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048b4:	d007      	beq.n	80048c6 <TIM_Base_SetConfig+0x62>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a1f      	ldr	r2, [pc, #124]	@ (8004938 <TIM_Base_SetConfig+0xd4>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d003      	beq.n	80048c6 <TIM_Base_SetConfig+0x62>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	4a1e      	ldr	r2, [pc, #120]	@ (800493c <TIM_Base_SetConfig+0xd8>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d108      	bne.n	80048d8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a0d      	ldr	r2, [pc, #52]	@ (8004934 <TIM_Base_SetConfig+0xd0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d103      	bne.n	800490c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	691a      	ldr	r2, [r3, #16]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2201      	movs	r2, #1
 8004910:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b00      	cmp	r3, #0
 800491c:	d005      	beq.n	800492a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	691b      	ldr	r3, [r3, #16]
 8004922:	f023 0201 	bic.w	r2, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	611a      	str	r2, [r3, #16]
  }
}
 800492a:	bf00      	nop
 800492c:	3714      	adds	r7, #20
 800492e:	46bd      	mov	sp, r7
 8004930:	bc80      	pop	{r7}
 8004932:	4770      	bx	lr
 8004934:	40012c00 	.word	0x40012c00
 8004938:	40000400 	.word	0x40000400
 800493c:	40000800 	.word	0x40000800

08004940 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004940:	b480      	push	{r7}
 8004942:	b087      	sub	sp, #28
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6a1b      	ldr	r3, [r3, #32]
 8004950:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6a1b      	ldr	r3, [r3, #32]
 8004956:	f023 0201 	bic.w	r2, r3, #1
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800496a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	011b      	lsls	r3, r3, #4
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	4313      	orrs	r3, r2
 8004974:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	f023 030a 	bic.w	r3, r3, #10
 800497c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	4313      	orrs	r3, r2
 8004984:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	621a      	str	r2, [r3, #32]
}
 8004992:	bf00      	nop
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	bc80      	pop	{r7}
 800499a:	4770      	bx	lr

0800499c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800499c:	b480      	push	{r7}
 800499e:	b087      	sub	sp, #28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6a1b      	ldr	r3, [r3, #32]
 80049ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	f023 0210 	bic.w	r2, r3, #16
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	699b      	ldr	r3, [r3, #24]
 80049be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80049c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	031b      	lsls	r3, r3, #12
 80049cc:	693a      	ldr	r2, [r7, #16]
 80049ce:	4313      	orrs	r3, r2
 80049d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049d2:	697b      	ldr	r3, [r7, #20]
 80049d4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80049d8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	011b      	lsls	r3, r3, #4
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	693a      	ldr	r2, [r7, #16]
 80049e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	621a      	str	r2, [r3, #32]
}
 80049f0:	bf00      	nop
 80049f2:	371c      	adds	r7, #28
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bc80      	pop	{r7}
 80049f8:	4770      	bx	lr

080049fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049fa:	b480      	push	{r7}
 80049fc:	b085      	sub	sp, #20
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
 8004a02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a12:	683a      	ldr	r2, [r7, #0]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	f043 0307 	orr.w	r3, r3, #7
 8004a1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	609a      	str	r2, [r3, #8]
}
 8004a24:	bf00      	nop
 8004a26:	3714      	adds	r7, #20
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bc80      	pop	{r7}
 8004a2c:	4770      	bx	lr

08004a2e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a2e:	b480      	push	{r7}
 8004a30:	b087      	sub	sp, #28
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	60f8      	str	r0, [r7, #12]
 8004a36:	60b9      	str	r1, [r7, #8]
 8004a38:	607a      	str	r2, [r7, #4]
 8004a3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a48:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	021a      	lsls	r2, r3, #8
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	431a      	orrs	r2, r3
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	697a      	ldr	r2, [r7, #20]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	609a      	str	r2, [r3, #8]
}
 8004a62:	bf00      	nop
 8004a64:	371c      	adds	r7, #28
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr

08004a6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d101      	bne.n	8004a84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e046      	b.n	8004b12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2202      	movs	r2, #2
 8004a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a16      	ldr	r2, [pc, #88]	@ (8004b1c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d00e      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ad0:	d009      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a12      	ldr	r2, [pc, #72]	@ (8004b20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d004      	beq.n	8004ae6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a10      	ldr	r2, [pc, #64]	@ (8004b24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d10c      	bne.n	8004b00 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004aec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b10:	2300      	movs	r3, #0
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bc80      	pop	{r7}
 8004b1a:	4770      	bx	lr
 8004b1c:	40012c00 	.word	0x40012c00
 8004b20:	40000400 	.word	0x40000400
 8004b24:	40000800 	.word	0x40000800

08004b28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b30:	bf00      	nop
 8004b32:	370c      	adds	r7, #12
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bc80      	pop	{r7}
 8004b38:	4770      	bx	lr

08004b3a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b083      	sub	sp, #12
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bc80      	pop	{r7}
 8004b4a:	4770      	bx	lr

08004b4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e042      	b.n	8004be4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d106      	bne.n	8004b78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7fd fbf8 	bl	8002368 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2224      	movs	r2, #36	@ 0x24
 8004b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	68da      	ldr	r2, [r3, #12]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 fdb7 	bl	8005704 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	691a      	ldr	r2, [r3, #16]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ba4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	695a      	ldr	r2, [r3, #20]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004bb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2220      	movs	r2, #32
 8004bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3708      	adds	r7, #8
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b08a      	sub	sp, #40	@ 0x28
 8004bf0:	af02      	add	r7, sp, #8
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	603b      	str	r3, [r7, #0]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	2b20      	cmp	r3, #32
 8004c0a:	d175      	bne.n	8004cf8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d002      	beq.n	8004c18 <HAL_UART_Transmit+0x2c>
 8004c12:	88fb      	ldrh	r3, [r7, #6]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e06e      	b.n	8004cfa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2221      	movs	r2, #33	@ 0x21
 8004c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c2a:	f7fd ffe9 	bl	8002c00 <HAL_GetTick>
 8004c2e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	88fa      	ldrh	r2, [r7, #6]
 8004c34:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	88fa      	ldrh	r2, [r7, #6]
 8004c3a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	689b      	ldr	r3, [r3, #8]
 8004c40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c44:	d108      	bne.n	8004c58 <HAL_UART_Transmit+0x6c>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d104      	bne.n	8004c58 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	61bb      	str	r3, [r7, #24]
 8004c56:	e003      	b.n	8004c60 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004c60:	e02e      	b.n	8004cc0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	2180      	movs	r1, #128	@ 0x80
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f000 fb1c 	bl	80052aa <UART_WaitOnFlagUntilTimeout>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d005      	beq.n	8004c84 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004c80:	2303      	movs	r3, #3
 8004c82:	e03a      	b.n	8004cfa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d10b      	bne.n	8004ca2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	881b      	ldrh	r3, [r3, #0]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c98:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	3302      	adds	r3, #2
 8004c9e:	61bb      	str	r3, [r7, #24]
 8004ca0:	e007      	b.n	8004cb2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ca2:	69fb      	ldr	r3, [r7, #28]
 8004ca4:	781a      	ldrb	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	3301      	adds	r3, #1
 8004cb0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	b29a      	uxth	r2, r3
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1cb      	bne.n	8004c62 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	9300      	str	r3, [sp, #0]
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	2140      	movs	r1, #64	@ 0x40
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f000 fae8 	bl	80052aa <UART_WaitOnFlagUntilTimeout>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d005      	beq.n	8004cec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2220      	movs	r2, #32
 8004ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e006      	b.n	8004cfa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2220      	movs	r2, #32
 8004cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	e000      	b.n	8004cfa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004cf8:	2302      	movs	r3, #2
  }
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3720      	adds	r7, #32
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004d02:	b580      	push	{r7, lr}
 8004d04:	b084      	sub	sp, #16
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	60f8      	str	r0, [r7, #12]
 8004d0a:	60b9      	str	r1, [r7, #8]
 8004d0c:	4613      	mov	r3, r2
 8004d0e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	d112      	bne.n	8004d42 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_UART_Receive_IT+0x26>
 8004d22:	88fb      	ldrh	r3, [r7, #6]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e00b      	b.n	8004d44 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004d32:	88fb      	ldrh	r3, [r7, #6]
 8004d34:	461a      	mov	r2, r3
 8004d36:	68b9      	ldr	r1, [r7, #8]
 8004d38:	68f8      	ldr	r0, [r7, #12]
 8004d3a:	f000 fb0f 	bl	800535c <UART_Start_Receive_IT>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	e000      	b.n	8004d44 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004d42:	2302      	movs	r3, #2
  }
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3710      	adds	r7, #16
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b0ba      	sub	sp, #232	@ 0xe8
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004d72:	2300      	movs	r3, #0
 8004d74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004d7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d82:	f003 030f 	and.w	r3, r3, #15
 8004d86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004d8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10f      	bne.n	8004db2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d96:	f003 0320 	and.w	r3, r3, #32
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d009      	beq.n	8004db2 <HAL_UART_IRQHandler+0x66>
 8004d9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004da2:	f003 0320 	and.w	r3, r3, #32
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d003      	beq.n	8004db2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 fbec 	bl	8005588 <UART_Receive_IT>
      return;
 8004db0:	e25b      	b.n	800526a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004db2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f000 80de 	beq.w	8004f78 <HAL_UART_IRQHandler+0x22c>
 8004dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d106      	bne.n	8004dd6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004dc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dcc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 80d1 	beq.w	8004f78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00b      	beq.n	8004dfa <HAL_UART_IRQHandler+0xae>
 8004de2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d005      	beq.n	8004dfa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004df2:	f043 0201 	orr.w	r2, r3, #1
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dfe:	f003 0304 	and.w	r3, r3, #4
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00b      	beq.n	8004e1e <HAL_UART_IRQHandler+0xd2>
 8004e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d005      	beq.n	8004e1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e16:	f043 0202 	orr.w	r2, r3, #2
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e22:	f003 0302 	and.w	r3, r3, #2
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00b      	beq.n	8004e42 <HAL_UART_IRQHandler+0xf6>
 8004e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e2e:	f003 0301 	and.w	r3, r3, #1
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d005      	beq.n	8004e42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e3a:	f043 0204 	orr.w	r2, r3, #4
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004e42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e46:	f003 0308 	and.w	r3, r3, #8
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d011      	beq.n	8004e72 <HAL_UART_IRQHandler+0x126>
 8004e4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e52:	f003 0320 	and.w	r3, r3, #32
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d105      	bne.n	8004e66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004e5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004e5e:	f003 0301 	and.w	r3, r3, #1
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d005      	beq.n	8004e72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e6a:	f043 0208 	orr.w	r2, r3, #8
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f000 81f2 	beq.w	8005260 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004e7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e80:	f003 0320 	and.w	r3, r3, #32
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d008      	beq.n	8004e9a <HAL_UART_IRQHandler+0x14e>
 8004e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e8c:	f003 0320 	and.w	r3, r3, #32
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 fb77 	bl	8005588 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	695b      	ldr	r3, [r3, #20]
 8004ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	bf14      	ite	ne
 8004ea8:	2301      	movne	r3, #1
 8004eaa:	2300      	moveq	r3, #0
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eb6:	f003 0308 	and.w	r3, r3, #8
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d103      	bne.n	8004ec6 <HAL_UART_IRQHandler+0x17a>
 8004ebe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d04f      	beq.n	8004f66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 fa81 	bl	80053ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	695b      	ldr	r3, [r3, #20]
 8004ed2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d041      	beq.n	8004f5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3314      	adds	r3, #20
 8004ee0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004ee8:	e853 3f00 	ldrex	r3, [r3]
 8004eec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004ef0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004ef4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ef8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3314      	adds	r3, #20
 8004f02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004f06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004f0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004f12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004f16:	e841 2300 	strex	r3, r2, [r1]
 8004f1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004f1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1d9      	bne.n	8004eda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d013      	beq.n	8004f56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f32:	4a7e      	ldr	r2, [pc, #504]	@ (800512c <HAL_UART_IRQHandler+0x3e0>)
 8004f34:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f7fe f996 	bl	800326c <HAL_DMA_Abort_IT>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d016      	beq.n	8004f74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004f50:	4610      	mov	r0, r2
 8004f52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f54:	e00e      	b.n	8004f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f993 	bl	8005282 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f5c:	e00a      	b.n	8004f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 f98f 	bl	8005282 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f64:	e006      	b.n	8004f74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f000 f98b 	bl	8005282 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004f72:	e175      	b.n	8005260 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f74:	bf00      	nop
    return;
 8004f76:	e173      	b.n	8005260 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	f040 814f 	bne.w	8005220 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004f82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f86:	f003 0310 	and.w	r3, r3, #16
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f000 8148 	beq.w	8005220 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f94:	f003 0310 	and.w	r3, r3, #16
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 8141 	beq.w	8005220 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	60bb      	str	r3, [r7, #8]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	60bb      	str	r3, [r7, #8]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	60bb      	str	r3, [r7, #8]
 8004fb2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f000 80b6 	beq.w	8005130 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004fd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f000 8145 	beq.w	8005264 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	f080 813e 	bcs.w	8005264 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004fee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff4:	699b      	ldr	r3, [r3, #24]
 8004ff6:	2b20      	cmp	r3, #32
 8004ff8:	f000 8088 	beq.w	800510c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	330c      	adds	r3, #12
 8005002:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005006:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800500a:	e853 3f00 	ldrex	r3, [r3]
 800500e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005012:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005016:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800501a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	330c      	adds	r3, #12
 8005024:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005028:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800502c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005030:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005034:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005038:	e841 2300 	strex	r3, r2, [r1]
 800503c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005040:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005044:	2b00      	cmp	r3, #0
 8005046:	d1d9      	bne.n	8004ffc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	3314      	adds	r3, #20
 800504e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005050:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005052:	e853 3f00 	ldrex	r3, [r3]
 8005056:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005058:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800505a:	f023 0301 	bic.w	r3, r3, #1
 800505e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	3314      	adds	r3, #20
 8005068:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800506c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005070:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005072:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005074:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800507e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e1      	bne.n	8005048 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3314      	adds	r3, #20
 800508a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800508e:	e853 3f00 	ldrex	r3, [r3]
 8005092:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005094:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005096:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800509a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3314      	adds	r3, #20
 80050a4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80050a8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80050aa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ac:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80050ae:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80050b0:	e841 2300 	strex	r3, r2, [r1]
 80050b4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80050b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1e3      	bne.n	8005084 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2220      	movs	r2, #32
 80050c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	330c      	adds	r3, #12
 80050d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050d4:	e853 3f00 	ldrex	r3, [r3]
 80050d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80050da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050dc:	f023 0310 	bic.w	r3, r3, #16
 80050e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	330c      	adds	r3, #12
 80050ea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80050ee:	65ba      	str	r2, [r7, #88]	@ 0x58
 80050f0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80050f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80050f6:	e841 2300 	strex	r3, r2, [r1]
 80050fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80050fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1e3      	bne.n	80050ca <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005106:	4618      	mov	r0, r3
 8005108:	f7fe f875 	bl	80031f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2202      	movs	r2, #2
 8005110:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800511a:	b29b      	uxth	r3, r3
 800511c:	1ad3      	subs	r3, r2, r3
 800511e:	b29b      	uxth	r3, r3
 8005120:	4619      	mov	r1, r3
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f8b6 	bl	8005294 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005128:	e09c      	b.n	8005264 <HAL_UART_IRQHandler+0x518>
 800512a:	bf00      	nop
 800512c:	08005493 	.word	0x08005493
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005138:	b29b      	uxth	r3, r3
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005144:	b29b      	uxth	r3, r3
 8005146:	2b00      	cmp	r3, #0
 8005148:	f000 808e 	beq.w	8005268 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800514c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 8089 	beq.w	8005268 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	330c      	adds	r3, #12
 800515c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005160:	e853 3f00 	ldrex	r3, [r3]
 8005164:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005168:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800516c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	330c      	adds	r3, #12
 8005176:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800517a:	647a      	str	r2, [r7, #68]	@ 0x44
 800517c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800517e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005180:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005182:	e841 2300 	strex	r3, r2, [r1]
 8005186:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005188:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1e3      	bne.n	8005156 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	3314      	adds	r3, #20
 8005194:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005198:	e853 3f00 	ldrex	r3, [r3]
 800519c:	623b      	str	r3, [r7, #32]
   return(result);
 800519e:	6a3b      	ldr	r3, [r7, #32]
 80051a0:	f023 0301 	bic.w	r3, r3, #1
 80051a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	3314      	adds	r3, #20
 80051ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80051b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80051b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051ba:	e841 2300 	strex	r3, r2, [r1]
 80051be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1e3      	bne.n	800518e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2220      	movs	r2, #32
 80051ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	330c      	adds	r3, #12
 80051da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	e853 3f00 	ldrex	r3, [r3]
 80051e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f023 0310 	bic.w	r3, r3, #16
 80051ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	330c      	adds	r3, #12
 80051f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80051f8:	61fa      	str	r2, [r7, #28]
 80051fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fc:	69b9      	ldr	r1, [r7, #24]
 80051fe:	69fa      	ldr	r2, [r7, #28]
 8005200:	e841 2300 	strex	r3, r2, [r1]
 8005204:	617b      	str	r3, [r7, #20]
   return(result);
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1e3      	bne.n	80051d4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2202      	movs	r2, #2
 8005210:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005212:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005216:	4619      	mov	r1, r3
 8005218:	6878      	ldr	r0, [r7, #4]
 800521a:	f000 f83b 	bl	8005294 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800521e:	e023      	b.n	8005268 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005224:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005228:	2b00      	cmp	r3, #0
 800522a:	d009      	beq.n	8005240 <HAL_UART_IRQHandler+0x4f4>
 800522c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005234:	2b00      	cmp	r3, #0
 8005236:	d003      	beq.n	8005240 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f93e 	bl	80054ba <UART_Transmit_IT>
    return;
 800523e:	e014      	b.n	800526a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00e      	beq.n	800526a <HAL_UART_IRQHandler+0x51e>
 800524c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005254:	2b00      	cmp	r3, #0
 8005256:	d008      	beq.n	800526a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005258:	6878      	ldr	r0, [r7, #4]
 800525a:	f000 f97d 	bl	8005558 <UART_EndTransmit_IT>
    return;
 800525e:	e004      	b.n	800526a <HAL_UART_IRQHandler+0x51e>
    return;
 8005260:	bf00      	nop
 8005262:	e002      	b.n	800526a <HAL_UART_IRQHandler+0x51e>
      return;
 8005264:	bf00      	nop
 8005266:	e000      	b.n	800526a <HAL_UART_IRQHandler+0x51e>
      return;
 8005268:	bf00      	nop
  }
}
 800526a:	37e8      	adds	r7, #232	@ 0xe8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005278:	bf00      	nop
 800527a:	370c      	adds	r7, #12
 800527c:	46bd      	mov	sp, r7
 800527e:	bc80      	pop	{r7}
 8005280:	4770      	bx	lr

08005282 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800528a:	bf00      	nop
 800528c:	370c      	adds	r7, #12
 800528e:	46bd      	mov	sp, r7
 8005290:	bc80      	pop	{r7}
 8005292:	4770      	bx	lr

08005294 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	460b      	mov	r3, r1
 800529e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052a0:	bf00      	nop
 80052a2:	370c      	adds	r7, #12
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bc80      	pop	{r7}
 80052a8:	4770      	bx	lr

080052aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b086      	sub	sp, #24
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	60f8      	str	r0, [r7, #12]
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	603b      	str	r3, [r7, #0]
 80052b6:	4613      	mov	r3, r2
 80052b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052ba:	e03b      	b.n	8005334 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052bc:	6a3b      	ldr	r3, [r7, #32]
 80052be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c2:	d037      	beq.n	8005334 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052c4:	f7fd fc9c 	bl	8002c00 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	6a3a      	ldr	r2, [r7, #32]
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d302      	bcc.n	80052da <UART_WaitOnFlagUntilTimeout+0x30>
 80052d4:	6a3b      	ldr	r3, [r7, #32]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e03a      	b.n	8005354 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d023      	beq.n	8005334 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	2b80      	cmp	r3, #128	@ 0x80
 80052f0:	d020      	beq.n	8005334 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2b40      	cmp	r3, #64	@ 0x40
 80052f6:	d01d      	beq.n	8005334 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0308 	and.w	r3, r3, #8
 8005302:	2b08      	cmp	r3, #8
 8005304:	d116      	bne.n	8005334 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005306:	2300      	movs	r3, #0
 8005308:	617b      	str	r3, [r7, #20]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	617b      	str	r3, [r7, #20]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	617b      	str	r3, [r7, #20]
 800531a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 f856 	bl	80053ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2208      	movs	r2, #8
 8005326:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005330:	2301      	movs	r3, #1
 8005332:	e00f      	b.n	8005354 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	4013      	ands	r3, r2
 800533e:	68ba      	ldr	r2, [r7, #8]
 8005340:	429a      	cmp	r2, r3
 8005342:	bf0c      	ite	eq
 8005344:	2301      	moveq	r3, #1
 8005346:	2300      	movne	r3, #0
 8005348:	b2db      	uxtb	r3, r3
 800534a:	461a      	mov	r2, r3
 800534c:	79fb      	ldrb	r3, [r7, #7]
 800534e:	429a      	cmp	r2, r3
 8005350:	d0b4      	beq.n	80052bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005352:	2300      	movs	r3, #0
}
 8005354:	4618      	mov	r0, r3
 8005356:	3718      	adds	r7, #24
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800535c:	b480      	push	{r7}
 800535e:	b085      	sub	sp, #20
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	4613      	mov	r3, r2
 8005368:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	68ba      	ldr	r2, [r7, #8]
 800536e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	88fa      	ldrh	r2, [r7, #6]
 8005374:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	88fa      	ldrh	r2, [r7, #6]
 800537a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	2222      	movs	r2, #34	@ 0x22
 8005386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d007      	beq.n	80053a2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68da      	ldr	r2, [r3, #12]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053a0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	695a      	ldr	r2, [r3, #20]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f042 0201 	orr.w	r2, r2, #1
 80053b0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68da      	ldr	r2, [r3, #12]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f042 0220 	orr.w	r2, r2, #32
 80053c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3714      	adds	r7, #20
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bc80      	pop	{r7}
 80053cc:	4770      	bx	lr

080053ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b095      	sub	sp, #84	@ 0x54
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	330c      	adds	r3, #12
 80053dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053e0:	e853 3f00 	ldrex	r3, [r3]
 80053e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	330c      	adds	r3, #12
 80053f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80053f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80053f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1e5      	bne.n	80053d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	3314      	adds	r3, #20
 8005410:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005412:	6a3b      	ldr	r3, [r7, #32]
 8005414:	e853 3f00 	ldrex	r3, [r3]
 8005418:	61fb      	str	r3, [r7, #28]
   return(result);
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	f023 0301 	bic.w	r3, r3, #1
 8005420:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	3314      	adds	r3, #20
 8005428:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800542a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800542c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005430:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005432:	e841 2300 	strex	r3, r2, [r1]
 8005436:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1e5      	bne.n	800540a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005442:	2b01      	cmp	r3, #1
 8005444:	d119      	bne.n	800547a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	330c      	adds	r3, #12
 800544c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	e853 3f00 	ldrex	r3, [r3]
 8005454:	60bb      	str	r3, [r7, #8]
   return(result);
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	f023 0310 	bic.w	r3, r3, #16
 800545c:	647b      	str	r3, [r7, #68]	@ 0x44
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	330c      	adds	r3, #12
 8005464:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005466:	61ba      	str	r2, [r7, #24]
 8005468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800546a:	6979      	ldr	r1, [r7, #20]
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	e841 2300 	strex	r3, r2, [r1]
 8005472:	613b      	str	r3, [r7, #16]
   return(result);
 8005474:	693b      	ldr	r3, [r7, #16]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1e5      	bne.n	8005446 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2220      	movs	r2, #32
 800547e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005488:	bf00      	nop
 800548a:	3754      	adds	r7, #84	@ 0x54
 800548c:	46bd      	mov	sp, r7
 800548e:	bc80      	pop	{r7}
 8005490:	4770      	bx	lr

08005492 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b084      	sub	sp, #16
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800549e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f7ff fee8 	bl	8005282 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80054b2:	bf00      	nop
 80054b4:	3710      	adds	r7, #16
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bd80      	pop	{r7, pc}

080054ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80054ba:	b480      	push	{r7}
 80054bc:	b085      	sub	sp, #20
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054c8:	b2db      	uxtb	r3, r3
 80054ca:	2b21      	cmp	r3, #33	@ 0x21
 80054cc:	d13e      	bne.n	800554c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054d6:	d114      	bne.n	8005502 <UART_Transmit_IT+0x48>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d110      	bne.n	8005502 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	881b      	ldrh	r3, [r3, #0]
 80054ea:	461a      	mov	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	1c9a      	adds	r2, r3, #2
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	621a      	str	r2, [r3, #32]
 8005500:	e008      	b.n	8005514 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	1c59      	adds	r1, r3, #1
 8005508:	687a      	ldr	r2, [r7, #4]
 800550a:	6211      	str	r1, [r2, #32]
 800550c:	781a      	ldrb	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29b      	uxth	r3, r3
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	4619      	mov	r1, r3
 8005522:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10f      	bne.n	8005548 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68da      	ldr	r2, [r3, #12]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005536:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68da      	ldr	r2, [r3, #12]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005546:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005548:	2300      	movs	r3, #0
 800554a:	e000      	b.n	800554e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800554c:	2302      	movs	r3, #2
  }
}
 800554e:	4618      	mov	r0, r3
 8005550:	3714      	adds	r7, #20
 8005552:	46bd      	mov	sp, r7
 8005554:	bc80      	pop	{r7}
 8005556:	4770      	bx	lr

08005558 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	68da      	ldr	r2, [r3, #12]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800556e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2220      	movs	r2, #32
 8005574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f7ff fe79 	bl	8005270 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3708      	adds	r7, #8
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b08c      	sub	sp, #48	@ 0x30
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005596:	b2db      	uxtb	r3, r3
 8005598:	2b22      	cmp	r3, #34	@ 0x22
 800559a:	f040 80ae 	bne.w	80056fa <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055a6:	d117      	bne.n	80055d8 <UART_Receive_IT+0x50>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	691b      	ldr	r3, [r3, #16]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d113      	bne.n	80055d8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80055b0:	2300      	movs	r3, #0
 80055b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055b8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ca:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d0:	1c9a      	adds	r2, r3, #2
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80055d6:	e026      	b.n	8005626 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80055de:	2300      	movs	r3, #0
 80055e0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ea:	d007      	beq.n	80055fc <UART_Receive_IT+0x74>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d10a      	bne.n	800560a <UART_Receive_IT+0x82>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d106      	bne.n	800560a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	b2da      	uxtb	r2, r3
 8005604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005606:	701a      	strb	r2, [r3, #0]
 8005608:	e008      	b.n	800561c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	b2db      	uxtb	r3, r3
 8005612:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005616:	b2da      	uxtb	r2, r3
 8005618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800561a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005620:	1c5a      	adds	r2, r3, #1
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800562a:	b29b      	uxth	r3, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	b29b      	uxth	r3, r3
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	4619      	mov	r1, r3
 8005634:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005636:	2b00      	cmp	r3, #0
 8005638:	d15d      	bne.n	80056f6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	68da      	ldr	r2, [r3, #12]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f022 0220 	bic.w	r2, r2, #32
 8005648:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68da      	ldr	r2, [r3, #12]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005658:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695a      	ldr	r2, [r3, #20]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f022 0201 	bic.w	r2, r2, #1
 8005668:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2220      	movs	r2, #32
 800566e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800567c:	2b01      	cmp	r3, #1
 800567e:	d135      	bne.n	80056ec <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2200      	movs	r2, #0
 8005684:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	330c      	adds	r3, #12
 800568c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	e853 3f00 	ldrex	r3, [r3]
 8005694:	613b      	str	r3, [r7, #16]
   return(result);
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	f023 0310 	bic.w	r3, r3, #16
 800569c:	627b      	str	r3, [r7, #36]	@ 0x24
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	330c      	adds	r3, #12
 80056a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056a6:	623a      	str	r2, [r7, #32]
 80056a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056aa:	69f9      	ldr	r1, [r7, #28]
 80056ac:	6a3a      	ldr	r2, [r7, #32]
 80056ae:	e841 2300 	strex	r3, r2, [r1]
 80056b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80056b4:	69bb      	ldr	r3, [r7, #24]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d1e5      	bne.n	8005686 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f003 0310 	and.w	r3, r3, #16
 80056c4:	2b10      	cmp	r3, #16
 80056c6:	d10a      	bne.n	80056de <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056c8:	2300      	movs	r3, #0
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	60fb      	str	r3, [r7, #12]
 80056dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056e2:	4619      	mov	r1, r3
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f7ff fdd5 	bl	8005294 <HAL_UARTEx_RxEventCallback>
 80056ea:	e002      	b.n	80056f2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f7fd f955 	bl	800299c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	e002      	b.n	80056fc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	e000      	b.n	80056fc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80056fa:	2302      	movs	r3, #2
  }
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3730      	adds	r7, #48	@ 0x30
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b084      	sub	sp, #16
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	68da      	ldr	r2, [r3, #12]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	689a      	ldr	r2, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	691b      	ldr	r3, [r3, #16]
 800572a:	431a      	orrs	r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	4313      	orrs	r3, r2
 8005732:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800573e:	f023 030c 	bic.w	r3, r3, #12
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	6812      	ldr	r2, [r2, #0]
 8005746:	68b9      	ldr	r1, [r7, #8]
 8005748:	430b      	orrs	r3, r1
 800574a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	695b      	ldr	r3, [r3, #20]
 8005752:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	699a      	ldr	r2, [r3, #24]
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	430a      	orrs	r2, r1
 8005760:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a2c      	ldr	r2, [pc, #176]	@ (8005818 <UART_SetConfig+0x114>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d103      	bne.n	8005774 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800576c:	f7fe fce4 	bl	8004138 <HAL_RCC_GetPCLK2Freq>
 8005770:	60f8      	str	r0, [r7, #12]
 8005772:	e002      	b.n	800577a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005774:	f7fe fccc 	bl	8004110 <HAL_RCC_GetPCLK1Freq>
 8005778:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	4613      	mov	r3, r2
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	4413      	add	r3, r2
 8005782:	009a      	lsls	r2, r3, #2
 8005784:	441a      	add	r2, r3
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005790:	4a22      	ldr	r2, [pc, #136]	@ (800581c <UART_SetConfig+0x118>)
 8005792:	fba2 2303 	umull	r2, r3, r2, r3
 8005796:	095b      	lsrs	r3, r3, #5
 8005798:	0119      	lsls	r1, r3, #4
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	4613      	mov	r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4413      	add	r3, r2
 80057a2:	009a      	lsls	r2, r3, #2
 80057a4:	441a      	add	r2, r3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80057b0:	4b1a      	ldr	r3, [pc, #104]	@ (800581c <UART_SetConfig+0x118>)
 80057b2:	fba3 0302 	umull	r0, r3, r3, r2
 80057b6:	095b      	lsrs	r3, r3, #5
 80057b8:	2064      	movs	r0, #100	@ 0x64
 80057ba:	fb00 f303 	mul.w	r3, r0, r3
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	011b      	lsls	r3, r3, #4
 80057c2:	3332      	adds	r3, #50	@ 0x32
 80057c4:	4a15      	ldr	r2, [pc, #84]	@ (800581c <UART_SetConfig+0x118>)
 80057c6:	fba2 2303 	umull	r2, r3, r2, r3
 80057ca:	095b      	lsrs	r3, r3, #5
 80057cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057d0:	4419      	add	r1, r3
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	4613      	mov	r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	4413      	add	r3, r2
 80057da:	009a      	lsls	r2, r3, #2
 80057dc:	441a      	add	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	009b      	lsls	r3, r3, #2
 80057e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80057e8:	4b0c      	ldr	r3, [pc, #48]	@ (800581c <UART_SetConfig+0x118>)
 80057ea:	fba3 0302 	umull	r0, r3, r3, r2
 80057ee:	095b      	lsrs	r3, r3, #5
 80057f0:	2064      	movs	r0, #100	@ 0x64
 80057f2:	fb00 f303 	mul.w	r3, r0, r3
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	011b      	lsls	r3, r3, #4
 80057fa:	3332      	adds	r3, #50	@ 0x32
 80057fc:	4a07      	ldr	r2, [pc, #28]	@ (800581c <UART_SetConfig+0x118>)
 80057fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005802:	095b      	lsrs	r3, r3, #5
 8005804:	f003 020f 	and.w	r2, r3, #15
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	440a      	add	r2, r1
 800580e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005810:	bf00      	nop
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	40013800 	.word	0x40013800
 800581c:	51eb851f 	.word	0x51eb851f

08005820 <__NVIC_SetPriority>:
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	4603      	mov	r3, r0
 8005828:	6039      	str	r1, [r7, #0]
 800582a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800582c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005830:	2b00      	cmp	r3, #0
 8005832:	db0a      	blt.n	800584a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	b2da      	uxtb	r2, r3
 8005838:	490c      	ldr	r1, [pc, #48]	@ (800586c <__NVIC_SetPriority+0x4c>)
 800583a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800583e:	0112      	lsls	r2, r2, #4
 8005840:	b2d2      	uxtb	r2, r2
 8005842:	440b      	add	r3, r1
 8005844:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005848:	e00a      	b.n	8005860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	b2da      	uxtb	r2, r3
 800584e:	4908      	ldr	r1, [pc, #32]	@ (8005870 <__NVIC_SetPriority+0x50>)
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	f003 030f 	and.w	r3, r3, #15
 8005856:	3b04      	subs	r3, #4
 8005858:	0112      	lsls	r2, r2, #4
 800585a:	b2d2      	uxtb	r2, r2
 800585c:	440b      	add	r3, r1
 800585e:	761a      	strb	r2, [r3, #24]
}
 8005860:	bf00      	nop
 8005862:	370c      	adds	r7, #12
 8005864:	46bd      	mov	sp, r7
 8005866:	bc80      	pop	{r7}
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	e000e100 	.word	0xe000e100
 8005870:	e000ed00 	.word	0xe000ed00

08005874 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005874:	b580      	push	{r7, lr}
 8005876:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005878:	4b05      	ldr	r3, [pc, #20]	@ (8005890 <SysTick_Handler+0x1c>)
 800587a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800587c:	f001 fd38 	bl	80072f0 <xTaskGetSchedulerState>
 8005880:	4603      	mov	r3, r0
 8005882:	2b01      	cmp	r3, #1
 8005884:	d001      	beq.n	800588a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005886:	f002 fadf 	bl	8007e48 <xPortSysTickHandler>
  }
}
 800588a:	bf00      	nop
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	e000e010 	.word	0xe000e010

08005894 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005894:	b580      	push	{r7, lr}
 8005896:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005898:	2100      	movs	r1, #0
 800589a:	f06f 0004 	mvn.w	r0, #4
 800589e:	f7ff ffbf 	bl	8005820 <__NVIC_SetPriority>
#endif
}
 80058a2:	bf00      	nop
 80058a4:	bd80      	pop	{r7, pc}
	...

080058a8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80058a8:	b480      	push	{r7}
 80058aa:	b083      	sub	sp, #12
 80058ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058ae:	f3ef 8305 	mrs	r3, IPSR
 80058b2:	603b      	str	r3, [r7, #0]
  return(result);
 80058b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d003      	beq.n	80058c2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80058ba:	f06f 0305 	mvn.w	r3, #5
 80058be:	607b      	str	r3, [r7, #4]
 80058c0:	e00c      	b.n	80058dc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80058c2:	4b09      	ldr	r3, [pc, #36]	@ (80058e8 <osKernelInitialize+0x40>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d105      	bne.n	80058d6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80058ca:	4b07      	ldr	r3, [pc, #28]	@ (80058e8 <osKernelInitialize+0x40>)
 80058cc:	2201      	movs	r2, #1
 80058ce:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	607b      	str	r3, [r7, #4]
 80058d4:	e002      	b.n	80058dc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80058d6:	f04f 33ff 	mov.w	r3, #4294967295
 80058da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80058dc:	687b      	ldr	r3, [r7, #4]
}
 80058de:	4618      	mov	r0, r3
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bc80      	pop	{r7}
 80058e6:	4770      	bx	lr
 80058e8:	200005e0 	.word	0x200005e0

080058ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80058f2:	f3ef 8305 	mrs	r3, IPSR
 80058f6:	603b      	str	r3, [r7, #0]
  return(result);
 80058f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d003      	beq.n	8005906 <osKernelStart+0x1a>
    stat = osErrorISR;
 80058fe:	f06f 0305 	mvn.w	r3, #5
 8005902:	607b      	str	r3, [r7, #4]
 8005904:	e010      	b.n	8005928 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005906:	4b0b      	ldr	r3, [pc, #44]	@ (8005934 <osKernelStart+0x48>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d109      	bne.n	8005922 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800590e:	f7ff ffc1 	bl	8005894 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005912:	4b08      	ldr	r3, [pc, #32]	@ (8005934 <osKernelStart+0x48>)
 8005914:	2202      	movs	r2, #2
 8005916:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005918:	f001 f88a 	bl	8006a30 <vTaskStartScheduler>
      stat = osOK;
 800591c:	2300      	movs	r3, #0
 800591e:	607b      	str	r3, [r7, #4]
 8005920:	e002      	b.n	8005928 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005922:	f04f 33ff 	mov.w	r3, #4294967295
 8005926:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005928:	687b      	ldr	r3, [r7, #4]
}
 800592a:	4618      	mov	r0, r3
 800592c:	3708      	adds	r7, #8
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	200005e0 	.word	0x200005e0

08005938 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005938:	b580      	push	{r7, lr}
 800593a:	b08e      	sub	sp, #56	@ 0x38
 800593c:	af04      	add	r7, sp, #16
 800593e:	60f8      	str	r0, [r7, #12]
 8005940:	60b9      	str	r1, [r7, #8]
 8005942:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005944:	2300      	movs	r3, #0
 8005946:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005948:	f3ef 8305 	mrs	r3, IPSR
 800594c:	617b      	str	r3, [r7, #20]
  return(result);
 800594e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005950:	2b00      	cmp	r3, #0
 8005952:	d17e      	bne.n	8005a52 <osThreadNew+0x11a>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d07b      	beq.n	8005a52 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800595a:	2380      	movs	r3, #128	@ 0x80
 800595c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800595e:	2318      	movs	r3, #24
 8005960:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005962:	2300      	movs	r3, #0
 8005964:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005966:	f04f 33ff 	mov.w	r3, #4294967295
 800596a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d045      	beq.n	80059fe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <osThreadNew+0x48>
        name = attr->name;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d002      	beq.n	800598e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	699b      	ldr	r3, [r3, #24]
 800598c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800598e:	69fb      	ldr	r3, [r7, #28]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d008      	beq.n	80059a6 <osThreadNew+0x6e>
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	2b38      	cmp	r3, #56	@ 0x38
 8005998:	d805      	bhi.n	80059a6 <osThreadNew+0x6e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d001      	beq.n	80059aa <osThreadNew+0x72>
        return (NULL);
 80059a6:	2300      	movs	r3, #0
 80059a8:	e054      	b.n	8005a54 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d003      	beq.n	80059ba <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695b      	ldr	r3, [r3, #20]
 80059b6:	089b      	lsrs	r3, r3, #2
 80059b8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00e      	beq.n	80059e0 <osThreadNew+0xa8>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	2ba7      	cmp	r3, #167	@ 0xa7
 80059c8:	d90a      	bls.n	80059e0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d006      	beq.n	80059e0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d002      	beq.n	80059e0 <osThreadNew+0xa8>
        mem = 1;
 80059da:	2301      	movs	r3, #1
 80059dc:	61bb      	str	r3, [r7, #24]
 80059de:	e010      	b.n	8005a02 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d10c      	bne.n	8005a02 <osThreadNew+0xca>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d108      	bne.n	8005a02 <osThreadNew+0xca>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	691b      	ldr	r3, [r3, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d104      	bne.n	8005a02 <osThreadNew+0xca>
          mem = 0;
 80059f8:	2300      	movs	r3, #0
 80059fa:	61bb      	str	r3, [r7, #24]
 80059fc:	e001      	b.n	8005a02 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80059fe:	2300      	movs	r3, #0
 8005a00:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d110      	bne.n	8005a2a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005a0c:	687a      	ldr	r2, [r7, #4]
 8005a0e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a10:	9202      	str	r2, [sp, #8]
 8005a12:	9301      	str	r3, [sp, #4]
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	6a3a      	ldr	r2, [r7, #32]
 8005a1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fe12 	bl	8006648 <xTaskCreateStatic>
 8005a24:	4603      	mov	r3, r0
 8005a26:	613b      	str	r3, [r7, #16]
 8005a28:	e013      	b.n	8005a52 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d110      	bne.n	8005a52 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005a30:	6a3b      	ldr	r3, [r7, #32]
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	f107 0310 	add.w	r3, r7, #16
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a42:	68f8      	ldr	r0, [r7, #12]
 8005a44:	f000 fe60 	bl	8006708 <xTaskCreate>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d001      	beq.n	8005a52 <osThreadNew+0x11a>
            hTask = NULL;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005a52:	693b      	ldr	r3, [r7, #16]
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3728      	adds	r7, #40	@ 0x28
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a64:	f3ef 8305 	mrs	r3, IPSR
 8005a68:	60bb      	str	r3, [r7, #8]
  return(result);
 8005a6a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d003      	beq.n	8005a78 <osDelay+0x1c>
    stat = osErrorISR;
 8005a70:	f06f 0305 	mvn.w	r3, #5
 8005a74:	60fb      	str	r3, [r7, #12]
 8005a76:	e007      	b.n	8005a88 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d002      	beq.n	8005a88 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 ff9e 	bl	80069c4 <vTaskDelay>
    }
  }

  return (stat);
 8005a88:	68fb      	ldr	r3, [r7, #12]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3710      	adds	r7, #16
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
	...

08005a94 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	60f8      	str	r0, [r7, #12]
 8005a9c:	60b9      	str	r1, [r7, #8]
 8005a9e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	4a06      	ldr	r2, [pc, #24]	@ (8005abc <vApplicationGetIdleTaskMemory+0x28>)
 8005aa4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	4a05      	ldr	r2, [pc, #20]	@ (8005ac0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005aaa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2280      	movs	r2, #128	@ 0x80
 8005ab0:	601a      	str	r2, [r3, #0]
}
 8005ab2:	bf00      	nop
 8005ab4:	3714      	adds	r7, #20
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bc80      	pop	{r7}
 8005aba:	4770      	bx	lr
 8005abc:	200005e4 	.word	0x200005e4
 8005ac0:	2000068c 	.word	0x2000068c

08005ac4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ac4:	b480      	push	{r7}
 8005ac6:	b085      	sub	sp, #20
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	60f8      	str	r0, [r7, #12]
 8005acc:	60b9      	str	r1, [r7, #8]
 8005ace:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	4a07      	ldr	r2, [pc, #28]	@ (8005af0 <vApplicationGetTimerTaskMemory+0x2c>)
 8005ad4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	4a06      	ldr	r2, [pc, #24]	@ (8005af4 <vApplicationGetTimerTaskMemory+0x30>)
 8005ada:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ae2:	601a      	str	r2, [r3, #0]
}
 8005ae4:	bf00      	nop
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bc80      	pop	{r7}
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	2000088c 	.word	0x2000088c
 8005af4:	20000934 	.word	0x20000934

08005af8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	f103 0208 	add.w	r2, r3, #8
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f103 0208 	add.w	r2, r3, #8
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f103 0208 	add.w	r2, r3, #8
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005b2c:	bf00      	nop
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bc80      	pop	{r7}
 8005b34:	4770      	bx	lr

08005b36 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005b36:	b480      	push	{r7}
 8005b38:	b083      	sub	sp, #12
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005b44:	bf00      	nop
 8005b46:	370c      	adds	r7, #12
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	bc80      	pop	{r7}
 8005b4c:	4770      	bx	lr

08005b4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b4e:	b480      	push	{r7}
 8005b50:	b085      	sub	sp, #20
 8005b52:	af00      	add	r7, sp, #0
 8005b54:	6078      	str	r0, [r7, #4]
 8005b56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	68fa      	ldr	r2, [r7, #12]
 8005b62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	689a      	ldr	r2, [r3, #8]
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	1c5a      	adds	r2, r3, #1
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	601a      	str	r2, [r3, #0]
}
 8005b8a:	bf00      	nop
 8005b8c:	3714      	adds	r7, #20
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bc80      	pop	{r7}
 8005b92:	4770      	bx	lr

08005b94 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005b94:	b480      	push	{r7}
 8005b96:	b085      	sub	sp, #20
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005baa:	d103      	bne.n	8005bb4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	60fb      	str	r3, [r7, #12]
 8005bb2:	e00c      	b.n	8005bce <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	3308      	adds	r3, #8
 8005bb8:	60fb      	str	r3, [r7, #12]
 8005bba:	e002      	b.n	8005bc2 <vListInsert+0x2e>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	60fb      	str	r3, [r7, #12]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d2f6      	bcs.n	8005bbc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	683a      	ldr	r2, [r7, #0]
 8005bdc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	687a      	ldr	r2, [r7, #4]
 8005bee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	601a      	str	r2, [r3, #0]
}
 8005bfa:	bf00      	nop
 8005bfc:	3714      	adds	r7, #20
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bc80      	pop	{r7}
 8005c02:	4770      	bx	lr

08005c04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	691b      	ldr	r3, [r3, #16]
 8005c10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	6892      	ldr	r2, [r2, #8]
 8005c1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	6852      	ldr	r2, [r2, #4]
 8005c24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	687a      	ldr	r2, [r7, #4]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d103      	bne.n	8005c38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	689a      	ldr	r2, [r3, #8]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	1e5a      	subs	r2, r3, #1
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3714      	adds	r7, #20
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bc80      	pop	{r7}
 8005c54:	4770      	bx	lr
	...

08005c58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b084      	sub	sp, #16
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d10b      	bne.n	8005c84 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c70:	f383 8811 	msr	BASEPRI, r3
 8005c74:	f3bf 8f6f 	isb	sy
 8005c78:	f3bf 8f4f 	dsb	sy
 8005c7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005c7e:	bf00      	nop
 8005c80:	bf00      	nop
 8005c82:	e7fd      	b.n	8005c80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005c84:	f002 f862 	bl	8007d4c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c90:	68f9      	ldr	r1, [r7, #12]
 8005c92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005c94:	fb01 f303 	mul.w	r3, r1, r3
 8005c98:	441a      	add	r2, r3
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	68f9      	ldr	r1, [r7, #12]
 8005cb8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005cba:	fb01 f303 	mul.w	r3, r1, r3
 8005cbe:	441a      	add	r2, r3
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	22ff      	movs	r2, #255	@ 0xff
 8005cc8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	22ff      	movs	r2, #255	@ 0xff
 8005cd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d114      	bne.n	8005d04 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d01a      	beq.n	8005d18 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	3310      	adds	r3, #16
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f001 f93c 	bl	8006f64 <xTaskRemoveFromEventList>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d012      	beq.n	8005d18 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8005d28 <xQueueGenericReset+0xd0>)
 8005cf4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cf8:	601a      	str	r2, [r3, #0]
 8005cfa:	f3bf 8f4f 	dsb	sy
 8005cfe:	f3bf 8f6f 	isb	sy
 8005d02:	e009      	b.n	8005d18 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	3310      	adds	r3, #16
 8005d08:	4618      	mov	r0, r3
 8005d0a:	f7ff fef5 	bl	8005af8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	3324      	adds	r3, #36	@ 0x24
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7ff fef0 	bl	8005af8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005d18:	f002 f848 	bl	8007dac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005d1c:	2301      	movs	r3, #1
}
 8005d1e:	4618      	mov	r0, r3
 8005d20:	3710      	adds	r7, #16
 8005d22:	46bd      	mov	sp, r7
 8005d24:	bd80      	pop	{r7, pc}
 8005d26:	bf00      	nop
 8005d28:	e000ed04 	.word	0xe000ed04

08005d2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b08e      	sub	sp, #56	@ 0x38
 8005d30:	af02      	add	r7, sp, #8
 8005d32:	60f8      	str	r0, [r7, #12]
 8005d34:	60b9      	str	r1, [r7, #8]
 8005d36:	607a      	str	r2, [r7, #4]
 8005d38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d10b      	bne.n	8005d58 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d44:	f383 8811 	msr	BASEPRI, r3
 8005d48:	f3bf 8f6f 	isb	sy
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005d52:	bf00      	nop
 8005d54:	bf00      	nop
 8005d56:	e7fd      	b.n	8005d54 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10b      	bne.n	8005d76 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d62:	f383 8811 	msr	BASEPRI, r3
 8005d66:	f3bf 8f6f 	isb	sy
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005d70:	bf00      	nop
 8005d72:	bf00      	nop
 8005d74:	e7fd      	b.n	8005d72 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d002      	beq.n	8005d82 <xQueueGenericCreateStatic+0x56>
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d001      	beq.n	8005d86 <xQueueGenericCreateStatic+0x5a>
 8005d82:	2301      	movs	r3, #1
 8005d84:	e000      	b.n	8005d88 <xQueueGenericCreateStatic+0x5c>
 8005d86:	2300      	movs	r3, #0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10b      	bne.n	8005da4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	623b      	str	r3, [r7, #32]
}
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	e7fd      	b.n	8005da0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d102      	bne.n	8005db0 <xQueueGenericCreateStatic+0x84>
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d101      	bne.n	8005db4 <xQueueGenericCreateStatic+0x88>
 8005db0:	2301      	movs	r3, #1
 8005db2:	e000      	b.n	8005db6 <xQueueGenericCreateStatic+0x8a>
 8005db4:	2300      	movs	r3, #0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10b      	bne.n	8005dd2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dbe:	f383 8811 	msr	BASEPRI, r3
 8005dc2:	f3bf 8f6f 	isb	sy
 8005dc6:	f3bf 8f4f 	dsb	sy
 8005dca:	61fb      	str	r3, [r7, #28]
}
 8005dcc:	bf00      	nop
 8005dce:	bf00      	nop
 8005dd0:	e7fd      	b.n	8005dce <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005dd2:	2350      	movs	r3, #80	@ 0x50
 8005dd4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	2b50      	cmp	r3, #80	@ 0x50
 8005dda:	d00b      	beq.n	8005df4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de0:	f383 8811 	msr	BASEPRI, r3
 8005de4:	f3bf 8f6f 	isb	sy
 8005de8:	f3bf 8f4f 	dsb	sy
 8005dec:	61bb      	str	r3, [r7, #24]
}
 8005dee:	bf00      	nop
 8005df0:	bf00      	nop
 8005df2:	e7fd      	b.n	8005df0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005df4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00d      	beq.n	8005e1c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005e00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e02:	2201      	movs	r2, #1
 8005e04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005e08:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e0e:	9300      	str	r3, [sp, #0]
 8005e10:	4613      	mov	r3, r2
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	68b9      	ldr	r1, [r7, #8]
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f000 f805 	bl	8005e26 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3730      	adds	r7, #48	@ 0x30
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}

08005e26 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b084      	sub	sp, #16
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	60f8      	str	r0, [r7, #12]
 8005e2e:	60b9      	str	r1, [r7, #8]
 8005e30:	607a      	str	r2, [r7, #4]
 8005e32:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d103      	bne.n	8005e42 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005e3a:	69bb      	ldr	r3, [r7, #24]
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	601a      	str	r2, [r3, #0]
 8005e40:	e002      	b.n	8005e48 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005e54:	2101      	movs	r1, #1
 8005e56:	69b8      	ldr	r0, [r7, #24]
 8005e58:	f7ff fefe 	bl	8005c58 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	78fa      	ldrb	r2, [r7, #3]
 8005e60:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005e64:	bf00      	nop
 8005e66:	3710      	adds	r7, #16
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b08e      	sub	sp, #56	@ 0x38
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
 8005e78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d10b      	bne.n	8005ea0 <xQueueGenericSend+0x34>
	__asm volatile
 8005e88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e8c:	f383 8811 	msr	BASEPRI, r3
 8005e90:	f3bf 8f6f 	isb	sy
 8005e94:	f3bf 8f4f 	dsb	sy
 8005e98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005e9a:	bf00      	nop
 8005e9c:	bf00      	nop
 8005e9e:	e7fd      	b.n	8005e9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d103      	bne.n	8005eae <xQueueGenericSend+0x42>
 8005ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <xQueueGenericSend+0x46>
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e000      	b.n	8005eb4 <xQueueGenericSend+0x48>
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10b      	bne.n	8005ed0 <xQueueGenericSend+0x64>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005eca:	bf00      	nop
 8005ecc:	bf00      	nop
 8005ece:	e7fd      	b.n	8005ecc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d103      	bne.n	8005ede <xQueueGenericSend+0x72>
 8005ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d101      	bne.n	8005ee2 <xQueueGenericSend+0x76>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e000      	b.n	8005ee4 <xQueueGenericSend+0x78>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d10b      	bne.n	8005f00 <xQueueGenericSend+0x94>
	__asm volatile
 8005ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eec:	f383 8811 	msr	BASEPRI, r3
 8005ef0:	f3bf 8f6f 	isb	sy
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	623b      	str	r3, [r7, #32]
}
 8005efa:	bf00      	nop
 8005efc:	bf00      	nop
 8005efe:	e7fd      	b.n	8005efc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f00:	f001 f9f6 	bl	80072f0 <xTaskGetSchedulerState>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d102      	bne.n	8005f10 <xQueueGenericSend+0xa4>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <xQueueGenericSend+0xa8>
 8005f10:	2301      	movs	r3, #1
 8005f12:	e000      	b.n	8005f16 <xQueueGenericSend+0xaa>
 8005f14:	2300      	movs	r3, #0
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10b      	bne.n	8005f32 <xQueueGenericSend+0xc6>
	__asm volatile
 8005f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f1e:	f383 8811 	msr	BASEPRI, r3
 8005f22:	f3bf 8f6f 	isb	sy
 8005f26:	f3bf 8f4f 	dsb	sy
 8005f2a:	61fb      	str	r3, [r7, #28]
}
 8005f2c:	bf00      	nop
 8005f2e:	bf00      	nop
 8005f30:	e7fd      	b.n	8005f2e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f32:	f001 ff0b 	bl	8007d4c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d302      	bcc.n	8005f48 <xQueueGenericSend+0xdc>
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d129      	bne.n	8005f9c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f48:	683a      	ldr	r2, [r7, #0]
 8005f4a:	68b9      	ldr	r1, [r7, #8]
 8005f4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005f4e:	f000 fa0f 	bl	8006370 <prvCopyDataToQueue>
 8005f52:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d010      	beq.n	8005f7e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f5e:	3324      	adds	r3, #36	@ 0x24
 8005f60:	4618      	mov	r0, r3
 8005f62:	f000 ffff 	bl	8006f64 <xTaskRemoveFromEventList>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d013      	beq.n	8005f94 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005f6c:	4b3f      	ldr	r3, [pc, #252]	@ (800606c <xQueueGenericSend+0x200>)
 8005f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f72:	601a      	str	r2, [r3, #0]
 8005f74:	f3bf 8f4f 	dsb	sy
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	e00a      	b.n	8005f94 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005f7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d007      	beq.n	8005f94 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005f84:	4b39      	ldr	r3, [pc, #228]	@ (800606c <xQueueGenericSend+0x200>)
 8005f86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f8a:	601a      	str	r2, [r3, #0]
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f94:	f001 ff0a 	bl	8007dac <vPortExitCritical>
				return pdPASS;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e063      	b.n	8006064 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d103      	bne.n	8005faa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005fa2:	f001 ff03 	bl	8007dac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	e05c      	b.n	8006064 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d106      	bne.n	8005fbe <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fb0:	f107 0314 	add.w	r3, r7, #20
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	f001 f839 	bl	800702c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fbe:	f001 fef5 	bl	8007dac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fc2:	f000 fda5 	bl	8006b10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005fc6:	f001 fec1 	bl	8007d4c <vPortEnterCritical>
 8005fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fcc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fd0:	b25b      	sxtb	r3, r3
 8005fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd6:	d103      	bne.n	8005fe0 <xQueueGenericSend+0x174>
 8005fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fda:	2200      	movs	r2, #0
 8005fdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fe6:	b25b      	sxtb	r3, r3
 8005fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fec:	d103      	bne.n	8005ff6 <xQueueGenericSend+0x18a>
 8005fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ff6:	f001 fed9 	bl	8007dac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ffa:	1d3a      	adds	r2, r7, #4
 8005ffc:	f107 0314 	add.w	r3, r7, #20
 8006000:	4611      	mov	r1, r2
 8006002:	4618      	mov	r0, r3
 8006004:	f001 f828 	bl	8007058 <xTaskCheckForTimeOut>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d124      	bne.n	8006058 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800600e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006010:	f000 faa6 	bl	8006560 <prvIsQueueFull>
 8006014:	4603      	mov	r3, r0
 8006016:	2b00      	cmp	r3, #0
 8006018:	d018      	beq.n	800604c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800601a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601c:	3310      	adds	r3, #16
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	4611      	mov	r1, r2
 8006022:	4618      	mov	r0, r3
 8006024:	f000 ff4c 	bl	8006ec0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006028:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800602a:	f000 fa31 	bl	8006490 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800602e:	f000 fd7d 	bl	8006b2c <xTaskResumeAll>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	f47f af7c 	bne.w	8005f32 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800603a:	4b0c      	ldr	r3, [pc, #48]	@ (800606c <xQueueGenericSend+0x200>)
 800603c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006040:	601a      	str	r2, [r3, #0]
 8006042:	f3bf 8f4f 	dsb	sy
 8006046:	f3bf 8f6f 	isb	sy
 800604a:	e772      	b.n	8005f32 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800604c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800604e:	f000 fa1f 	bl	8006490 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006052:	f000 fd6b 	bl	8006b2c <xTaskResumeAll>
 8006056:	e76c      	b.n	8005f32 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006058:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800605a:	f000 fa19 	bl	8006490 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800605e:	f000 fd65 	bl	8006b2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006062:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006064:	4618      	mov	r0, r3
 8006066:	3738      	adds	r7, #56	@ 0x38
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}
 800606c:	e000ed04 	.word	0xe000ed04

08006070 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b090      	sub	sp, #64	@ 0x40
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
 800607c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10b      	bne.n	80060a0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800608c:	f383 8811 	msr	BASEPRI, r3
 8006090:	f3bf 8f6f 	isb	sy
 8006094:	f3bf 8f4f 	dsb	sy
 8006098:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800609a:	bf00      	nop
 800609c:	bf00      	nop
 800609e:	e7fd      	b.n	800609c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d103      	bne.n	80060ae <xQueueGenericSendFromISR+0x3e>
 80060a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <xQueueGenericSendFromISR+0x42>
 80060ae:	2301      	movs	r3, #1
 80060b0:	e000      	b.n	80060b4 <xQueueGenericSendFromISR+0x44>
 80060b2:	2300      	movs	r3, #0
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d10b      	bne.n	80060d0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80060b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060bc:	f383 8811 	msr	BASEPRI, r3
 80060c0:	f3bf 8f6f 	isb	sy
 80060c4:	f3bf 8f4f 	dsb	sy
 80060c8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80060ca:	bf00      	nop
 80060cc:	bf00      	nop
 80060ce:	e7fd      	b.n	80060cc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d103      	bne.n	80060de <xQueueGenericSendFromISR+0x6e>
 80060d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d101      	bne.n	80060e2 <xQueueGenericSendFromISR+0x72>
 80060de:	2301      	movs	r3, #1
 80060e0:	e000      	b.n	80060e4 <xQueueGenericSendFromISR+0x74>
 80060e2:	2300      	movs	r3, #0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10b      	bne.n	8006100 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80060e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ec:	f383 8811 	msr	BASEPRI, r3
 80060f0:	f3bf 8f6f 	isb	sy
 80060f4:	f3bf 8f4f 	dsb	sy
 80060f8:	623b      	str	r3, [r7, #32]
}
 80060fa:	bf00      	nop
 80060fc:	bf00      	nop
 80060fe:	e7fd      	b.n	80060fc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006100:	f001 fee6 	bl	8007ed0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006104:	f3ef 8211 	mrs	r2, BASEPRI
 8006108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800610c:	f383 8811 	msr	BASEPRI, r3
 8006110:	f3bf 8f6f 	isb	sy
 8006114:	f3bf 8f4f 	dsb	sy
 8006118:	61fa      	str	r2, [r7, #28]
 800611a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800611c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800611e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006122:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006128:	429a      	cmp	r2, r3
 800612a:	d302      	bcc.n	8006132 <xQueueGenericSendFromISR+0xc2>
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	2b02      	cmp	r3, #2
 8006130:	d12f      	bne.n	8006192 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006134:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006138:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800613c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800613e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006140:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	68b9      	ldr	r1, [r7, #8]
 8006146:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006148:	f000 f912 	bl	8006370 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800614c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006154:	d112      	bne.n	800617c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800615a:	2b00      	cmp	r3, #0
 800615c:	d016      	beq.n	800618c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800615e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006160:	3324      	adds	r3, #36	@ 0x24
 8006162:	4618      	mov	r0, r3
 8006164:	f000 fefe 	bl	8006f64 <xTaskRemoveFromEventList>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d00e      	beq.n	800618c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00b      	beq.n	800618c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	e007      	b.n	800618c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800617c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006180:	3301      	adds	r3, #1
 8006182:	b2db      	uxtb	r3, r3
 8006184:	b25a      	sxtb	r2, r3
 8006186:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006188:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800618c:	2301      	movs	r3, #1
 800618e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006190:	e001      	b.n	8006196 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006192:	2300      	movs	r3, #0
 8006194:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006198:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80061a0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80061a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3740      	adds	r7, #64	@ 0x40
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}

080061ac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b08c      	sub	sp, #48	@ 0x30
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80061b8:	2300      	movs	r3, #0
 80061ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80061c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10b      	bne.n	80061de <xQueueReceive+0x32>
	__asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	623b      	str	r3, [r7, #32]
}
 80061d8:	bf00      	nop
 80061da:	bf00      	nop
 80061dc:	e7fd      	b.n	80061da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061de:	68bb      	ldr	r3, [r7, #8]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d103      	bne.n	80061ec <xQueueReceive+0x40>
 80061e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d101      	bne.n	80061f0 <xQueueReceive+0x44>
 80061ec:	2301      	movs	r3, #1
 80061ee:	e000      	b.n	80061f2 <xQueueReceive+0x46>
 80061f0:	2300      	movs	r3, #0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d10b      	bne.n	800620e <xQueueReceive+0x62>
	__asm volatile
 80061f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061fa:	f383 8811 	msr	BASEPRI, r3
 80061fe:	f3bf 8f6f 	isb	sy
 8006202:	f3bf 8f4f 	dsb	sy
 8006206:	61fb      	str	r3, [r7, #28]
}
 8006208:	bf00      	nop
 800620a:	bf00      	nop
 800620c:	e7fd      	b.n	800620a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800620e:	f001 f86f 	bl	80072f0 <xTaskGetSchedulerState>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d102      	bne.n	800621e <xQueueReceive+0x72>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <xQueueReceive+0x76>
 800621e:	2301      	movs	r3, #1
 8006220:	e000      	b.n	8006224 <xQueueReceive+0x78>
 8006222:	2300      	movs	r3, #0
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10b      	bne.n	8006240 <xQueueReceive+0x94>
	__asm volatile
 8006228:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800622c:	f383 8811 	msr	BASEPRI, r3
 8006230:	f3bf 8f6f 	isb	sy
 8006234:	f3bf 8f4f 	dsb	sy
 8006238:	61bb      	str	r3, [r7, #24]
}
 800623a:	bf00      	nop
 800623c:	bf00      	nop
 800623e:	e7fd      	b.n	800623c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006240:	f001 fd84 	bl	8007d4c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006248:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800624a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624c:	2b00      	cmp	r3, #0
 800624e:	d01f      	beq.n	8006290 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006250:	68b9      	ldr	r1, [r7, #8]
 8006252:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006254:	f000 f8f6 	bl	8006444 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625a:	1e5a      	subs	r2, r3, #1
 800625c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800625e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006262:	691b      	ldr	r3, [r3, #16]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00f      	beq.n	8006288 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800626a:	3310      	adds	r3, #16
 800626c:	4618      	mov	r0, r3
 800626e:	f000 fe79 	bl	8006f64 <xTaskRemoveFromEventList>
 8006272:	4603      	mov	r3, r0
 8006274:	2b00      	cmp	r3, #0
 8006276:	d007      	beq.n	8006288 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006278:	4b3c      	ldr	r3, [pc, #240]	@ (800636c <xQueueReceive+0x1c0>)
 800627a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800627e:	601a      	str	r2, [r3, #0]
 8006280:	f3bf 8f4f 	dsb	sy
 8006284:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006288:	f001 fd90 	bl	8007dac <vPortExitCritical>
				return pdPASS;
 800628c:	2301      	movs	r3, #1
 800628e:	e069      	b.n	8006364 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d103      	bne.n	800629e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006296:	f001 fd89 	bl	8007dac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800629a:	2300      	movs	r3, #0
 800629c:	e062      	b.n	8006364 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800629e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d106      	bne.n	80062b2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062a4:	f107 0310 	add.w	r3, r7, #16
 80062a8:	4618      	mov	r0, r3
 80062aa:	f000 febf 	bl	800702c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062ae:	2301      	movs	r3, #1
 80062b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80062b2:	f001 fd7b 	bl	8007dac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80062b6:	f000 fc2b 	bl	8006b10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80062ba:	f001 fd47 	bl	8007d4c <vPortEnterCritical>
 80062be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062c4:	b25b      	sxtb	r3, r3
 80062c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ca:	d103      	bne.n	80062d4 <xQueueReceive+0x128>
 80062cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ce:	2200      	movs	r2, #0
 80062d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80062da:	b25b      	sxtb	r3, r3
 80062dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e0:	d103      	bne.n	80062ea <xQueueReceive+0x13e>
 80062e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062ea:	f001 fd5f 	bl	8007dac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062ee:	1d3a      	adds	r2, r7, #4
 80062f0:	f107 0310 	add.w	r3, r7, #16
 80062f4:	4611      	mov	r1, r2
 80062f6:	4618      	mov	r0, r3
 80062f8:	f000 feae 	bl	8007058 <xTaskCheckForTimeOut>
 80062fc:	4603      	mov	r3, r0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d123      	bne.n	800634a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006302:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006304:	f000 f916 	bl	8006534 <prvIsQueueEmpty>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d017      	beq.n	800633e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800630e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006310:	3324      	adds	r3, #36	@ 0x24
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	4611      	mov	r1, r2
 8006316:	4618      	mov	r0, r3
 8006318:	f000 fdd2 	bl	8006ec0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800631c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800631e:	f000 f8b7 	bl	8006490 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006322:	f000 fc03 	bl	8006b2c <xTaskResumeAll>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d189      	bne.n	8006240 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800632c:	4b0f      	ldr	r3, [pc, #60]	@ (800636c <xQueueReceive+0x1c0>)
 800632e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006332:	601a      	str	r2, [r3, #0]
 8006334:	f3bf 8f4f 	dsb	sy
 8006338:	f3bf 8f6f 	isb	sy
 800633c:	e780      	b.n	8006240 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800633e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006340:	f000 f8a6 	bl	8006490 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006344:	f000 fbf2 	bl	8006b2c <xTaskResumeAll>
 8006348:	e77a      	b.n	8006240 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800634a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800634c:	f000 f8a0 	bl	8006490 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006350:	f000 fbec 	bl	8006b2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006354:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006356:	f000 f8ed 	bl	8006534 <prvIsQueueEmpty>
 800635a:	4603      	mov	r3, r0
 800635c:	2b00      	cmp	r3, #0
 800635e:	f43f af6f 	beq.w	8006240 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006362:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006364:	4618      	mov	r0, r3
 8006366:	3730      	adds	r7, #48	@ 0x30
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	e000ed04 	.word	0xe000ed04

08006370 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b086      	sub	sp, #24
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800637c:	2300      	movs	r3, #0
 800637e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006384:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10d      	bne.n	80063aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d14d      	bne.n	8006432 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	4618      	mov	r0, r3
 800639c:	f000 ffc6 	bl	800732c <xTaskPriorityDisinherit>
 80063a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	609a      	str	r2, [r3, #8]
 80063a8:	e043      	b.n	8006432 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d119      	bne.n	80063e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6858      	ldr	r0, [r3, #4]
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063b8:	461a      	mov	r2, r3
 80063ba:	68b9      	ldr	r1, [r7, #8]
 80063bc:	f002 fc91 	bl	8008ce2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063c8:	441a      	add	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	685a      	ldr	r2, [r3, #4]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d32b      	bcc.n	8006432 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681a      	ldr	r2, [r3, #0]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	605a      	str	r2, [r3, #4]
 80063e2:	e026      	b.n	8006432 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	68d8      	ldr	r0, [r3, #12]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ec:	461a      	mov	r2, r3
 80063ee:	68b9      	ldr	r1, [r7, #8]
 80063f0:	f002 fc77 	bl	8008ce2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	68da      	ldr	r2, [r3, #12]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fc:	425b      	negs	r3, r3
 80063fe:	441a      	add	r2, r3
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	68da      	ldr	r2, [r3, #12]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	429a      	cmp	r2, r3
 800640e:	d207      	bcs.n	8006420 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	689a      	ldr	r2, [r3, #8]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006418:	425b      	negs	r3, r3
 800641a:	441a      	add	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2b02      	cmp	r3, #2
 8006424:	d105      	bne.n	8006432 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d002      	beq.n	8006432 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	3b01      	subs	r3, #1
 8006430:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	1c5a      	adds	r2, r3, #1
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800643a:	697b      	ldr	r3, [r7, #20]
}
 800643c:	4618      	mov	r0, r3
 800643e:	3718      	adds	r7, #24
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}

08006444 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b082      	sub	sp, #8
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006452:	2b00      	cmp	r3, #0
 8006454:	d018      	beq.n	8006488 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68da      	ldr	r2, [r3, #12]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645e:	441a      	add	r2, r3
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68da      	ldr	r2, [r3, #12]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	429a      	cmp	r2, r3
 800646e:	d303      	bcc.n	8006478 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68d9      	ldr	r1, [r3, #12]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006480:	461a      	mov	r2, r3
 8006482:	6838      	ldr	r0, [r7, #0]
 8006484:	f002 fc2d 	bl	8008ce2 <memcpy>
	}
}
 8006488:	bf00      	nop
 800648a:	3708      	adds	r7, #8
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006498:	f001 fc58 	bl	8007d4c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80064a2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80064a4:	e011      	b.n	80064ca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d012      	beq.n	80064d4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	3324      	adds	r3, #36	@ 0x24
 80064b2:	4618      	mov	r0, r3
 80064b4:	f000 fd56 	bl	8006f64 <xTaskRemoveFromEventList>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80064be:	f000 fe2f 	bl	8007120 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80064c2:	7bfb      	ldrb	r3, [r7, #15]
 80064c4:	3b01      	subs	r3, #1
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80064ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	dce9      	bgt.n	80064a6 <prvUnlockQueue+0x16>
 80064d2:	e000      	b.n	80064d6 <prvUnlockQueue+0x46>
					break;
 80064d4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	22ff      	movs	r2, #255	@ 0xff
 80064da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80064de:	f001 fc65 	bl	8007dac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80064e2:	f001 fc33 	bl	8007d4c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064ec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064ee:	e011      	b.n	8006514 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d012      	beq.n	800651e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	3310      	adds	r3, #16
 80064fc:	4618      	mov	r0, r3
 80064fe:	f000 fd31 	bl	8006f64 <xTaskRemoveFromEventList>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d001      	beq.n	800650c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006508:	f000 fe0a 	bl	8007120 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800650c:	7bbb      	ldrb	r3, [r7, #14]
 800650e:	3b01      	subs	r3, #1
 8006510:	b2db      	uxtb	r3, r3
 8006512:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006514:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006518:	2b00      	cmp	r3, #0
 800651a:	dce9      	bgt.n	80064f0 <prvUnlockQueue+0x60>
 800651c:	e000      	b.n	8006520 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800651e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	22ff      	movs	r2, #255	@ 0xff
 8006524:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006528:	f001 fc40 	bl	8007dac <vPortExitCritical>
}
 800652c:	bf00      	nop
 800652e:	3710      	adds	r7, #16
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800653c:	f001 fc06 	bl	8007d4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006544:	2b00      	cmp	r3, #0
 8006546:	d102      	bne.n	800654e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006548:	2301      	movs	r3, #1
 800654a:	60fb      	str	r3, [r7, #12]
 800654c:	e001      	b.n	8006552 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800654e:	2300      	movs	r3, #0
 8006550:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006552:	f001 fc2b 	bl	8007dac <vPortExitCritical>

	return xReturn;
 8006556:	68fb      	ldr	r3, [r7, #12]
}
 8006558:	4618      	mov	r0, r3
 800655a:	3710      	adds	r7, #16
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b084      	sub	sp, #16
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006568:	f001 fbf0 	bl	8007d4c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006574:	429a      	cmp	r2, r3
 8006576:	d102      	bne.n	800657e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006578:	2301      	movs	r3, #1
 800657a:	60fb      	str	r3, [r7, #12]
 800657c:	e001      	b.n	8006582 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800657e:	2300      	movs	r3, #0
 8006580:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006582:	f001 fc13 	bl	8007dac <vPortExitCritical>

	return xReturn;
 8006586:	68fb      	ldr	r3, [r7, #12]
}
 8006588:	4618      	mov	r0, r3
 800658a:	3710      	adds	r7, #16
 800658c:	46bd      	mov	sp, r7
 800658e:	bd80      	pop	{r7, pc}

08006590 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006590:	b480      	push	{r7}
 8006592:	b085      	sub	sp, #20
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
 8006598:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800659a:	2300      	movs	r3, #0
 800659c:	60fb      	str	r3, [r7, #12]
 800659e:	e014      	b.n	80065ca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80065a0:	4a0e      	ldr	r2, [pc, #56]	@ (80065dc <vQueueAddToRegistry+0x4c>)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d10b      	bne.n	80065c4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80065ac:	490b      	ldr	r1, [pc, #44]	@ (80065dc <vQueueAddToRegistry+0x4c>)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80065b6:	4a09      	ldr	r2, [pc, #36]	@ (80065dc <vQueueAddToRegistry+0x4c>)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	00db      	lsls	r3, r3, #3
 80065bc:	4413      	add	r3, r2
 80065be:	687a      	ldr	r2, [r7, #4]
 80065c0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80065c2:	e006      	b.n	80065d2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	3301      	adds	r3, #1
 80065c8:	60fb      	str	r3, [r7, #12]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2b07      	cmp	r3, #7
 80065ce:	d9e7      	bls.n	80065a0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80065d0:	bf00      	nop
 80065d2:	bf00      	nop
 80065d4:	3714      	adds	r7, #20
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bc80      	pop	{r7}
 80065da:	4770      	bx	lr
 80065dc:	20000d34 	.word	0x20000d34

080065e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b086      	sub	sp, #24
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80065f0:	f001 fbac 	bl	8007d4c <vPortEnterCritical>
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065fa:	b25b      	sxtb	r3, r3
 80065fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006600:	d103      	bne.n	800660a <vQueueWaitForMessageRestricted+0x2a>
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006610:	b25b      	sxtb	r3, r3
 8006612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006616:	d103      	bne.n	8006620 <vQueueWaitForMessageRestricted+0x40>
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006620:	f001 fbc4 	bl	8007dac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006628:	2b00      	cmp	r3, #0
 800662a:	d106      	bne.n	800663a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	3324      	adds	r3, #36	@ 0x24
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	68b9      	ldr	r1, [r7, #8]
 8006634:	4618      	mov	r0, r3
 8006636:	f000 fc69 	bl	8006f0c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800663a:	6978      	ldr	r0, [r7, #20]
 800663c:	f7ff ff28 	bl	8006490 <prvUnlockQueue>
	}
 8006640:	bf00      	nop
 8006642:	3718      	adds	r7, #24
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006648:	b580      	push	{r7, lr}
 800664a:	b08e      	sub	sp, #56	@ 0x38
 800664c:	af04      	add	r7, sp, #16
 800664e:	60f8      	str	r0, [r7, #12]
 8006650:	60b9      	str	r1, [r7, #8]
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006656:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10b      	bne.n	8006674 <xTaskCreateStatic+0x2c>
	__asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006660:	f383 8811 	msr	BASEPRI, r3
 8006664:	f3bf 8f6f 	isb	sy
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	623b      	str	r3, [r7, #32]
}
 800666e:	bf00      	nop
 8006670:	bf00      	nop
 8006672:	e7fd      	b.n	8006670 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006676:	2b00      	cmp	r3, #0
 8006678:	d10b      	bne.n	8006692 <xTaskCreateStatic+0x4a>
	__asm volatile
 800667a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800667e:	f383 8811 	msr	BASEPRI, r3
 8006682:	f3bf 8f6f 	isb	sy
 8006686:	f3bf 8f4f 	dsb	sy
 800668a:	61fb      	str	r3, [r7, #28]
}
 800668c:	bf00      	nop
 800668e:	bf00      	nop
 8006690:	e7fd      	b.n	800668e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006692:	23a8      	movs	r3, #168	@ 0xa8
 8006694:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	2ba8      	cmp	r3, #168	@ 0xa8
 800669a:	d00b      	beq.n	80066b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800669c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a0:	f383 8811 	msr	BASEPRI, r3
 80066a4:	f3bf 8f6f 	isb	sy
 80066a8:	f3bf 8f4f 	dsb	sy
 80066ac:	61bb      	str	r3, [r7, #24]
}
 80066ae:	bf00      	nop
 80066b0:	bf00      	nop
 80066b2:	e7fd      	b.n	80066b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80066b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80066b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d01e      	beq.n	80066fa <xTaskCreateStatic+0xb2>
 80066bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d01b      	beq.n	80066fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80066c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80066c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80066cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ce:	2202      	movs	r2, #2
 80066d0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80066d4:	2300      	movs	r3, #0
 80066d6:	9303      	str	r3, [sp, #12]
 80066d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066da:	9302      	str	r3, [sp, #8]
 80066dc:	f107 0314 	add.w	r3, r7, #20
 80066e0:	9301      	str	r3, [sp, #4]
 80066e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e4:	9300      	str	r3, [sp, #0]
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	68b9      	ldr	r1, [r7, #8]
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f000 f851 	bl	8006794 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80066f4:	f000 f8f6 	bl	80068e4 <prvAddNewTaskToReadyList>
 80066f8:	e001      	b.n	80066fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80066fa:	2300      	movs	r3, #0
 80066fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80066fe:	697b      	ldr	r3, [r7, #20]
	}
 8006700:	4618      	mov	r0, r3
 8006702:	3728      	adds	r7, #40	@ 0x28
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006708:	b580      	push	{r7, lr}
 800670a:	b08c      	sub	sp, #48	@ 0x30
 800670c:	af04      	add	r7, sp, #16
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	603b      	str	r3, [r7, #0]
 8006714:	4613      	mov	r3, r2
 8006716:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006718:	88fb      	ldrh	r3, [r7, #6]
 800671a:	009b      	lsls	r3, r3, #2
 800671c:	4618      	mov	r0, r3
 800671e:	f001 fc17 	bl	8007f50 <pvPortMalloc>
 8006722:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00e      	beq.n	8006748 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800672a:	20a8      	movs	r0, #168	@ 0xa8
 800672c:	f001 fc10 	bl	8007f50 <pvPortMalloc>
 8006730:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006732:	69fb      	ldr	r3, [r7, #28]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d003      	beq.n	8006740 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	631a      	str	r2, [r3, #48]	@ 0x30
 800673e:	e005      	b.n	800674c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006740:	6978      	ldr	r0, [r7, #20]
 8006742:	f001 fcd3 	bl	80080ec <vPortFree>
 8006746:	e001      	b.n	800674c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006748:	2300      	movs	r3, #0
 800674a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d017      	beq.n	8006782 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006752:	69fb      	ldr	r3, [r7, #28]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800675a:	88fa      	ldrh	r2, [r7, #6]
 800675c:	2300      	movs	r3, #0
 800675e:	9303      	str	r3, [sp, #12]
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	9302      	str	r3, [sp, #8]
 8006764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006766:	9301      	str	r3, [sp, #4]
 8006768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	68b9      	ldr	r1, [r7, #8]
 8006770:	68f8      	ldr	r0, [r7, #12]
 8006772:	f000 f80f 	bl	8006794 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006776:	69f8      	ldr	r0, [r7, #28]
 8006778:	f000 f8b4 	bl	80068e4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800677c:	2301      	movs	r3, #1
 800677e:	61bb      	str	r3, [r7, #24]
 8006780:	e002      	b.n	8006788 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006782:	f04f 33ff 	mov.w	r3, #4294967295
 8006786:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006788:	69bb      	ldr	r3, [r7, #24]
	}
 800678a:	4618      	mov	r0, r3
 800678c:	3720      	adds	r7, #32
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
	...

08006794 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b088      	sub	sp, #32
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
 80067a0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80067a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	009b      	lsls	r3, r3, #2
 80067aa:	461a      	mov	r2, r3
 80067ac:	21a5      	movs	r1, #165	@ 0xa5
 80067ae:	f002 f91a 	bl	80089e6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80067b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80067bc:	3b01      	subs	r3, #1
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	4413      	add	r3, r2
 80067c2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	f023 0307 	bic.w	r3, r3, #7
 80067ca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80067cc:	69bb      	ldr	r3, [r7, #24]
 80067ce:	f003 0307 	and.w	r3, r3, #7
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00b      	beq.n	80067ee <prvInitialiseNewTask+0x5a>
	__asm volatile
 80067d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067da:	f383 8811 	msr	BASEPRI, r3
 80067de:	f3bf 8f6f 	isb	sy
 80067e2:	f3bf 8f4f 	dsb	sy
 80067e6:	617b      	str	r3, [r7, #20]
}
 80067e8:	bf00      	nop
 80067ea:	bf00      	nop
 80067ec:	e7fd      	b.n	80067ea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d01f      	beq.n	8006834 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067f4:	2300      	movs	r3, #0
 80067f6:	61fb      	str	r3, [r7, #28]
 80067f8:	e012      	b.n	8006820 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80067fa:	68ba      	ldr	r2, [r7, #8]
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	4413      	add	r3, r2
 8006800:	7819      	ldrb	r1, [r3, #0]
 8006802:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	4413      	add	r3, r2
 8006808:	3334      	adds	r3, #52	@ 0x34
 800680a:	460a      	mov	r2, r1
 800680c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	4413      	add	r3, r2
 8006814:	781b      	ldrb	r3, [r3, #0]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d006      	beq.n	8006828 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	3301      	adds	r3, #1
 800681e:	61fb      	str	r3, [r7, #28]
 8006820:	69fb      	ldr	r3, [r7, #28]
 8006822:	2b0f      	cmp	r3, #15
 8006824:	d9e9      	bls.n	80067fa <prvInitialiseNewTask+0x66>
 8006826:	e000      	b.n	800682a <prvInitialiseNewTask+0x96>
			{
				break;
 8006828:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800682a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006832:	e003      	b.n	800683c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006836:	2200      	movs	r2, #0
 8006838:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800683c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683e:	2b37      	cmp	r3, #55	@ 0x37
 8006840:	d901      	bls.n	8006846 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006842:	2337      	movs	r3, #55	@ 0x37
 8006844:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006848:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800684a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800684c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006850:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006854:	2200      	movs	r2, #0
 8006856:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685a:	3304      	adds	r3, #4
 800685c:	4618      	mov	r0, r3
 800685e:	f7ff f96a 	bl	8005b36 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006864:	3318      	adds	r3, #24
 8006866:	4618      	mov	r0, r3
 8006868:	f7ff f965 	bl	8005b36 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800686c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006870:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006874:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800687c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006880:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006884:	2200      	movs	r2, #0
 8006886:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800688a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688c:	2200      	movs	r2, #0
 800688e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006894:	3354      	adds	r3, #84	@ 0x54
 8006896:	224c      	movs	r2, #76	@ 0x4c
 8006898:	2100      	movs	r1, #0
 800689a:	4618      	mov	r0, r3
 800689c:	f002 f8a3 	bl	80089e6 <memset>
 80068a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a2:	4a0d      	ldr	r2, [pc, #52]	@ (80068d8 <prvInitialiseNewTask+0x144>)
 80068a4:	659a      	str	r2, [r3, #88]	@ 0x58
 80068a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a8:	4a0c      	ldr	r2, [pc, #48]	@ (80068dc <prvInitialiseNewTask+0x148>)
 80068aa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80068ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ae:	4a0c      	ldr	r2, [pc, #48]	@ (80068e0 <prvInitialiseNewTask+0x14c>)
 80068b0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80068b2:	683a      	ldr	r2, [r7, #0]
 80068b4:	68f9      	ldr	r1, [r7, #12]
 80068b6:	69b8      	ldr	r0, [r7, #24]
 80068b8:	f001 f954 	bl	8007b64 <pxPortInitialiseStack>
 80068bc:	4602      	mov	r2, r0
 80068be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80068c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d002      	beq.n	80068ce <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80068c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068ce:	bf00      	nop
 80068d0:	3720      	adds	r7, #32
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	20001fc8 	.word	0x20001fc8
 80068dc:	20002030 	.word	0x20002030
 80068e0:	20002098 	.word	0x20002098

080068e4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b082      	sub	sp, #8
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80068ec:	f001 fa2e 	bl	8007d4c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80068f0:	4b2d      	ldr	r3, [pc, #180]	@ (80069a8 <prvAddNewTaskToReadyList+0xc4>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	3301      	adds	r3, #1
 80068f6:	4a2c      	ldr	r2, [pc, #176]	@ (80069a8 <prvAddNewTaskToReadyList+0xc4>)
 80068f8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80068fa:	4b2c      	ldr	r3, [pc, #176]	@ (80069ac <prvAddNewTaskToReadyList+0xc8>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d109      	bne.n	8006916 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006902:	4a2a      	ldr	r2, [pc, #168]	@ (80069ac <prvAddNewTaskToReadyList+0xc8>)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006908:	4b27      	ldr	r3, [pc, #156]	@ (80069a8 <prvAddNewTaskToReadyList+0xc4>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d110      	bne.n	8006932 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006910:	f000 fc2a 	bl	8007168 <prvInitialiseTaskLists>
 8006914:	e00d      	b.n	8006932 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006916:	4b26      	ldr	r3, [pc, #152]	@ (80069b0 <prvAddNewTaskToReadyList+0xcc>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d109      	bne.n	8006932 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800691e:	4b23      	ldr	r3, [pc, #140]	@ (80069ac <prvAddNewTaskToReadyList+0xc8>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006928:	429a      	cmp	r2, r3
 800692a:	d802      	bhi.n	8006932 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800692c:	4a1f      	ldr	r2, [pc, #124]	@ (80069ac <prvAddNewTaskToReadyList+0xc8>)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006932:	4b20      	ldr	r3, [pc, #128]	@ (80069b4 <prvAddNewTaskToReadyList+0xd0>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	3301      	adds	r3, #1
 8006938:	4a1e      	ldr	r2, [pc, #120]	@ (80069b4 <prvAddNewTaskToReadyList+0xd0>)
 800693a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800693c:	4b1d      	ldr	r3, [pc, #116]	@ (80069b4 <prvAddNewTaskToReadyList+0xd0>)
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006948:	4b1b      	ldr	r3, [pc, #108]	@ (80069b8 <prvAddNewTaskToReadyList+0xd4>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	429a      	cmp	r2, r3
 800694e:	d903      	bls.n	8006958 <prvAddNewTaskToReadyList+0x74>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006954:	4a18      	ldr	r2, [pc, #96]	@ (80069b8 <prvAddNewTaskToReadyList+0xd4>)
 8006956:	6013      	str	r3, [r2, #0]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800695c:	4613      	mov	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	4413      	add	r3, r2
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	4a15      	ldr	r2, [pc, #84]	@ (80069bc <prvAddNewTaskToReadyList+0xd8>)
 8006966:	441a      	add	r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	3304      	adds	r3, #4
 800696c:	4619      	mov	r1, r3
 800696e:	4610      	mov	r0, r2
 8006970:	f7ff f8ed 	bl	8005b4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006974:	f001 fa1a 	bl	8007dac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006978:	4b0d      	ldr	r3, [pc, #52]	@ (80069b0 <prvAddNewTaskToReadyList+0xcc>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d00e      	beq.n	800699e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006980:	4b0a      	ldr	r3, [pc, #40]	@ (80069ac <prvAddNewTaskToReadyList+0xc8>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698a:	429a      	cmp	r2, r3
 800698c:	d207      	bcs.n	800699e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800698e:	4b0c      	ldr	r3, [pc, #48]	@ (80069c0 <prvAddNewTaskToReadyList+0xdc>)
 8006990:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006994:	601a      	str	r2, [r3, #0]
 8006996:	f3bf 8f4f 	dsb	sy
 800699a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800699e:	bf00      	nop
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	20001248 	.word	0x20001248
 80069ac:	20000d74 	.word	0x20000d74
 80069b0:	20001254 	.word	0x20001254
 80069b4:	20001264 	.word	0x20001264
 80069b8:	20001250 	.word	0x20001250
 80069bc:	20000d78 	.word	0x20000d78
 80069c0:	e000ed04 	.word	0xe000ed04

080069c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80069cc:	2300      	movs	r3, #0
 80069ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d018      	beq.n	8006a08 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80069d6:	4b14      	ldr	r3, [pc, #80]	@ (8006a28 <vTaskDelay+0x64>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00b      	beq.n	80069f6 <vTaskDelay+0x32>
	__asm volatile
 80069de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e2:	f383 8811 	msr	BASEPRI, r3
 80069e6:	f3bf 8f6f 	isb	sy
 80069ea:	f3bf 8f4f 	dsb	sy
 80069ee:	60bb      	str	r3, [r7, #8]
}
 80069f0:	bf00      	nop
 80069f2:	bf00      	nop
 80069f4:	e7fd      	b.n	80069f2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80069f6:	f000 f88b 	bl	8006b10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80069fa:	2100      	movs	r1, #0
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 fd05 	bl	800740c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006a02:	f000 f893 	bl	8006b2c <xTaskResumeAll>
 8006a06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d107      	bne.n	8006a1e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006a0e:	4b07      	ldr	r3, [pc, #28]	@ (8006a2c <vTaskDelay+0x68>)
 8006a10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a1e:	bf00      	nop
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20001270 	.word	0x20001270
 8006a2c:	e000ed04 	.word	0xe000ed04

08006a30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b08a      	sub	sp, #40	@ 0x28
 8006a34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006a36:	2300      	movs	r3, #0
 8006a38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006a3e:	463a      	mov	r2, r7
 8006a40:	1d39      	adds	r1, r7, #4
 8006a42:	f107 0308 	add.w	r3, r7, #8
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7ff f824 	bl	8005a94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006a4c:	6839      	ldr	r1, [r7, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	9202      	str	r2, [sp, #8]
 8006a54:	9301      	str	r3, [sp, #4]
 8006a56:	2300      	movs	r3, #0
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	460a      	mov	r2, r1
 8006a5e:	4924      	ldr	r1, [pc, #144]	@ (8006af0 <vTaskStartScheduler+0xc0>)
 8006a60:	4824      	ldr	r0, [pc, #144]	@ (8006af4 <vTaskStartScheduler+0xc4>)
 8006a62:	f7ff fdf1 	bl	8006648 <xTaskCreateStatic>
 8006a66:	4603      	mov	r3, r0
 8006a68:	4a23      	ldr	r2, [pc, #140]	@ (8006af8 <vTaskStartScheduler+0xc8>)
 8006a6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006a6c:	4b22      	ldr	r3, [pc, #136]	@ (8006af8 <vTaskStartScheduler+0xc8>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d002      	beq.n	8006a7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006a74:	2301      	movs	r3, #1
 8006a76:	617b      	str	r3, [r7, #20]
 8006a78:	e001      	b.n	8006a7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d102      	bne.n	8006a8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006a84:	f000 fd16 	bl	80074b4 <xTimerCreateTimerTask>
 8006a88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d11b      	bne.n	8006ac8 <vTaskStartScheduler+0x98>
	__asm volatile
 8006a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a94:	f383 8811 	msr	BASEPRI, r3
 8006a98:	f3bf 8f6f 	isb	sy
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	613b      	str	r3, [r7, #16]
}
 8006aa2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006aa4:	4b15      	ldr	r3, [pc, #84]	@ (8006afc <vTaskStartScheduler+0xcc>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	3354      	adds	r3, #84	@ 0x54
 8006aaa:	4a15      	ldr	r2, [pc, #84]	@ (8006b00 <vTaskStartScheduler+0xd0>)
 8006aac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006aae:	4b15      	ldr	r3, [pc, #84]	@ (8006b04 <vTaskStartScheduler+0xd4>)
 8006ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006ab6:	4b14      	ldr	r3, [pc, #80]	@ (8006b08 <vTaskStartScheduler+0xd8>)
 8006ab8:	2201      	movs	r2, #1
 8006aba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006abc:	4b13      	ldr	r3, [pc, #76]	@ (8006b0c <vTaskStartScheduler+0xdc>)
 8006abe:	2200      	movs	r2, #0
 8006ac0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006ac2:	f001 f8d1 	bl	8007c68 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006ac6:	e00f      	b.n	8006ae8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ace:	d10b      	bne.n	8006ae8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad4:	f383 8811 	msr	BASEPRI, r3
 8006ad8:	f3bf 8f6f 	isb	sy
 8006adc:	f3bf 8f4f 	dsb	sy
 8006ae0:	60fb      	str	r3, [r7, #12]
}
 8006ae2:	bf00      	nop
 8006ae4:	bf00      	nop
 8006ae6:	e7fd      	b.n	8006ae4 <vTaskStartScheduler+0xb4>
}
 8006ae8:	bf00      	nop
 8006aea:	3718      	adds	r7, #24
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	0800ccb0 	.word	0x0800ccb0
 8006af4:	08007139 	.word	0x08007139
 8006af8:	2000126c 	.word	0x2000126c
 8006afc:	20000d74 	.word	0x20000d74
 8006b00:	2000001c 	.word	0x2000001c
 8006b04:	20001268 	.word	0x20001268
 8006b08:	20001254 	.word	0x20001254
 8006b0c:	2000124c 	.word	0x2000124c

08006b10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006b10:	b480      	push	{r7}
 8006b12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006b14:	4b04      	ldr	r3, [pc, #16]	@ (8006b28 <vTaskSuspendAll+0x18>)
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	4a03      	ldr	r2, [pc, #12]	@ (8006b28 <vTaskSuspendAll+0x18>)
 8006b1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006b1e:	bf00      	nop
 8006b20:	46bd      	mov	sp, r7
 8006b22:	bc80      	pop	{r7}
 8006b24:	4770      	bx	lr
 8006b26:	bf00      	nop
 8006b28:	20001270 	.word	0x20001270

08006b2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b084      	sub	sp, #16
 8006b30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b32:	2300      	movs	r3, #0
 8006b34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006b36:	2300      	movs	r3, #0
 8006b38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006b3a:	4b42      	ldr	r3, [pc, #264]	@ (8006c44 <xTaskResumeAll+0x118>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d10b      	bne.n	8006b5a <xTaskResumeAll+0x2e>
	__asm volatile
 8006b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b46:	f383 8811 	msr	BASEPRI, r3
 8006b4a:	f3bf 8f6f 	isb	sy
 8006b4e:	f3bf 8f4f 	dsb	sy
 8006b52:	603b      	str	r3, [r7, #0]
}
 8006b54:	bf00      	nop
 8006b56:	bf00      	nop
 8006b58:	e7fd      	b.n	8006b56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006b5a:	f001 f8f7 	bl	8007d4c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006b5e:	4b39      	ldr	r3, [pc, #228]	@ (8006c44 <xTaskResumeAll+0x118>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	3b01      	subs	r3, #1
 8006b64:	4a37      	ldr	r2, [pc, #220]	@ (8006c44 <xTaskResumeAll+0x118>)
 8006b66:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b68:	4b36      	ldr	r3, [pc, #216]	@ (8006c44 <xTaskResumeAll+0x118>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d162      	bne.n	8006c36 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b70:	4b35      	ldr	r3, [pc, #212]	@ (8006c48 <xTaskResumeAll+0x11c>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d05e      	beq.n	8006c36 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b78:	e02f      	b.n	8006bda <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b7a:	4b34      	ldr	r3, [pc, #208]	@ (8006c4c <xTaskResumeAll+0x120>)
 8006b7c:	68db      	ldr	r3, [r3, #12]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	3318      	adds	r3, #24
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7ff f83c 	bl	8005c04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	3304      	adds	r3, #4
 8006b90:	4618      	mov	r0, r3
 8006b92:	f7ff f837 	bl	8005c04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b9a:	4b2d      	ldr	r3, [pc, #180]	@ (8006c50 <xTaskResumeAll+0x124>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d903      	bls.n	8006baa <xTaskResumeAll+0x7e>
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba6:	4a2a      	ldr	r2, [pc, #168]	@ (8006c50 <xTaskResumeAll+0x124>)
 8006ba8:	6013      	str	r3, [r2, #0]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bae:	4613      	mov	r3, r2
 8006bb0:	009b      	lsls	r3, r3, #2
 8006bb2:	4413      	add	r3, r2
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	4a27      	ldr	r2, [pc, #156]	@ (8006c54 <xTaskResumeAll+0x128>)
 8006bb8:	441a      	add	r2, r3
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	3304      	adds	r3, #4
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	f7fe ffc4 	bl	8005b4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bca:	4b23      	ldr	r3, [pc, #140]	@ (8006c58 <xTaskResumeAll+0x12c>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d302      	bcc.n	8006bda <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006bd4:	4b21      	ldr	r3, [pc, #132]	@ (8006c5c <xTaskResumeAll+0x130>)
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006bda:	4b1c      	ldr	r3, [pc, #112]	@ (8006c4c <xTaskResumeAll+0x120>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1cb      	bne.n	8006b7a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d001      	beq.n	8006bec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006be8:	f000 fb62 	bl	80072b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006bec:	4b1c      	ldr	r3, [pc, #112]	@ (8006c60 <xTaskResumeAll+0x134>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d010      	beq.n	8006c1a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006bf8:	f000 f844 	bl	8006c84 <xTaskIncrementTick>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d002      	beq.n	8006c08 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006c02:	4b16      	ldr	r3, [pc, #88]	@ (8006c5c <xTaskResumeAll+0x130>)
 8006c04:	2201      	movs	r2, #1
 8006c06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	3b01      	subs	r3, #1
 8006c0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d1f1      	bne.n	8006bf8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006c14:	4b12      	ldr	r3, [pc, #72]	@ (8006c60 <xTaskResumeAll+0x134>)
 8006c16:	2200      	movs	r2, #0
 8006c18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006c1a:	4b10      	ldr	r3, [pc, #64]	@ (8006c5c <xTaskResumeAll+0x130>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d009      	beq.n	8006c36 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006c22:	2301      	movs	r3, #1
 8006c24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006c26:	4b0f      	ldr	r3, [pc, #60]	@ (8006c64 <xTaskResumeAll+0x138>)
 8006c28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c2c:	601a      	str	r2, [r3, #0]
 8006c2e:	f3bf 8f4f 	dsb	sy
 8006c32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c36:	f001 f8b9 	bl	8007dac <vPortExitCritical>

	return xAlreadyYielded;
 8006c3a:	68bb      	ldr	r3, [r7, #8]
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3710      	adds	r7, #16
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	20001270 	.word	0x20001270
 8006c48:	20001248 	.word	0x20001248
 8006c4c:	20001208 	.word	0x20001208
 8006c50:	20001250 	.word	0x20001250
 8006c54:	20000d78 	.word	0x20000d78
 8006c58:	20000d74 	.word	0x20000d74
 8006c5c:	2000125c 	.word	0x2000125c
 8006c60:	20001258 	.word	0x20001258
 8006c64:	e000ed04 	.word	0xe000ed04

08006c68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006c6e:	4b04      	ldr	r3, [pc, #16]	@ (8006c80 <xTaskGetTickCount+0x18>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006c74:	687b      	ldr	r3, [r7, #4]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	370c      	adds	r7, #12
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bc80      	pop	{r7}
 8006c7e:	4770      	bx	lr
 8006c80:	2000124c 	.word	0x2000124c

08006c84 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b086      	sub	sp, #24
 8006c88:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c8e:	4b4f      	ldr	r3, [pc, #316]	@ (8006dcc <xTaskIncrementTick+0x148>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	f040 8090 	bne.w	8006db8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c98:	4b4d      	ldr	r3, [pc, #308]	@ (8006dd0 <xTaskIncrementTick+0x14c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	3301      	adds	r3, #1
 8006c9e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006ca0:	4a4b      	ldr	r2, [pc, #300]	@ (8006dd0 <xTaskIncrementTick+0x14c>)
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d121      	bne.n	8006cf0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006cac:	4b49      	ldr	r3, [pc, #292]	@ (8006dd4 <xTaskIncrementTick+0x150>)
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00b      	beq.n	8006cce <xTaskIncrementTick+0x4a>
	__asm volatile
 8006cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cba:	f383 8811 	msr	BASEPRI, r3
 8006cbe:	f3bf 8f6f 	isb	sy
 8006cc2:	f3bf 8f4f 	dsb	sy
 8006cc6:	603b      	str	r3, [r7, #0]
}
 8006cc8:	bf00      	nop
 8006cca:	bf00      	nop
 8006ccc:	e7fd      	b.n	8006cca <xTaskIncrementTick+0x46>
 8006cce:	4b41      	ldr	r3, [pc, #260]	@ (8006dd4 <xTaskIncrementTick+0x150>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	60fb      	str	r3, [r7, #12]
 8006cd4:	4b40      	ldr	r3, [pc, #256]	@ (8006dd8 <xTaskIncrementTick+0x154>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a3e      	ldr	r2, [pc, #248]	@ (8006dd4 <xTaskIncrementTick+0x150>)
 8006cda:	6013      	str	r3, [r2, #0]
 8006cdc:	4a3e      	ldr	r2, [pc, #248]	@ (8006dd8 <xTaskIncrementTick+0x154>)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6013      	str	r3, [r2, #0]
 8006ce2:	4b3e      	ldr	r3, [pc, #248]	@ (8006ddc <xTaskIncrementTick+0x158>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3301      	adds	r3, #1
 8006ce8:	4a3c      	ldr	r2, [pc, #240]	@ (8006ddc <xTaskIncrementTick+0x158>)
 8006cea:	6013      	str	r3, [r2, #0]
 8006cec:	f000 fae0 	bl	80072b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006cf0:	4b3b      	ldr	r3, [pc, #236]	@ (8006de0 <xTaskIncrementTick+0x15c>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d349      	bcc.n	8006d8e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cfa:	4b36      	ldr	r3, [pc, #216]	@ (8006dd4 <xTaskIncrementTick+0x150>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d104      	bne.n	8006d0e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d04:	4b36      	ldr	r3, [pc, #216]	@ (8006de0 <xTaskIncrementTick+0x15c>)
 8006d06:	f04f 32ff 	mov.w	r2, #4294967295
 8006d0a:	601a      	str	r2, [r3, #0]
					break;
 8006d0c:	e03f      	b.n	8006d8e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d0e:	4b31      	ldr	r3, [pc, #196]	@ (8006dd4 <xTaskIncrementTick+0x150>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	68db      	ldr	r3, [r3, #12]
 8006d14:	68db      	ldr	r3, [r3, #12]
 8006d16:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	429a      	cmp	r2, r3
 8006d24:	d203      	bcs.n	8006d2e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006d26:	4a2e      	ldr	r2, [pc, #184]	@ (8006de0 <xTaskIncrementTick+0x15c>)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d2c:	e02f      	b.n	8006d8e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	3304      	adds	r3, #4
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fe ff66 	bl	8005c04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d004      	beq.n	8006d4a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	3318      	adds	r3, #24
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7fe ff5d 	bl	8005c04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d4e:	4b25      	ldr	r3, [pc, #148]	@ (8006de4 <xTaskIncrementTick+0x160>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d903      	bls.n	8006d5e <xTaskIncrementTick+0xda>
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d5a:	4a22      	ldr	r2, [pc, #136]	@ (8006de4 <xTaskIncrementTick+0x160>)
 8006d5c:	6013      	str	r3, [r2, #0]
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d62:	4613      	mov	r3, r2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	4413      	add	r3, r2
 8006d68:	009b      	lsls	r3, r3, #2
 8006d6a:	4a1f      	ldr	r2, [pc, #124]	@ (8006de8 <xTaskIncrementTick+0x164>)
 8006d6c:	441a      	add	r2, r3
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	3304      	adds	r3, #4
 8006d72:	4619      	mov	r1, r3
 8006d74:	4610      	mov	r0, r2
 8006d76:	f7fe feea 	bl	8005b4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d7e:	4b1b      	ldr	r3, [pc, #108]	@ (8006dec <xTaskIncrementTick+0x168>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d3b8      	bcc.n	8006cfa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d8c:	e7b5      	b.n	8006cfa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d8e:	4b17      	ldr	r3, [pc, #92]	@ (8006dec <xTaskIncrementTick+0x168>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d94:	4914      	ldr	r1, [pc, #80]	@ (8006de8 <xTaskIncrementTick+0x164>)
 8006d96:	4613      	mov	r3, r2
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	4413      	add	r3, r2
 8006d9c:	009b      	lsls	r3, r3, #2
 8006d9e:	440b      	add	r3, r1
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	2b01      	cmp	r3, #1
 8006da4:	d901      	bls.n	8006daa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006da6:	2301      	movs	r3, #1
 8006da8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006daa:	4b11      	ldr	r3, [pc, #68]	@ (8006df0 <xTaskIncrementTick+0x16c>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d007      	beq.n	8006dc2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006db2:	2301      	movs	r3, #1
 8006db4:	617b      	str	r3, [r7, #20]
 8006db6:	e004      	b.n	8006dc2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006db8:	4b0e      	ldr	r3, [pc, #56]	@ (8006df4 <xTaskIncrementTick+0x170>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	4a0d      	ldr	r2, [pc, #52]	@ (8006df4 <xTaskIncrementTick+0x170>)
 8006dc0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006dc2:	697b      	ldr	r3, [r7, #20]
}
 8006dc4:	4618      	mov	r0, r3
 8006dc6:	3718      	adds	r7, #24
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	bd80      	pop	{r7, pc}
 8006dcc:	20001270 	.word	0x20001270
 8006dd0:	2000124c 	.word	0x2000124c
 8006dd4:	20001200 	.word	0x20001200
 8006dd8:	20001204 	.word	0x20001204
 8006ddc:	20001260 	.word	0x20001260
 8006de0:	20001268 	.word	0x20001268
 8006de4:	20001250 	.word	0x20001250
 8006de8:	20000d78 	.word	0x20000d78
 8006dec:	20000d74 	.word	0x20000d74
 8006df0:	2000125c 	.word	0x2000125c
 8006df4:	20001258 	.word	0x20001258

08006df8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b085      	sub	sp, #20
 8006dfc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006dfe:	4b2a      	ldr	r3, [pc, #168]	@ (8006ea8 <vTaskSwitchContext+0xb0>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d003      	beq.n	8006e0e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006e06:	4b29      	ldr	r3, [pc, #164]	@ (8006eac <vTaskSwitchContext+0xb4>)
 8006e08:	2201      	movs	r2, #1
 8006e0a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006e0c:	e047      	b.n	8006e9e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006e0e:	4b27      	ldr	r3, [pc, #156]	@ (8006eac <vTaskSwitchContext+0xb4>)
 8006e10:	2200      	movs	r2, #0
 8006e12:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e14:	4b26      	ldr	r3, [pc, #152]	@ (8006eb0 <vTaskSwitchContext+0xb8>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	60fb      	str	r3, [r7, #12]
 8006e1a:	e011      	b.n	8006e40 <vTaskSwitchContext+0x48>
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10b      	bne.n	8006e3a <vTaskSwitchContext+0x42>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	607b      	str	r3, [r7, #4]
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop
 8006e38:	e7fd      	b.n	8006e36 <vTaskSwitchContext+0x3e>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	60fb      	str	r3, [r7, #12]
 8006e40:	491c      	ldr	r1, [pc, #112]	@ (8006eb4 <vTaskSwitchContext+0xbc>)
 8006e42:	68fa      	ldr	r2, [r7, #12]
 8006e44:	4613      	mov	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	4413      	add	r3, r2
 8006e4a:	009b      	lsls	r3, r3, #2
 8006e4c:	440b      	add	r3, r1
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d0e3      	beq.n	8006e1c <vTaskSwitchContext+0x24>
 8006e54:	68fa      	ldr	r2, [r7, #12]
 8006e56:	4613      	mov	r3, r2
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	4413      	add	r3, r2
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	4a15      	ldr	r2, [pc, #84]	@ (8006eb4 <vTaskSwitchContext+0xbc>)
 8006e60:	4413      	add	r3, r2
 8006e62:	60bb      	str	r3, [r7, #8]
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	605a      	str	r2, [r3, #4]
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	3308      	adds	r3, #8
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d104      	bne.n	8006e84 <vTaskSwitchContext+0x8c>
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	605a      	str	r2, [r3, #4]
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	685b      	ldr	r3, [r3, #4]
 8006e88:	68db      	ldr	r3, [r3, #12]
 8006e8a:	4a0b      	ldr	r2, [pc, #44]	@ (8006eb8 <vTaskSwitchContext+0xc0>)
 8006e8c:	6013      	str	r3, [r2, #0]
 8006e8e:	4a08      	ldr	r2, [pc, #32]	@ (8006eb0 <vTaskSwitchContext+0xb8>)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e94:	4b08      	ldr	r3, [pc, #32]	@ (8006eb8 <vTaskSwitchContext+0xc0>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	3354      	adds	r3, #84	@ 0x54
 8006e9a:	4a08      	ldr	r2, [pc, #32]	@ (8006ebc <vTaskSwitchContext+0xc4>)
 8006e9c:	6013      	str	r3, [r2, #0]
}
 8006e9e:	bf00      	nop
 8006ea0:	3714      	adds	r7, #20
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bc80      	pop	{r7}
 8006ea6:	4770      	bx	lr
 8006ea8:	20001270 	.word	0x20001270
 8006eac:	2000125c 	.word	0x2000125c
 8006eb0:	20001250 	.word	0x20001250
 8006eb4:	20000d78 	.word	0x20000d78
 8006eb8:	20000d74 	.word	0x20000d74
 8006ebc:	2000001c 	.word	0x2000001c

08006ec0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d10b      	bne.n	8006ee8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed4:	f383 8811 	msr	BASEPRI, r3
 8006ed8:	f3bf 8f6f 	isb	sy
 8006edc:	f3bf 8f4f 	dsb	sy
 8006ee0:	60fb      	str	r3, [r7, #12]
}
 8006ee2:	bf00      	nop
 8006ee4:	bf00      	nop
 8006ee6:	e7fd      	b.n	8006ee4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ee8:	4b07      	ldr	r3, [pc, #28]	@ (8006f08 <vTaskPlaceOnEventList+0x48>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	3318      	adds	r3, #24
 8006eee:	4619      	mov	r1, r3
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f7fe fe4f 	bl	8005b94 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ef6:	2101      	movs	r1, #1
 8006ef8:	6838      	ldr	r0, [r7, #0]
 8006efa:	f000 fa87 	bl	800740c <prvAddCurrentTaskToDelayedList>
}
 8006efe:	bf00      	nop
 8006f00:	3710      	adds	r7, #16
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}
 8006f06:	bf00      	nop
 8006f08:	20000d74 	.word	0x20000d74

08006f0c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10b      	bne.n	8006f36 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f22:	f383 8811 	msr	BASEPRI, r3
 8006f26:	f3bf 8f6f 	isb	sy
 8006f2a:	f3bf 8f4f 	dsb	sy
 8006f2e:	617b      	str	r3, [r7, #20]
}
 8006f30:	bf00      	nop
 8006f32:	bf00      	nop
 8006f34:	e7fd      	b.n	8006f32 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f36:	4b0a      	ldr	r3, [pc, #40]	@ (8006f60 <vTaskPlaceOnEventListRestricted+0x54>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3318      	adds	r3, #24
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	68f8      	ldr	r0, [r7, #12]
 8006f40:	f7fe fe05 	bl	8005b4e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f4e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006f50:	6879      	ldr	r1, [r7, #4]
 8006f52:	68b8      	ldr	r0, [r7, #8]
 8006f54:	f000 fa5a 	bl	800740c <prvAddCurrentTaskToDelayedList>
	}
 8006f58:	bf00      	nop
 8006f5a:	3718      	adds	r7, #24
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}
 8006f60:	20000d74 	.word	0x20000d74

08006f64 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b086      	sub	sp, #24
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10b      	bne.n	8006f92 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006f7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f7e:	f383 8811 	msr	BASEPRI, r3
 8006f82:	f3bf 8f6f 	isb	sy
 8006f86:	f3bf 8f4f 	dsb	sy
 8006f8a:	60fb      	str	r3, [r7, #12]
}
 8006f8c:	bf00      	nop
 8006f8e:	bf00      	nop
 8006f90:	e7fd      	b.n	8006f8e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	3318      	adds	r3, #24
 8006f96:	4618      	mov	r0, r3
 8006f98:	f7fe fe34 	bl	8005c04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8007014 <xTaskRemoveFromEventList+0xb0>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d11d      	bne.n	8006fe0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	3304      	adds	r3, #4
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f7fe fe2b 	bl	8005c04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fb2:	4b19      	ldr	r3, [pc, #100]	@ (8007018 <xTaskRemoveFromEventList+0xb4>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d903      	bls.n	8006fc2 <xTaskRemoveFromEventList+0x5e>
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fbe:	4a16      	ldr	r2, [pc, #88]	@ (8007018 <xTaskRemoveFromEventList+0xb4>)
 8006fc0:	6013      	str	r3, [r2, #0]
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	4413      	add	r3, r2
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	4a13      	ldr	r2, [pc, #76]	@ (800701c <xTaskRemoveFromEventList+0xb8>)
 8006fd0:	441a      	add	r2, r3
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	3304      	adds	r3, #4
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	4610      	mov	r0, r2
 8006fda:	f7fe fdb8 	bl	8005b4e <vListInsertEnd>
 8006fde:	e005      	b.n	8006fec <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	3318      	adds	r3, #24
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	480e      	ldr	r0, [pc, #56]	@ (8007020 <xTaskRemoveFromEventList+0xbc>)
 8006fe8:	f7fe fdb1 	bl	8005b4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8007024 <xTaskRemoveFromEventList+0xc0>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ff6:	429a      	cmp	r2, r3
 8006ff8:	d905      	bls.n	8007006 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8007028 <xTaskRemoveFromEventList+0xc4>)
 8007000:	2201      	movs	r2, #1
 8007002:	601a      	str	r2, [r3, #0]
 8007004:	e001      	b.n	800700a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007006:	2300      	movs	r3, #0
 8007008:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800700a:	697b      	ldr	r3, [r7, #20]
}
 800700c:	4618      	mov	r0, r3
 800700e:	3718      	adds	r7, #24
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}
 8007014:	20001270 	.word	0x20001270
 8007018:	20001250 	.word	0x20001250
 800701c:	20000d78 	.word	0x20000d78
 8007020:	20001208 	.word	0x20001208
 8007024:	20000d74 	.word	0x20000d74
 8007028:	2000125c 	.word	0x2000125c

0800702c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007034:	4b06      	ldr	r3, [pc, #24]	@ (8007050 <vTaskInternalSetTimeOutState+0x24>)
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800703c:	4b05      	ldr	r3, [pc, #20]	@ (8007054 <vTaskInternalSetTimeOutState+0x28>)
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	605a      	str	r2, [r3, #4]
}
 8007044:	bf00      	nop
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	bc80      	pop	{r7}
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	20001260 	.word	0x20001260
 8007054:	2000124c 	.word	0x2000124c

08007058 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b088      	sub	sp, #32
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d10b      	bne.n	8007080 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706c:	f383 8811 	msr	BASEPRI, r3
 8007070:	f3bf 8f6f 	isb	sy
 8007074:	f3bf 8f4f 	dsb	sy
 8007078:	613b      	str	r3, [r7, #16]
}
 800707a:	bf00      	nop
 800707c:	bf00      	nop
 800707e:	e7fd      	b.n	800707c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10b      	bne.n	800709e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	60fb      	str	r3, [r7, #12]
}
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800709e:	f000 fe55 	bl	8007d4c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80070a2:	4b1d      	ldr	r3, [pc, #116]	@ (8007118 <xTaskCheckForTimeOut+0xc0>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	69ba      	ldr	r2, [r7, #24]
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ba:	d102      	bne.n	80070c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80070bc:	2300      	movs	r3, #0
 80070be:	61fb      	str	r3, [r7, #28]
 80070c0:	e023      	b.n	800710a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	4b15      	ldr	r3, [pc, #84]	@ (800711c <xTaskCheckForTimeOut+0xc4>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d007      	beq.n	80070de <xTaskCheckForTimeOut+0x86>
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	69ba      	ldr	r2, [r7, #24]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d302      	bcc.n	80070de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80070d8:	2301      	movs	r3, #1
 80070da:	61fb      	str	r3, [r7, #28]
 80070dc:	e015      	b.n	800710a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	697a      	ldr	r2, [r7, #20]
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d20b      	bcs.n	8007100 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	1ad2      	subs	r2, r2, r3
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80070f4:	6878      	ldr	r0, [r7, #4]
 80070f6:	f7ff ff99 	bl	800702c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80070fa:	2300      	movs	r3, #0
 80070fc:	61fb      	str	r3, [r7, #28]
 80070fe:	e004      	b.n	800710a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	2200      	movs	r2, #0
 8007104:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007106:	2301      	movs	r3, #1
 8007108:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800710a:	f000 fe4f 	bl	8007dac <vPortExitCritical>

	return xReturn;
 800710e:	69fb      	ldr	r3, [r7, #28]
}
 8007110:	4618      	mov	r0, r3
 8007112:	3720      	adds	r7, #32
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}
 8007118:	2000124c 	.word	0x2000124c
 800711c:	20001260 	.word	0x20001260

08007120 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007120:	b480      	push	{r7}
 8007122:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007124:	4b03      	ldr	r3, [pc, #12]	@ (8007134 <vTaskMissedYield+0x14>)
 8007126:	2201      	movs	r2, #1
 8007128:	601a      	str	r2, [r3, #0]
}
 800712a:	bf00      	nop
 800712c:	46bd      	mov	sp, r7
 800712e:	bc80      	pop	{r7}
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	2000125c 	.word	0x2000125c

08007138 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007140:	f000 f852 	bl	80071e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007144:	4b06      	ldr	r3, [pc, #24]	@ (8007160 <prvIdleTask+0x28>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	2b01      	cmp	r3, #1
 800714a:	d9f9      	bls.n	8007140 <prvIdleTask+0x8>
			{
				taskYIELD();
 800714c:	4b05      	ldr	r3, [pc, #20]	@ (8007164 <prvIdleTask+0x2c>)
 800714e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007152:	601a      	str	r2, [r3, #0]
 8007154:	f3bf 8f4f 	dsb	sy
 8007158:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800715c:	e7f0      	b.n	8007140 <prvIdleTask+0x8>
 800715e:	bf00      	nop
 8007160:	20000d78 	.word	0x20000d78
 8007164:	e000ed04 	.word	0xe000ed04

08007168 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b082      	sub	sp, #8
 800716c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800716e:	2300      	movs	r3, #0
 8007170:	607b      	str	r3, [r7, #4]
 8007172:	e00c      	b.n	800718e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	4613      	mov	r3, r2
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	4413      	add	r3, r2
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	4a12      	ldr	r2, [pc, #72]	@ (80071c8 <prvInitialiseTaskLists+0x60>)
 8007180:	4413      	add	r3, r2
 8007182:	4618      	mov	r0, r3
 8007184:	f7fe fcb8 	bl	8005af8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	3301      	adds	r3, #1
 800718c:	607b      	str	r3, [r7, #4]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2b37      	cmp	r3, #55	@ 0x37
 8007192:	d9ef      	bls.n	8007174 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007194:	480d      	ldr	r0, [pc, #52]	@ (80071cc <prvInitialiseTaskLists+0x64>)
 8007196:	f7fe fcaf 	bl	8005af8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800719a:	480d      	ldr	r0, [pc, #52]	@ (80071d0 <prvInitialiseTaskLists+0x68>)
 800719c:	f7fe fcac 	bl	8005af8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80071a0:	480c      	ldr	r0, [pc, #48]	@ (80071d4 <prvInitialiseTaskLists+0x6c>)
 80071a2:	f7fe fca9 	bl	8005af8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80071a6:	480c      	ldr	r0, [pc, #48]	@ (80071d8 <prvInitialiseTaskLists+0x70>)
 80071a8:	f7fe fca6 	bl	8005af8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80071ac:	480b      	ldr	r0, [pc, #44]	@ (80071dc <prvInitialiseTaskLists+0x74>)
 80071ae:	f7fe fca3 	bl	8005af8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80071b2:	4b0b      	ldr	r3, [pc, #44]	@ (80071e0 <prvInitialiseTaskLists+0x78>)
 80071b4:	4a05      	ldr	r2, [pc, #20]	@ (80071cc <prvInitialiseTaskLists+0x64>)
 80071b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80071b8:	4b0a      	ldr	r3, [pc, #40]	@ (80071e4 <prvInitialiseTaskLists+0x7c>)
 80071ba:	4a05      	ldr	r2, [pc, #20]	@ (80071d0 <prvInitialiseTaskLists+0x68>)
 80071bc:	601a      	str	r2, [r3, #0]
}
 80071be:	bf00      	nop
 80071c0:	3708      	adds	r7, #8
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	20000d78 	.word	0x20000d78
 80071cc:	200011d8 	.word	0x200011d8
 80071d0:	200011ec 	.word	0x200011ec
 80071d4:	20001208 	.word	0x20001208
 80071d8:	2000121c 	.word	0x2000121c
 80071dc:	20001234 	.word	0x20001234
 80071e0:	20001200 	.word	0x20001200
 80071e4:	20001204 	.word	0x20001204

080071e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b082      	sub	sp, #8
 80071ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80071ee:	e019      	b.n	8007224 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80071f0:	f000 fdac 	bl	8007d4c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071f4:	4b10      	ldr	r3, [pc, #64]	@ (8007238 <prvCheckTasksWaitingTermination+0x50>)
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	68db      	ldr	r3, [r3, #12]
 80071fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	3304      	adds	r3, #4
 8007200:	4618      	mov	r0, r3
 8007202:	f7fe fcff 	bl	8005c04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007206:	4b0d      	ldr	r3, [pc, #52]	@ (800723c <prvCheckTasksWaitingTermination+0x54>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	3b01      	subs	r3, #1
 800720c:	4a0b      	ldr	r2, [pc, #44]	@ (800723c <prvCheckTasksWaitingTermination+0x54>)
 800720e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007210:	4b0b      	ldr	r3, [pc, #44]	@ (8007240 <prvCheckTasksWaitingTermination+0x58>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	3b01      	subs	r3, #1
 8007216:	4a0a      	ldr	r2, [pc, #40]	@ (8007240 <prvCheckTasksWaitingTermination+0x58>)
 8007218:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800721a:	f000 fdc7 	bl	8007dac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 f810 	bl	8007244 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007224:	4b06      	ldr	r3, [pc, #24]	@ (8007240 <prvCheckTasksWaitingTermination+0x58>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1e1      	bne.n	80071f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800722c:	bf00      	nop
 800722e:	bf00      	nop
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}
 8007236:	bf00      	nop
 8007238:	2000121c 	.word	0x2000121c
 800723c:	20001248 	.word	0x20001248
 8007240:	20001230 	.word	0x20001230

08007244 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007244:	b580      	push	{r7, lr}
 8007246:	b084      	sub	sp, #16
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	3354      	adds	r3, #84	@ 0x54
 8007250:	4618      	mov	r0, r3
 8007252:	f001 fc85 	bl	8008b60 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800725c:	2b00      	cmp	r3, #0
 800725e:	d108      	bne.n	8007272 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007264:	4618      	mov	r0, r3
 8007266:	f000 ff41 	bl	80080ec <vPortFree>
				vPortFree( pxTCB );
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f000 ff3e 	bl	80080ec <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007270:	e019      	b.n	80072a6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007278:	2b01      	cmp	r3, #1
 800727a:	d103      	bne.n	8007284 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 ff35 	bl	80080ec <vPortFree>
	}
 8007282:	e010      	b.n	80072a6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800728a:	2b02      	cmp	r3, #2
 800728c:	d00b      	beq.n	80072a6 <prvDeleteTCB+0x62>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	60fb      	str	r3, [r7, #12]
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	e7fd      	b.n	80072a2 <prvDeleteTCB+0x5e>
	}
 80072a6:	bf00      	nop
 80072a8:	3710      	adds	r7, #16
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}
	...

080072b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072b6:	4b0c      	ldr	r3, [pc, #48]	@ (80072e8 <prvResetNextTaskUnblockTime+0x38>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d104      	bne.n	80072ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80072c0:	4b0a      	ldr	r3, [pc, #40]	@ (80072ec <prvResetNextTaskUnblockTime+0x3c>)
 80072c2:	f04f 32ff 	mov.w	r2, #4294967295
 80072c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80072c8:	e008      	b.n	80072dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072ca:	4b07      	ldr	r3, [pc, #28]	@ (80072e8 <prvResetNextTaskUnblockTime+0x38>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68db      	ldr	r3, [r3, #12]
 80072d0:	68db      	ldr	r3, [r3, #12]
 80072d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	4a04      	ldr	r2, [pc, #16]	@ (80072ec <prvResetNextTaskUnblockTime+0x3c>)
 80072da:	6013      	str	r3, [r2, #0]
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bc80      	pop	{r7}
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	20001200 	.word	0x20001200
 80072ec:	20001268 	.word	0x20001268

080072f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80072f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007324 <xTaskGetSchedulerState+0x34>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d102      	bne.n	8007304 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80072fe:	2301      	movs	r3, #1
 8007300:	607b      	str	r3, [r7, #4]
 8007302:	e008      	b.n	8007316 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007304:	4b08      	ldr	r3, [pc, #32]	@ (8007328 <xTaskGetSchedulerState+0x38>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d102      	bne.n	8007312 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800730c:	2302      	movs	r3, #2
 800730e:	607b      	str	r3, [r7, #4]
 8007310:	e001      	b.n	8007316 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007312:	2300      	movs	r3, #0
 8007314:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007316:	687b      	ldr	r3, [r7, #4]
	}
 8007318:	4618      	mov	r0, r3
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	bc80      	pop	{r7}
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop
 8007324:	20001254 	.word	0x20001254
 8007328:	20001270 	.word	0x20001270

0800732c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800732c:	b580      	push	{r7, lr}
 800732e:	b086      	sub	sp, #24
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007338:	2300      	movs	r3, #0
 800733a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2b00      	cmp	r3, #0
 8007340:	d058      	beq.n	80073f4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007342:	4b2f      	ldr	r3, [pc, #188]	@ (8007400 <xTaskPriorityDisinherit+0xd4>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	693a      	ldr	r2, [r7, #16]
 8007348:	429a      	cmp	r2, r3
 800734a:	d00b      	beq.n	8007364 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800734c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007350:	f383 8811 	msr	BASEPRI, r3
 8007354:	f3bf 8f6f 	isb	sy
 8007358:	f3bf 8f4f 	dsb	sy
 800735c:	60fb      	str	r3, [r7, #12]
}
 800735e:	bf00      	nop
 8007360:	bf00      	nop
 8007362:	e7fd      	b.n	8007360 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007368:	2b00      	cmp	r3, #0
 800736a:	d10b      	bne.n	8007384 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800736c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007370:	f383 8811 	msr	BASEPRI, r3
 8007374:	f3bf 8f6f 	isb	sy
 8007378:	f3bf 8f4f 	dsb	sy
 800737c:	60bb      	str	r3, [r7, #8]
}
 800737e:	bf00      	nop
 8007380:	bf00      	nop
 8007382:	e7fd      	b.n	8007380 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007388:	1e5a      	subs	r2, r3, #1
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007396:	429a      	cmp	r2, r3
 8007398:	d02c      	beq.n	80073f4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d128      	bne.n	80073f4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	3304      	adds	r3, #4
 80073a6:	4618      	mov	r0, r3
 80073a8:	f7fe fc2c 	bl	8005c04 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007404 <xTaskPriorityDisinherit+0xd8>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d903      	bls.n	80073d4 <xTaskPriorityDisinherit+0xa8>
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d0:	4a0c      	ldr	r2, [pc, #48]	@ (8007404 <xTaskPriorityDisinherit+0xd8>)
 80073d2:	6013      	str	r3, [r2, #0]
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073d8:	4613      	mov	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4a09      	ldr	r2, [pc, #36]	@ (8007408 <xTaskPriorityDisinherit+0xdc>)
 80073e2:	441a      	add	r2, r3
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	3304      	adds	r3, #4
 80073e8:	4619      	mov	r1, r3
 80073ea:	4610      	mov	r0, r2
 80073ec:	f7fe fbaf 	bl	8005b4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80073f0:	2301      	movs	r3, #1
 80073f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80073f4:	697b      	ldr	r3, [r7, #20]
	}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3718      	adds	r7, #24
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	20000d74 	.word	0x20000d74
 8007404:	20001250 	.word	0x20001250
 8007408:	20000d78 	.word	0x20000d78

0800740c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007416:	4b21      	ldr	r3, [pc, #132]	@ (800749c <prvAddCurrentTaskToDelayedList+0x90>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800741c:	4b20      	ldr	r3, [pc, #128]	@ (80074a0 <prvAddCurrentTaskToDelayedList+0x94>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	3304      	adds	r3, #4
 8007422:	4618      	mov	r0, r3
 8007424:	f7fe fbee 	bl	8005c04 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800742e:	d10a      	bne.n	8007446 <prvAddCurrentTaskToDelayedList+0x3a>
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d007      	beq.n	8007446 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007436:	4b1a      	ldr	r3, [pc, #104]	@ (80074a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	3304      	adds	r3, #4
 800743c:	4619      	mov	r1, r3
 800743e:	4819      	ldr	r0, [pc, #100]	@ (80074a4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007440:	f7fe fb85 	bl	8005b4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007444:	e026      	b.n	8007494 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007446:	68fa      	ldr	r2, [r7, #12]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4413      	add	r3, r2
 800744c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800744e:	4b14      	ldr	r3, [pc, #80]	@ (80074a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	68ba      	ldr	r2, [r7, #8]
 8007454:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007456:	68ba      	ldr	r2, [r7, #8]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	429a      	cmp	r2, r3
 800745c:	d209      	bcs.n	8007472 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800745e:	4b12      	ldr	r3, [pc, #72]	@ (80074a8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	4b0f      	ldr	r3, [pc, #60]	@ (80074a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	3304      	adds	r3, #4
 8007468:	4619      	mov	r1, r3
 800746a:	4610      	mov	r0, r2
 800746c:	f7fe fb92 	bl	8005b94 <vListInsert>
}
 8007470:	e010      	b.n	8007494 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007472:	4b0e      	ldr	r3, [pc, #56]	@ (80074ac <prvAddCurrentTaskToDelayedList+0xa0>)
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	4b0a      	ldr	r3, [pc, #40]	@ (80074a0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	3304      	adds	r3, #4
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f7fe fb88 	bl	8005b94 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007484:	4b0a      	ldr	r3, [pc, #40]	@ (80074b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68ba      	ldr	r2, [r7, #8]
 800748a:	429a      	cmp	r2, r3
 800748c:	d202      	bcs.n	8007494 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800748e:	4a08      	ldr	r2, [pc, #32]	@ (80074b0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	6013      	str	r3, [r2, #0]
}
 8007494:	bf00      	nop
 8007496:	3710      	adds	r7, #16
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}
 800749c:	2000124c 	.word	0x2000124c
 80074a0:	20000d74 	.word	0x20000d74
 80074a4:	20001234 	.word	0x20001234
 80074a8:	20001204 	.word	0x20001204
 80074ac:	20001200 	.word	0x20001200
 80074b0:	20001268 	.word	0x20001268

080074b4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b08a      	sub	sp, #40	@ 0x28
 80074b8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80074ba:	2300      	movs	r3, #0
 80074bc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80074be:	f000 fb11 	bl	8007ae4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80074c2:	4b1d      	ldr	r3, [pc, #116]	@ (8007538 <xTimerCreateTimerTask+0x84>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d021      	beq.n	800750e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80074ca:	2300      	movs	r3, #0
 80074cc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80074ce:	2300      	movs	r3, #0
 80074d0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80074d2:	1d3a      	adds	r2, r7, #4
 80074d4:	f107 0108 	add.w	r1, r7, #8
 80074d8:	f107 030c 	add.w	r3, r7, #12
 80074dc:	4618      	mov	r0, r3
 80074de:	f7fe faf1 	bl	8005ac4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80074e2:	6879      	ldr	r1, [r7, #4]
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	9202      	str	r2, [sp, #8]
 80074ea:	9301      	str	r3, [sp, #4]
 80074ec:	2302      	movs	r3, #2
 80074ee:	9300      	str	r3, [sp, #0]
 80074f0:	2300      	movs	r3, #0
 80074f2:	460a      	mov	r2, r1
 80074f4:	4911      	ldr	r1, [pc, #68]	@ (800753c <xTimerCreateTimerTask+0x88>)
 80074f6:	4812      	ldr	r0, [pc, #72]	@ (8007540 <xTimerCreateTimerTask+0x8c>)
 80074f8:	f7ff f8a6 	bl	8006648 <xTaskCreateStatic>
 80074fc:	4603      	mov	r3, r0
 80074fe:	4a11      	ldr	r2, [pc, #68]	@ (8007544 <xTimerCreateTimerTask+0x90>)
 8007500:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007502:	4b10      	ldr	r3, [pc, #64]	@ (8007544 <xTimerCreateTimerTask+0x90>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d001      	beq.n	800750e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800750a:	2301      	movs	r3, #1
 800750c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d10b      	bne.n	800752c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007518:	f383 8811 	msr	BASEPRI, r3
 800751c:	f3bf 8f6f 	isb	sy
 8007520:	f3bf 8f4f 	dsb	sy
 8007524:	613b      	str	r3, [r7, #16]
}
 8007526:	bf00      	nop
 8007528:	bf00      	nop
 800752a:	e7fd      	b.n	8007528 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800752c:	697b      	ldr	r3, [r7, #20]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3718      	adds	r7, #24
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	200012a4 	.word	0x200012a4
 800753c:	0800ccb8 	.word	0x0800ccb8
 8007540:	08007681 	.word	0x08007681
 8007544:	200012a8 	.word	0x200012a8

08007548 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b08a      	sub	sp, #40	@ 0x28
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]
 8007554:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007556:	2300      	movs	r3, #0
 8007558:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d10b      	bne.n	8007578 <xTimerGenericCommand+0x30>
	__asm volatile
 8007560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007564:	f383 8811 	msr	BASEPRI, r3
 8007568:	f3bf 8f6f 	isb	sy
 800756c:	f3bf 8f4f 	dsb	sy
 8007570:	623b      	str	r3, [r7, #32]
}
 8007572:	bf00      	nop
 8007574:	bf00      	nop
 8007576:	e7fd      	b.n	8007574 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007578:	4b19      	ldr	r3, [pc, #100]	@ (80075e0 <xTimerGenericCommand+0x98>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d02a      	beq.n	80075d6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	2b05      	cmp	r3, #5
 8007590:	dc18      	bgt.n	80075c4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007592:	f7ff fead 	bl	80072f0 <xTaskGetSchedulerState>
 8007596:	4603      	mov	r3, r0
 8007598:	2b02      	cmp	r3, #2
 800759a:	d109      	bne.n	80075b0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800759c:	4b10      	ldr	r3, [pc, #64]	@ (80075e0 <xTimerGenericCommand+0x98>)
 800759e:	6818      	ldr	r0, [r3, #0]
 80075a0:	f107 0110 	add.w	r1, r7, #16
 80075a4:	2300      	movs	r3, #0
 80075a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075a8:	f7fe fc60 	bl	8005e6c <xQueueGenericSend>
 80075ac:	6278      	str	r0, [r7, #36]	@ 0x24
 80075ae:	e012      	b.n	80075d6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80075b0:	4b0b      	ldr	r3, [pc, #44]	@ (80075e0 <xTimerGenericCommand+0x98>)
 80075b2:	6818      	ldr	r0, [r3, #0]
 80075b4:	f107 0110 	add.w	r1, r7, #16
 80075b8:	2300      	movs	r3, #0
 80075ba:	2200      	movs	r2, #0
 80075bc:	f7fe fc56 	bl	8005e6c <xQueueGenericSend>
 80075c0:	6278      	str	r0, [r7, #36]	@ 0x24
 80075c2:	e008      	b.n	80075d6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80075c4:	4b06      	ldr	r3, [pc, #24]	@ (80075e0 <xTimerGenericCommand+0x98>)
 80075c6:	6818      	ldr	r0, [r3, #0]
 80075c8:	f107 0110 	add.w	r1, r7, #16
 80075cc:	2300      	movs	r3, #0
 80075ce:	683a      	ldr	r2, [r7, #0]
 80075d0:	f7fe fd4e 	bl	8006070 <xQueueGenericSendFromISR>
 80075d4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80075d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80075d8:	4618      	mov	r0, r3
 80075da:	3728      	adds	r7, #40	@ 0x28
 80075dc:	46bd      	mov	sp, r7
 80075de:	bd80      	pop	{r7, pc}
 80075e0:	200012a4 	.word	0x200012a4

080075e4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b088      	sub	sp, #32
 80075e8:	af02      	add	r7, sp, #8
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075ee:	4b23      	ldr	r3, [pc, #140]	@ (800767c <prvProcessExpiredTimer+0x98>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	68db      	ldr	r3, [r3, #12]
 80075f6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	3304      	adds	r3, #4
 80075fc:	4618      	mov	r0, r3
 80075fe:	f7fe fb01 	bl	8005c04 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007602:	697b      	ldr	r3, [r7, #20]
 8007604:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007608:	f003 0304 	and.w	r3, r3, #4
 800760c:	2b00      	cmp	r3, #0
 800760e:	d023      	beq.n	8007658 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	699a      	ldr	r2, [r3, #24]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	18d1      	adds	r1, r2, r3
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	683a      	ldr	r2, [r7, #0]
 800761c:	6978      	ldr	r0, [r7, #20]
 800761e:	f000 f8d3 	bl	80077c8 <prvInsertTimerInActiveList>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d020      	beq.n	800766a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007628:	2300      	movs	r3, #0
 800762a:	9300      	str	r3, [sp, #0]
 800762c:	2300      	movs	r3, #0
 800762e:	687a      	ldr	r2, [r7, #4]
 8007630:	2100      	movs	r1, #0
 8007632:	6978      	ldr	r0, [r7, #20]
 8007634:	f7ff ff88 	bl	8007548 <xTimerGenericCommand>
 8007638:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d114      	bne.n	800766a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	60fb      	str	r3, [r7, #12]
}
 8007652:	bf00      	nop
 8007654:	bf00      	nop
 8007656:	e7fd      	b.n	8007654 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800765e:	f023 0301 	bic.w	r3, r3, #1
 8007662:	b2da      	uxtb	r2, r3
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	6a1b      	ldr	r3, [r3, #32]
 800766e:	6978      	ldr	r0, [r7, #20]
 8007670:	4798      	blx	r3
}
 8007672:	bf00      	nop
 8007674:	3718      	adds	r7, #24
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	2000129c 	.word	0x2000129c

08007680 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b084      	sub	sp, #16
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007688:	f107 0308 	add.w	r3, r7, #8
 800768c:	4618      	mov	r0, r3
 800768e:	f000 f859 	bl	8007744 <prvGetNextExpireTime>
 8007692:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	4619      	mov	r1, r3
 8007698:	68f8      	ldr	r0, [r7, #12]
 800769a:	f000 f805 	bl	80076a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800769e:	f000 f8d5 	bl	800784c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80076a2:	bf00      	nop
 80076a4:	e7f0      	b.n	8007688 <prvTimerTask+0x8>
	...

080076a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80076b2:	f7ff fa2d 	bl	8006b10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80076b6:	f107 0308 	add.w	r3, r7, #8
 80076ba:	4618      	mov	r0, r3
 80076bc:	f000 f864 	bl	8007788 <prvSampleTimeNow>
 80076c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d130      	bne.n	800772a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d10a      	bne.n	80076e4 <prvProcessTimerOrBlockTask+0x3c>
 80076ce:	687a      	ldr	r2, [r7, #4]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d806      	bhi.n	80076e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80076d6:	f7ff fa29 	bl	8006b2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80076da:	68f9      	ldr	r1, [r7, #12]
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f7ff ff81 	bl	80075e4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80076e2:	e024      	b.n	800772e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d008      	beq.n	80076fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80076ea:	4b13      	ldr	r3, [pc, #76]	@ (8007738 <prvProcessTimerOrBlockTask+0x90>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d101      	bne.n	80076f8 <prvProcessTimerOrBlockTask+0x50>
 80076f4:	2301      	movs	r3, #1
 80076f6:	e000      	b.n	80076fa <prvProcessTimerOrBlockTask+0x52>
 80076f8:	2300      	movs	r3, #0
 80076fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80076fc:	4b0f      	ldr	r3, [pc, #60]	@ (800773c <prvProcessTimerOrBlockTask+0x94>)
 80076fe:	6818      	ldr	r0, [r3, #0]
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	1ad3      	subs	r3, r2, r3
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	4619      	mov	r1, r3
 800770a:	f7fe ff69 	bl	80065e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800770e:	f7ff fa0d 	bl	8006b2c <xTaskResumeAll>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d10a      	bne.n	800772e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007718:	4b09      	ldr	r3, [pc, #36]	@ (8007740 <prvProcessTimerOrBlockTask+0x98>)
 800771a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800771e:	601a      	str	r2, [r3, #0]
 8007720:	f3bf 8f4f 	dsb	sy
 8007724:	f3bf 8f6f 	isb	sy
}
 8007728:	e001      	b.n	800772e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800772a:	f7ff f9ff 	bl	8006b2c <xTaskResumeAll>
}
 800772e:	bf00      	nop
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	200012a0 	.word	0x200012a0
 800773c:	200012a4 	.word	0x200012a4
 8007740:	e000ed04 	.word	0xe000ed04

08007744 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800774c:	4b0d      	ldr	r3, [pc, #52]	@ (8007784 <prvGetNextExpireTime+0x40>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <prvGetNextExpireTime+0x16>
 8007756:	2201      	movs	r2, #1
 8007758:	e000      	b.n	800775c <prvGetNextExpireTime+0x18>
 800775a:	2200      	movs	r2, #0
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d105      	bne.n	8007774 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007768:	4b06      	ldr	r3, [pc, #24]	@ (8007784 <prvGetNextExpireTime+0x40>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	68db      	ldr	r3, [r3, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	60fb      	str	r3, [r7, #12]
 8007772:	e001      	b.n	8007778 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007774:	2300      	movs	r3, #0
 8007776:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007778:	68fb      	ldr	r3, [r7, #12]
}
 800777a:	4618      	mov	r0, r3
 800777c:	3714      	adds	r7, #20
 800777e:	46bd      	mov	sp, r7
 8007780:	bc80      	pop	{r7}
 8007782:	4770      	bx	lr
 8007784:	2000129c 	.word	0x2000129c

08007788 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b084      	sub	sp, #16
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007790:	f7ff fa6a 	bl	8006c68 <xTaskGetTickCount>
 8007794:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007796:	4b0b      	ldr	r3, [pc, #44]	@ (80077c4 <prvSampleTimeNow+0x3c>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68fa      	ldr	r2, [r7, #12]
 800779c:	429a      	cmp	r2, r3
 800779e:	d205      	bcs.n	80077ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80077a0:	f000 f93a 	bl	8007a18 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	601a      	str	r2, [r3, #0]
 80077aa:	e002      	b.n	80077b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80077b2:	4a04      	ldr	r2, [pc, #16]	@ (80077c4 <prvSampleTimeNow+0x3c>)
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80077b8:	68fb      	ldr	r3, [r7, #12]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3710      	adds	r7, #16
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	200012ac 	.word	0x200012ac

080077c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
 80077d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80077d6:	2300      	movs	r3, #0
 80077d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	68ba      	ldr	r2, [r7, #8]
 80077de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80077e6:	68ba      	ldr	r2, [r7, #8]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d812      	bhi.n	8007814 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	1ad2      	subs	r2, r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	699b      	ldr	r3, [r3, #24]
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d302      	bcc.n	8007802 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80077fc:	2301      	movs	r3, #1
 80077fe:	617b      	str	r3, [r7, #20]
 8007800:	e01b      	b.n	800783a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007802:	4b10      	ldr	r3, [pc, #64]	@ (8007844 <prvInsertTimerInActiveList+0x7c>)
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	3304      	adds	r3, #4
 800780a:	4619      	mov	r1, r3
 800780c:	4610      	mov	r0, r2
 800780e:	f7fe f9c1 	bl	8005b94 <vListInsert>
 8007812:	e012      	b.n	800783a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	429a      	cmp	r2, r3
 800781a:	d206      	bcs.n	800782a <prvInsertTimerInActiveList+0x62>
 800781c:	68ba      	ldr	r2, [r7, #8]
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	429a      	cmp	r2, r3
 8007822:	d302      	bcc.n	800782a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007824:	2301      	movs	r3, #1
 8007826:	617b      	str	r3, [r7, #20]
 8007828:	e007      	b.n	800783a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800782a:	4b07      	ldr	r3, [pc, #28]	@ (8007848 <prvInsertTimerInActiveList+0x80>)
 800782c:	681a      	ldr	r2, [r3, #0]
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	3304      	adds	r3, #4
 8007832:	4619      	mov	r1, r3
 8007834:	4610      	mov	r0, r2
 8007836:	f7fe f9ad 	bl	8005b94 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800783a:	697b      	ldr	r3, [r7, #20]
}
 800783c:	4618      	mov	r0, r3
 800783e:	3718      	adds	r7, #24
 8007840:	46bd      	mov	sp, r7
 8007842:	bd80      	pop	{r7, pc}
 8007844:	200012a0 	.word	0x200012a0
 8007848:	2000129c 	.word	0x2000129c

0800784c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b08e      	sub	sp, #56	@ 0x38
 8007850:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007852:	e0ce      	b.n	80079f2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	da19      	bge.n	800788e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800785a:	1d3b      	adds	r3, r7, #4
 800785c:	3304      	adds	r3, #4
 800785e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007862:	2b00      	cmp	r3, #0
 8007864:	d10b      	bne.n	800787e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007866:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800786a:	f383 8811 	msr	BASEPRI, r3
 800786e:	f3bf 8f6f 	isb	sy
 8007872:	f3bf 8f4f 	dsb	sy
 8007876:	61fb      	str	r3, [r7, #28]
}
 8007878:	bf00      	nop
 800787a:	bf00      	nop
 800787c:	e7fd      	b.n	800787a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800787e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007884:	6850      	ldr	r0, [r2, #4]
 8007886:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007888:	6892      	ldr	r2, [r2, #8]
 800788a:	4611      	mov	r1, r2
 800788c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2b00      	cmp	r3, #0
 8007892:	f2c0 80ae 	blt.w	80079f2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800789a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d004      	beq.n	80078ac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80078a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078a4:	3304      	adds	r3, #4
 80078a6:	4618      	mov	r0, r3
 80078a8:	f7fe f9ac 	bl	8005c04 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80078ac:	463b      	mov	r3, r7
 80078ae:	4618      	mov	r0, r3
 80078b0:	f7ff ff6a 	bl	8007788 <prvSampleTimeNow>
 80078b4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2b09      	cmp	r3, #9
 80078ba:	f200 8097 	bhi.w	80079ec <prvProcessReceivedCommands+0x1a0>
 80078be:	a201      	add	r2, pc, #4	@ (adr r2, 80078c4 <prvProcessReceivedCommands+0x78>)
 80078c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078c4:	080078ed 	.word	0x080078ed
 80078c8:	080078ed 	.word	0x080078ed
 80078cc:	080078ed 	.word	0x080078ed
 80078d0:	08007963 	.word	0x08007963
 80078d4:	08007977 	.word	0x08007977
 80078d8:	080079c3 	.word	0x080079c3
 80078dc:	080078ed 	.word	0x080078ed
 80078e0:	080078ed 	.word	0x080078ed
 80078e4:	08007963 	.word	0x08007963
 80078e8:	08007977 	.word	0x08007977
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80078ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80078f2:	f043 0301 	orr.w	r3, r3, #1
 80078f6:	b2da      	uxtb	r2, r3
 80078f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80078fe:	68ba      	ldr	r2, [r7, #8]
 8007900:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007902:	699b      	ldr	r3, [r3, #24]
 8007904:	18d1      	adds	r1, r2, r3
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800790a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800790c:	f7ff ff5c 	bl	80077c8 <prvInsertTimerInActiveList>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d06c      	beq.n	80079f0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007918:	6a1b      	ldr	r3, [r3, #32]
 800791a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800791c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800791e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007920:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007924:	f003 0304 	and.w	r3, r3, #4
 8007928:	2b00      	cmp	r3, #0
 800792a:	d061      	beq.n	80079f0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800792c:	68ba      	ldr	r2, [r7, #8]
 800792e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007930:	699b      	ldr	r3, [r3, #24]
 8007932:	441a      	add	r2, r3
 8007934:	2300      	movs	r3, #0
 8007936:	9300      	str	r3, [sp, #0]
 8007938:	2300      	movs	r3, #0
 800793a:	2100      	movs	r1, #0
 800793c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800793e:	f7ff fe03 	bl	8007548 <xTimerGenericCommand>
 8007942:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007944:	6a3b      	ldr	r3, [r7, #32]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d152      	bne.n	80079f0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800794a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794e:	f383 8811 	msr	BASEPRI, r3
 8007952:	f3bf 8f6f 	isb	sy
 8007956:	f3bf 8f4f 	dsb	sy
 800795a:	61bb      	str	r3, [r7, #24]
}
 800795c:	bf00      	nop
 800795e:	bf00      	nop
 8007960:	e7fd      	b.n	800795e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007964:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007968:	f023 0301 	bic.w	r3, r3, #1
 800796c:	b2da      	uxtb	r2, r3
 800796e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007970:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007974:	e03d      	b.n	80079f2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007978:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800797c:	f043 0301 	orr.w	r3, r3, #1
 8007980:	b2da      	uxtb	r2, r3
 8007982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007984:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007988:	68ba      	ldr	r2, [r7, #8]
 800798a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800798c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800798e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007990:	699b      	ldr	r3, [r3, #24]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10b      	bne.n	80079ae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800799a:	f383 8811 	msr	BASEPRI, r3
 800799e:	f3bf 8f6f 	isb	sy
 80079a2:	f3bf 8f4f 	dsb	sy
 80079a6:	617b      	str	r3, [r7, #20]
}
 80079a8:	bf00      	nop
 80079aa:	bf00      	nop
 80079ac:	e7fd      	b.n	80079aa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80079ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b0:	699a      	ldr	r2, [r3, #24]
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b4:	18d1      	adds	r1, r2, r3
 80079b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079bc:	f7ff ff04 	bl	80077c8 <prvInsertTimerInActiveList>
					break;
 80079c0:	e017      	b.n	80079f2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80079c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079c8:	f003 0302 	and.w	r3, r3, #2
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d103      	bne.n	80079d8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80079d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80079d2:	f000 fb8b 	bl	80080ec <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80079d6:	e00c      	b.n	80079f2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80079d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079de:	f023 0301 	bic.w	r3, r3, #1
 80079e2:	b2da      	uxtb	r2, r3
 80079e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80079ea:	e002      	b.n	80079f2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80079ec:	bf00      	nop
 80079ee:	e000      	b.n	80079f2 <prvProcessReceivedCommands+0x1a6>
					break;
 80079f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80079f2:	4b08      	ldr	r3, [pc, #32]	@ (8007a14 <prvProcessReceivedCommands+0x1c8>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	1d39      	adds	r1, r7, #4
 80079f8:	2200      	movs	r2, #0
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fe fbd6 	bl	80061ac <xQueueReceive>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	f47f af26 	bne.w	8007854 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007a08:	bf00      	nop
 8007a0a:	bf00      	nop
 8007a0c:	3730      	adds	r7, #48	@ 0x30
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}
 8007a12:	bf00      	nop
 8007a14:	200012a4 	.word	0x200012a4

08007a18 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b088      	sub	sp, #32
 8007a1c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a1e:	e049      	b.n	8007ab4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a20:	4b2e      	ldr	r3, [pc, #184]	@ (8007adc <prvSwitchTimerLists+0xc4>)
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	68db      	ldr	r3, [r3, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a2a:	4b2c      	ldr	r3, [pc, #176]	@ (8007adc <prvSwitchTimerLists+0xc4>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	3304      	adds	r3, #4
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f7fe f8e3 	bl	8005c04 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6a1b      	ldr	r3, [r3, #32]
 8007a42:	68f8      	ldr	r0, [r7, #12]
 8007a44:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a4c:	f003 0304 	and.w	r3, r3, #4
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d02f      	beq.n	8007ab4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	699b      	ldr	r3, [r3, #24]
 8007a58:	693a      	ldr	r2, [r7, #16]
 8007a5a:	4413      	add	r3, r2
 8007a5c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d90e      	bls.n	8007a84 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	68ba      	ldr	r2, [r7, #8]
 8007a6a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a72:	4b1a      	ldr	r3, [pc, #104]	@ (8007adc <prvSwitchTimerLists+0xc4>)
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	3304      	adds	r3, #4
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	4610      	mov	r0, r2
 8007a7e:	f7fe f889 	bl	8005b94 <vListInsert>
 8007a82:	e017      	b.n	8007ab4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007a84:	2300      	movs	r3, #0
 8007a86:	9300      	str	r3, [sp, #0]
 8007a88:	2300      	movs	r3, #0
 8007a8a:	693a      	ldr	r2, [r7, #16]
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	68f8      	ldr	r0, [r7, #12]
 8007a90:	f7ff fd5a 	bl	8007548 <xTimerGenericCommand>
 8007a94:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d10b      	bne.n	8007ab4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa0:	f383 8811 	msr	BASEPRI, r3
 8007aa4:	f3bf 8f6f 	isb	sy
 8007aa8:	f3bf 8f4f 	dsb	sy
 8007aac:	603b      	str	r3, [r7, #0]
}
 8007aae:	bf00      	nop
 8007ab0:	bf00      	nop
 8007ab2:	e7fd      	b.n	8007ab0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007ab4:	4b09      	ldr	r3, [pc, #36]	@ (8007adc <prvSwitchTimerLists+0xc4>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1b0      	bne.n	8007a20 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007abe:	4b07      	ldr	r3, [pc, #28]	@ (8007adc <prvSwitchTimerLists+0xc4>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007ac4:	4b06      	ldr	r3, [pc, #24]	@ (8007ae0 <prvSwitchTimerLists+0xc8>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a04      	ldr	r2, [pc, #16]	@ (8007adc <prvSwitchTimerLists+0xc4>)
 8007aca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007acc:	4a04      	ldr	r2, [pc, #16]	@ (8007ae0 <prvSwitchTimerLists+0xc8>)
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	6013      	str	r3, [r2, #0]
}
 8007ad2:	bf00      	nop
 8007ad4:	3718      	adds	r7, #24
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	2000129c 	.word	0x2000129c
 8007ae0:	200012a0 	.word	0x200012a0

08007ae4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007aea:	f000 f92f 	bl	8007d4c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007aee:	4b15      	ldr	r3, [pc, #84]	@ (8007b44 <prvCheckForValidListAndQueue+0x60>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d120      	bne.n	8007b38 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007af6:	4814      	ldr	r0, [pc, #80]	@ (8007b48 <prvCheckForValidListAndQueue+0x64>)
 8007af8:	f7fd fffe 	bl	8005af8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007afc:	4813      	ldr	r0, [pc, #76]	@ (8007b4c <prvCheckForValidListAndQueue+0x68>)
 8007afe:	f7fd fffb 	bl	8005af8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b02:	4b13      	ldr	r3, [pc, #76]	@ (8007b50 <prvCheckForValidListAndQueue+0x6c>)
 8007b04:	4a10      	ldr	r2, [pc, #64]	@ (8007b48 <prvCheckForValidListAndQueue+0x64>)
 8007b06:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b08:	4b12      	ldr	r3, [pc, #72]	@ (8007b54 <prvCheckForValidListAndQueue+0x70>)
 8007b0a:	4a10      	ldr	r2, [pc, #64]	@ (8007b4c <prvCheckForValidListAndQueue+0x68>)
 8007b0c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b0e:	2300      	movs	r3, #0
 8007b10:	9300      	str	r3, [sp, #0]
 8007b12:	4b11      	ldr	r3, [pc, #68]	@ (8007b58 <prvCheckForValidListAndQueue+0x74>)
 8007b14:	4a11      	ldr	r2, [pc, #68]	@ (8007b5c <prvCheckForValidListAndQueue+0x78>)
 8007b16:	2110      	movs	r1, #16
 8007b18:	200a      	movs	r0, #10
 8007b1a:	f7fe f907 	bl	8005d2c <xQueueGenericCreateStatic>
 8007b1e:	4603      	mov	r3, r0
 8007b20:	4a08      	ldr	r2, [pc, #32]	@ (8007b44 <prvCheckForValidListAndQueue+0x60>)
 8007b22:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007b24:	4b07      	ldr	r3, [pc, #28]	@ (8007b44 <prvCheckForValidListAndQueue+0x60>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d005      	beq.n	8007b38 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007b2c:	4b05      	ldr	r3, [pc, #20]	@ (8007b44 <prvCheckForValidListAndQueue+0x60>)
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	490b      	ldr	r1, [pc, #44]	@ (8007b60 <prvCheckForValidListAndQueue+0x7c>)
 8007b32:	4618      	mov	r0, r3
 8007b34:	f7fe fd2c 	bl	8006590 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b38:	f000 f938 	bl	8007dac <vPortExitCritical>
}
 8007b3c:	bf00      	nop
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	200012a4 	.word	0x200012a4
 8007b48:	20001274 	.word	0x20001274
 8007b4c:	20001288 	.word	0x20001288
 8007b50:	2000129c 	.word	0x2000129c
 8007b54:	200012a0 	.word	0x200012a0
 8007b58:	20001350 	.word	0x20001350
 8007b5c:	200012b0 	.word	0x200012b0
 8007b60:	0800ccc0 	.word	0x0800ccc0

08007b64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007b64:	b480      	push	{r7}
 8007b66:	b085      	sub	sp, #20
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	60f8      	str	r0, [r7, #12]
 8007b6c:	60b9      	str	r1, [r7, #8]
 8007b6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	3b04      	subs	r3, #4
 8007b74:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007b7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	3b04      	subs	r3, #4
 8007b82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	f023 0201 	bic.w	r2, r3, #1
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	3b04      	subs	r3, #4
 8007b92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007b94:	4a08      	ldr	r2, [pc, #32]	@ (8007bb8 <pxPortInitialiseStack+0x54>)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	3b14      	subs	r3, #20
 8007b9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	3b20      	subs	r3, #32
 8007baa:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007bac:	68fb      	ldr	r3, [r7, #12]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3714      	adds	r7, #20
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bc80      	pop	{r7}
 8007bb6:	4770      	bx	lr
 8007bb8:	08007bbd 	.word	0x08007bbd

08007bbc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007bbc:	b480      	push	{r7}
 8007bbe:	b085      	sub	sp, #20
 8007bc0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007bc6:	4b12      	ldr	r3, [pc, #72]	@ (8007c10 <prvTaskExitError+0x54>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bce:	d00b      	beq.n	8007be8 <prvTaskExitError+0x2c>
	__asm volatile
 8007bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bd4:	f383 8811 	msr	BASEPRI, r3
 8007bd8:	f3bf 8f6f 	isb	sy
 8007bdc:	f3bf 8f4f 	dsb	sy
 8007be0:	60fb      	str	r3, [r7, #12]
}
 8007be2:	bf00      	nop
 8007be4:	bf00      	nop
 8007be6:	e7fd      	b.n	8007be4 <prvTaskExitError+0x28>
	__asm volatile
 8007be8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bec:	f383 8811 	msr	BASEPRI, r3
 8007bf0:	f3bf 8f6f 	isb	sy
 8007bf4:	f3bf 8f4f 	dsb	sy
 8007bf8:	60bb      	str	r3, [r7, #8]
}
 8007bfa:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007bfc:	bf00      	nop
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d0fc      	beq.n	8007bfe <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop
 8007c08:	3714      	adds	r7, #20
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bc80      	pop	{r7}
 8007c0e:	4770      	bx	lr
 8007c10:	2000000c 	.word	0x2000000c
	...

08007c20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007c20:	4b07      	ldr	r3, [pc, #28]	@ (8007c40 <pxCurrentTCBConst2>)
 8007c22:	6819      	ldr	r1, [r3, #0]
 8007c24:	6808      	ldr	r0, [r1, #0]
 8007c26:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007c2a:	f380 8809 	msr	PSP, r0
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	f04f 0000 	mov.w	r0, #0
 8007c36:	f380 8811 	msr	BASEPRI, r0
 8007c3a:	f04e 0e0d 	orr.w	lr, lr, #13
 8007c3e:	4770      	bx	lr

08007c40 <pxCurrentTCBConst2>:
 8007c40:	20000d74 	.word	0x20000d74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007c44:	bf00      	nop
 8007c46:	bf00      	nop

08007c48 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007c48:	4806      	ldr	r0, [pc, #24]	@ (8007c64 <prvPortStartFirstTask+0x1c>)
 8007c4a:	6800      	ldr	r0, [r0, #0]
 8007c4c:	6800      	ldr	r0, [r0, #0]
 8007c4e:	f380 8808 	msr	MSP, r0
 8007c52:	b662      	cpsie	i
 8007c54:	b661      	cpsie	f
 8007c56:	f3bf 8f4f 	dsb	sy
 8007c5a:	f3bf 8f6f 	isb	sy
 8007c5e:	df00      	svc	0
 8007c60:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007c62:	bf00      	nop
 8007c64:	e000ed08 	.word	0xe000ed08

08007c68 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b084      	sub	sp, #16
 8007c6c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007c6e:	4b32      	ldr	r3, [pc, #200]	@ (8007d38 <xPortStartScheduler+0xd0>)
 8007c70:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	22ff      	movs	r2, #255	@ 0xff
 8007c7e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	b2db      	uxtb	r3, r3
 8007c86:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007c88:	78fb      	ldrb	r3, [r7, #3]
 8007c8a:	b2db      	uxtb	r3, r3
 8007c8c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007c90:	b2da      	uxtb	r2, r3
 8007c92:	4b2a      	ldr	r3, [pc, #168]	@ (8007d3c <xPortStartScheduler+0xd4>)
 8007c94:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007c96:	4b2a      	ldr	r3, [pc, #168]	@ (8007d40 <xPortStartScheduler+0xd8>)
 8007c98:	2207      	movs	r2, #7
 8007c9a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007c9c:	e009      	b.n	8007cb2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8007c9e:	4b28      	ldr	r3, [pc, #160]	@ (8007d40 <xPortStartScheduler+0xd8>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	3b01      	subs	r3, #1
 8007ca4:	4a26      	ldr	r2, [pc, #152]	@ (8007d40 <xPortStartScheduler+0xd8>)
 8007ca6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ca8:	78fb      	ldrb	r3, [r7, #3]
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	005b      	lsls	r3, r3, #1
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007cb2:	78fb      	ldrb	r3, [r7, #3]
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cba:	2b80      	cmp	r3, #128	@ 0x80
 8007cbc:	d0ef      	beq.n	8007c9e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007cbe:	4b20      	ldr	r3, [pc, #128]	@ (8007d40 <xPortStartScheduler+0xd8>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f1c3 0307 	rsb	r3, r3, #7
 8007cc6:	2b04      	cmp	r3, #4
 8007cc8:	d00b      	beq.n	8007ce2 <xPortStartScheduler+0x7a>
	__asm volatile
 8007cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cce:	f383 8811 	msr	BASEPRI, r3
 8007cd2:	f3bf 8f6f 	isb	sy
 8007cd6:	f3bf 8f4f 	dsb	sy
 8007cda:	60bb      	str	r3, [r7, #8]
}
 8007cdc:	bf00      	nop
 8007cde:	bf00      	nop
 8007ce0:	e7fd      	b.n	8007cde <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ce2:	4b17      	ldr	r3, [pc, #92]	@ (8007d40 <xPortStartScheduler+0xd8>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	021b      	lsls	r3, r3, #8
 8007ce8:	4a15      	ldr	r2, [pc, #84]	@ (8007d40 <xPortStartScheduler+0xd8>)
 8007cea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007cec:	4b14      	ldr	r3, [pc, #80]	@ (8007d40 <xPortStartScheduler+0xd8>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007cf4:	4a12      	ldr	r2, [pc, #72]	@ (8007d40 <xPortStartScheduler+0xd8>)
 8007cf6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	b2da      	uxtb	r2, r3
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007d00:	4b10      	ldr	r3, [pc, #64]	@ (8007d44 <xPortStartScheduler+0xdc>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a0f      	ldr	r2, [pc, #60]	@ (8007d44 <xPortStartScheduler+0xdc>)
 8007d06:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007d0a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007d0c:	4b0d      	ldr	r3, [pc, #52]	@ (8007d44 <xPortStartScheduler+0xdc>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a0c      	ldr	r2, [pc, #48]	@ (8007d44 <xPortStartScheduler+0xdc>)
 8007d12:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007d16:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007d18:	f000 f8b8 	bl	8007e8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8007d48 <xPortStartScheduler+0xe0>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007d22:	f7ff ff91 	bl	8007c48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007d26:	f7ff f867 	bl	8006df8 <vTaskSwitchContext>
	prvTaskExitError();
 8007d2a:	f7ff ff47 	bl	8007bbc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007d2e:	2300      	movs	r3, #0
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	e000e400 	.word	0xe000e400
 8007d3c:	200013a0 	.word	0x200013a0
 8007d40:	200013a4 	.word	0x200013a4
 8007d44:	e000ed20 	.word	0xe000ed20
 8007d48:	2000000c 	.word	0x2000000c

08007d4c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b083      	sub	sp, #12
 8007d50:	af00      	add	r7, sp, #0
	__asm volatile
 8007d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d56:	f383 8811 	msr	BASEPRI, r3
 8007d5a:	f3bf 8f6f 	isb	sy
 8007d5e:	f3bf 8f4f 	dsb	sy
 8007d62:	607b      	str	r3, [r7, #4]
}
 8007d64:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007d66:	4b0f      	ldr	r3, [pc, #60]	@ (8007da4 <vPortEnterCritical+0x58>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	3301      	adds	r3, #1
 8007d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8007da4 <vPortEnterCritical+0x58>)
 8007d6e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007d70:	4b0c      	ldr	r3, [pc, #48]	@ (8007da4 <vPortEnterCritical+0x58>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d110      	bne.n	8007d9a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007d78:	4b0b      	ldr	r3, [pc, #44]	@ (8007da8 <vPortEnterCritical+0x5c>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	b2db      	uxtb	r3, r3
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d00b      	beq.n	8007d9a <vPortEnterCritical+0x4e>
	__asm volatile
 8007d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d86:	f383 8811 	msr	BASEPRI, r3
 8007d8a:	f3bf 8f6f 	isb	sy
 8007d8e:	f3bf 8f4f 	dsb	sy
 8007d92:	603b      	str	r3, [r7, #0]
}
 8007d94:	bf00      	nop
 8007d96:	bf00      	nop
 8007d98:	e7fd      	b.n	8007d96 <vPortEnterCritical+0x4a>
	}
}
 8007d9a:	bf00      	nop
 8007d9c:	370c      	adds	r7, #12
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bc80      	pop	{r7}
 8007da2:	4770      	bx	lr
 8007da4:	2000000c 	.word	0x2000000c
 8007da8:	e000ed04 	.word	0xe000ed04

08007dac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007db2:	4b12      	ldr	r3, [pc, #72]	@ (8007dfc <vPortExitCritical+0x50>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d10b      	bne.n	8007dd2 <vPortExitCritical+0x26>
	__asm volatile
 8007dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dbe:	f383 8811 	msr	BASEPRI, r3
 8007dc2:	f3bf 8f6f 	isb	sy
 8007dc6:	f3bf 8f4f 	dsb	sy
 8007dca:	607b      	str	r3, [r7, #4]
}
 8007dcc:	bf00      	nop
 8007dce:	bf00      	nop
 8007dd0:	e7fd      	b.n	8007dce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8007dfc <vPortExitCritical+0x50>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	4a08      	ldr	r2, [pc, #32]	@ (8007dfc <vPortExitCritical+0x50>)
 8007dda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007ddc:	4b07      	ldr	r3, [pc, #28]	@ (8007dfc <vPortExitCritical+0x50>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d105      	bne.n	8007df0 <vPortExitCritical+0x44>
 8007de4:	2300      	movs	r3, #0
 8007de6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	f383 8811 	msr	BASEPRI, r3
}
 8007dee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007df0:	bf00      	nop
 8007df2:	370c      	adds	r7, #12
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bc80      	pop	{r7}
 8007df8:	4770      	bx	lr
 8007dfa:	bf00      	nop
 8007dfc:	2000000c 	.word	0x2000000c

08007e00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007e00:	f3ef 8009 	mrs	r0, PSP
 8007e04:	f3bf 8f6f 	isb	sy
 8007e08:	4b0d      	ldr	r3, [pc, #52]	@ (8007e40 <pxCurrentTCBConst>)
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007e10:	6010      	str	r0, [r2, #0]
 8007e12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007e16:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007e1a:	f380 8811 	msr	BASEPRI, r0
 8007e1e:	f7fe ffeb 	bl	8006df8 <vTaskSwitchContext>
 8007e22:	f04f 0000 	mov.w	r0, #0
 8007e26:	f380 8811 	msr	BASEPRI, r0
 8007e2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007e2e:	6819      	ldr	r1, [r3, #0]
 8007e30:	6808      	ldr	r0, [r1, #0]
 8007e32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007e36:	f380 8809 	msr	PSP, r0
 8007e3a:	f3bf 8f6f 	isb	sy
 8007e3e:	4770      	bx	lr

08007e40 <pxCurrentTCBConst>:
 8007e40:	20000d74 	.word	0x20000d74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop

08007e48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b082      	sub	sp, #8
 8007e4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007e4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e52:	f383 8811 	msr	BASEPRI, r3
 8007e56:	f3bf 8f6f 	isb	sy
 8007e5a:	f3bf 8f4f 	dsb	sy
 8007e5e:	607b      	str	r3, [r7, #4]
}
 8007e60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007e62:	f7fe ff0f 	bl	8006c84 <xTaskIncrementTick>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d003      	beq.n	8007e74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007e6c:	4b06      	ldr	r3, [pc, #24]	@ (8007e88 <xPortSysTickHandler+0x40>)
 8007e6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e72:	601a      	str	r2, [r3, #0]
 8007e74:	2300      	movs	r3, #0
 8007e76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	f383 8811 	msr	BASEPRI, r3
}
 8007e7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007e80:	bf00      	nop
 8007e82:	3708      	adds	r7, #8
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}
 8007e88:	e000ed04 	.word	0xe000ed04

08007e8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007e90:	4b0a      	ldr	r3, [pc, #40]	@ (8007ebc <vPortSetupTimerInterrupt+0x30>)
 8007e92:	2200      	movs	r2, #0
 8007e94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007e96:	4b0a      	ldr	r3, [pc, #40]	@ (8007ec0 <vPortSetupTimerInterrupt+0x34>)
 8007e98:	2200      	movs	r2, #0
 8007e9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007e9c:	4b09      	ldr	r3, [pc, #36]	@ (8007ec4 <vPortSetupTimerInterrupt+0x38>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a09      	ldr	r2, [pc, #36]	@ (8007ec8 <vPortSetupTimerInterrupt+0x3c>)
 8007ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ea6:	099b      	lsrs	r3, r3, #6
 8007ea8:	4a08      	ldr	r2, [pc, #32]	@ (8007ecc <vPortSetupTimerInterrupt+0x40>)
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007eae:	4b03      	ldr	r3, [pc, #12]	@ (8007ebc <vPortSetupTimerInterrupt+0x30>)
 8007eb0:	2207      	movs	r2, #7
 8007eb2:	601a      	str	r2, [r3, #0]
}
 8007eb4:	bf00      	nop
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bc80      	pop	{r7}
 8007eba:	4770      	bx	lr
 8007ebc:	e000e010 	.word	0xe000e010
 8007ec0:	e000e018 	.word	0xe000e018
 8007ec4:	20000000 	.word	0x20000000
 8007ec8:	10624dd3 	.word	0x10624dd3
 8007ecc:	e000e014 	.word	0xe000e014

08007ed0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007ed0:	b480      	push	{r7}
 8007ed2:	b085      	sub	sp, #20
 8007ed4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007ed6:	f3ef 8305 	mrs	r3, IPSR
 8007eda:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	2b0f      	cmp	r3, #15
 8007ee0:	d915      	bls.n	8007f0e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007ee2:	4a17      	ldr	r2, [pc, #92]	@ (8007f40 <vPortValidateInterruptPriority+0x70>)
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	781b      	ldrb	r3, [r3, #0]
 8007eea:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007eec:	4b15      	ldr	r3, [pc, #84]	@ (8007f44 <vPortValidateInterruptPriority+0x74>)
 8007eee:	781b      	ldrb	r3, [r3, #0]
 8007ef0:	7afa      	ldrb	r2, [r7, #11]
 8007ef2:	429a      	cmp	r2, r3
 8007ef4:	d20b      	bcs.n	8007f0e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efa:	f383 8811 	msr	BASEPRI, r3
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f3bf 8f4f 	dsb	sy
 8007f06:	607b      	str	r3, [r7, #4]
}
 8007f08:	bf00      	nop
 8007f0a:	bf00      	nop
 8007f0c:	e7fd      	b.n	8007f0a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8007f48 <vPortValidateInterruptPriority+0x78>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007f16:	4b0d      	ldr	r3, [pc, #52]	@ (8007f4c <vPortValidateInterruptPriority+0x7c>)
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d90b      	bls.n	8007f36 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f22:	f383 8811 	msr	BASEPRI, r3
 8007f26:	f3bf 8f6f 	isb	sy
 8007f2a:	f3bf 8f4f 	dsb	sy
 8007f2e:	603b      	str	r3, [r7, #0]
}
 8007f30:	bf00      	nop
 8007f32:	bf00      	nop
 8007f34:	e7fd      	b.n	8007f32 <vPortValidateInterruptPriority+0x62>
	}
 8007f36:	bf00      	nop
 8007f38:	3714      	adds	r7, #20
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bc80      	pop	{r7}
 8007f3e:	4770      	bx	lr
 8007f40:	e000e3f0 	.word	0xe000e3f0
 8007f44:	200013a0 	.word	0x200013a0
 8007f48:	e000ed0c 	.word	0xe000ed0c
 8007f4c:	200013a4 	.word	0x200013a4

08007f50 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b08a      	sub	sp, #40	@ 0x28
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007f5c:	f7fe fdd8 	bl	8006b10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007f60:	4b5c      	ldr	r3, [pc, #368]	@ (80080d4 <pvPortMalloc+0x184>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d101      	bne.n	8007f6c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007f68:	f000 f924 	bl	80081b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007f6c:	4b5a      	ldr	r3, [pc, #360]	@ (80080d8 <pvPortMalloc+0x188>)
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4013      	ands	r3, r2
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f040 8095 	bne.w	80080a4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d01e      	beq.n	8007fbe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007f80:	2208      	movs	r2, #8
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4413      	add	r3, r2
 8007f86:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f003 0307 	and.w	r3, r3, #7
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d015      	beq.n	8007fbe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f023 0307 	bic.w	r3, r3, #7
 8007f98:	3308      	adds	r3, #8
 8007f9a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f003 0307 	and.w	r3, r3, #7
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d00b      	beq.n	8007fbe <pvPortMalloc+0x6e>
	__asm volatile
 8007fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007faa:	f383 8811 	msr	BASEPRI, r3
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f3bf 8f4f 	dsb	sy
 8007fb6:	617b      	str	r3, [r7, #20]
}
 8007fb8:	bf00      	nop
 8007fba:	bf00      	nop
 8007fbc:	e7fd      	b.n	8007fba <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d06f      	beq.n	80080a4 <pvPortMalloc+0x154>
 8007fc4:	4b45      	ldr	r3, [pc, #276]	@ (80080dc <pvPortMalloc+0x18c>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d86a      	bhi.n	80080a4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007fce:	4b44      	ldr	r3, [pc, #272]	@ (80080e0 <pvPortMalloc+0x190>)
 8007fd0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007fd2:	4b43      	ldr	r3, [pc, #268]	@ (80080e0 <pvPortMalloc+0x190>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fd8:	e004      	b.n	8007fe4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fdc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	429a      	cmp	r2, r3
 8007fec:	d903      	bls.n	8007ff6 <pvPortMalloc+0xa6>
 8007fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1f1      	bne.n	8007fda <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ff6:	4b37      	ldr	r3, [pc, #220]	@ (80080d4 <pvPortMalloc+0x184>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d051      	beq.n	80080a4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008000:	6a3b      	ldr	r3, [r7, #32]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	2208      	movs	r2, #8
 8008006:	4413      	add	r3, r2
 8008008:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800800a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	6a3b      	ldr	r3, [r7, #32]
 8008010:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008014:	685a      	ldr	r2, [r3, #4]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	1ad2      	subs	r2, r2, r3
 800801a:	2308      	movs	r3, #8
 800801c:	005b      	lsls	r3, r3, #1
 800801e:	429a      	cmp	r2, r3
 8008020:	d920      	bls.n	8008064 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	4413      	add	r3, r2
 8008028:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800802a:	69bb      	ldr	r3, [r7, #24]
 800802c:	f003 0307 	and.w	r3, r3, #7
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00b      	beq.n	800804c <pvPortMalloc+0xfc>
	__asm volatile
 8008034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008038:	f383 8811 	msr	BASEPRI, r3
 800803c:	f3bf 8f6f 	isb	sy
 8008040:	f3bf 8f4f 	dsb	sy
 8008044:	613b      	str	r3, [r7, #16]
}
 8008046:	bf00      	nop
 8008048:	bf00      	nop
 800804a:	e7fd      	b.n	8008048 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800804c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804e:	685a      	ldr	r2, [r3, #4]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	1ad2      	subs	r2, r2, r3
 8008054:	69bb      	ldr	r3, [r7, #24]
 8008056:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805a:	687a      	ldr	r2, [r7, #4]
 800805c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800805e:	69b8      	ldr	r0, [r7, #24]
 8008060:	f000 f90a 	bl	8008278 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008064:	4b1d      	ldr	r3, [pc, #116]	@ (80080dc <pvPortMalloc+0x18c>)
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	1ad3      	subs	r3, r2, r3
 800806e:	4a1b      	ldr	r2, [pc, #108]	@ (80080dc <pvPortMalloc+0x18c>)
 8008070:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008072:	4b1a      	ldr	r3, [pc, #104]	@ (80080dc <pvPortMalloc+0x18c>)
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	4b1b      	ldr	r3, [pc, #108]	@ (80080e4 <pvPortMalloc+0x194>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	429a      	cmp	r2, r3
 800807c:	d203      	bcs.n	8008086 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800807e:	4b17      	ldr	r3, [pc, #92]	@ (80080dc <pvPortMalloc+0x18c>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a18      	ldr	r2, [pc, #96]	@ (80080e4 <pvPortMalloc+0x194>)
 8008084:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008088:	685a      	ldr	r2, [r3, #4]
 800808a:	4b13      	ldr	r3, [pc, #76]	@ (80080d8 <pvPortMalloc+0x188>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	431a      	orrs	r2, r3
 8008090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008092:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008096:	2200      	movs	r2, #0
 8008098:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800809a:	4b13      	ldr	r3, [pc, #76]	@ (80080e8 <pvPortMalloc+0x198>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	3301      	adds	r3, #1
 80080a0:	4a11      	ldr	r2, [pc, #68]	@ (80080e8 <pvPortMalloc+0x198>)
 80080a2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80080a4:	f7fe fd42 	bl	8006b2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	f003 0307 	and.w	r3, r3, #7
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d00b      	beq.n	80080ca <pvPortMalloc+0x17a>
	__asm volatile
 80080b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b6:	f383 8811 	msr	BASEPRI, r3
 80080ba:	f3bf 8f6f 	isb	sy
 80080be:	f3bf 8f4f 	dsb	sy
 80080c2:	60fb      	str	r3, [r7, #12]
}
 80080c4:	bf00      	nop
 80080c6:	bf00      	nop
 80080c8:	e7fd      	b.n	80080c6 <pvPortMalloc+0x176>
	return pvReturn;
 80080ca:	69fb      	ldr	r3, [r7, #28]
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3728      	adds	r7, #40	@ 0x28
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}
 80080d4:	20001fb0 	.word	0x20001fb0
 80080d8:	20001fc4 	.word	0x20001fc4
 80080dc:	20001fb4 	.word	0x20001fb4
 80080e0:	20001fa8 	.word	0x20001fa8
 80080e4:	20001fb8 	.word	0x20001fb8
 80080e8:	20001fbc 	.word	0x20001fbc

080080ec <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b086      	sub	sp, #24
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d04f      	beq.n	800819e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80080fe:	2308      	movs	r3, #8
 8008100:	425b      	negs	r3, r3
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	4413      	add	r3, r2
 8008106:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008108:	697b      	ldr	r3, [r7, #20]
 800810a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	685a      	ldr	r2, [r3, #4]
 8008110:	4b25      	ldr	r3, [pc, #148]	@ (80081a8 <vPortFree+0xbc>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	4013      	ands	r3, r2
 8008116:	2b00      	cmp	r3, #0
 8008118:	d10b      	bne.n	8008132 <vPortFree+0x46>
	__asm volatile
 800811a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800811e:	f383 8811 	msr	BASEPRI, r3
 8008122:	f3bf 8f6f 	isb	sy
 8008126:	f3bf 8f4f 	dsb	sy
 800812a:	60fb      	str	r3, [r7, #12]
}
 800812c:	bf00      	nop
 800812e:	bf00      	nop
 8008130:	e7fd      	b.n	800812e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d00b      	beq.n	8008152 <vPortFree+0x66>
	__asm volatile
 800813a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800813e:	f383 8811 	msr	BASEPRI, r3
 8008142:	f3bf 8f6f 	isb	sy
 8008146:	f3bf 8f4f 	dsb	sy
 800814a:	60bb      	str	r3, [r7, #8]
}
 800814c:	bf00      	nop
 800814e:	bf00      	nop
 8008150:	e7fd      	b.n	800814e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	685a      	ldr	r2, [r3, #4]
 8008156:	4b14      	ldr	r3, [pc, #80]	@ (80081a8 <vPortFree+0xbc>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4013      	ands	r3, r2
 800815c:	2b00      	cmp	r3, #0
 800815e:	d01e      	beq.n	800819e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d11a      	bne.n	800819e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	4b0e      	ldr	r3, [pc, #56]	@ (80081a8 <vPortFree+0xbc>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	43db      	mvns	r3, r3
 8008172:	401a      	ands	r2, r3
 8008174:	693b      	ldr	r3, [r7, #16]
 8008176:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008178:	f7fe fcca 	bl	8006b10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	685a      	ldr	r2, [r3, #4]
 8008180:	4b0a      	ldr	r3, [pc, #40]	@ (80081ac <vPortFree+0xc0>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	4413      	add	r3, r2
 8008186:	4a09      	ldr	r2, [pc, #36]	@ (80081ac <vPortFree+0xc0>)
 8008188:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800818a:	6938      	ldr	r0, [r7, #16]
 800818c:	f000 f874 	bl	8008278 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008190:	4b07      	ldr	r3, [pc, #28]	@ (80081b0 <vPortFree+0xc4>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	3301      	adds	r3, #1
 8008196:	4a06      	ldr	r2, [pc, #24]	@ (80081b0 <vPortFree+0xc4>)
 8008198:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800819a:	f7fe fcc7 	bl	8006b2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800819e:	bf00      	nop
 80081a0:	3718      	adds	r7, #24
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	20001fc4 	.word	0x20001fc4
 80081ac:	20001fb4 	.word	0x20001fb4
 80081b0:	20001fc0 	.word	0x20001fc0

080081b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80081b4:	b480      	push	{r7}
 80081b6:	b085      	sub	sp, #20
 80081b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80081ba:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80081be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80081c0:	4b27      	ldr	r3, [pc, #156]	@ (8008260 <prvHeapInit+0xac>)
 80081c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f003 0307 	and.w	r3, r3, #7
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00c      	beq.n	80081e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	3307      	adds	r3, #7
 80081d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f023 0307 	bic.w	r3, r3, #7
 80081da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80081dc:	68ba      	ldr	r2, [r7, #8]
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	1ad3      	subs	r3, r2, r3
 80081e2:	4a1f      	ldr	r2, [pc, #124]	@ (8008260 <prvHeapInit+0xac>)
 80081e4:	4413      	add	r3, r2
 80081e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80081ec:	4a1d      	ldr	r2, [pc, #116]	@ (8008264 <prvHeapInit+0xb0>)
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80081f2:	4b1c      	ldr	r3, [pc, #112]	@ (8008264 <prvHeapInit+0xb0>)
 80081f4:	2200      	movs	r2, #0
 80081f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	68ba      	ldr	r2, [r7, #8]
 80081fc:	4413      	add	r3, r2
 80081fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008200:	2208      	movs	r2, #8
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	1a9b      	subs	r3, r3, r2
 8008206:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	f023 0307 	bic.w	r3, r3, #7
 800820e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	4a15      	ldr	r2, [pc, #84]	@ (8008268 <prvHeapInit+0xb4>)
 8008214:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008216:	4b14      	ldr	r3, [pc, #80]	@ (8008268 <prvHeapInit+0xb4>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	2200      	movs	r2, #0
 800821c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800821e:	4b12      	ldr	r3, [pc, #72]	@ (8008268 <prvHeapInit+0xb4>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	2200      	movs	r2, #0
 8008224:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	68fa      	ldr	r2, [r7, #12]
 800822e:	1ad2      	subs	r2, r2, r3
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008234:	4b0c      	ldr	r3, [pc, #48]	@ (8008268 <prvHeapInit+0xb4>)
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	683b      	ldr	r3, [r7, #0]
 800823a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	685b      	ldr	r3, [r3, #4]
 8008240:	4a0a      	ldr	r2, [pc, #40]	@ (800826c <prvHeapInit+0xb8>)
 8008242:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	4a09      	ldr	r2, [pc, #36]	@ (8008270 <prvHeapInit+0xbc>)
 800824a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800824c:	4b09      	ldr	r3, [pc, #36]	@ (8008274 <prvHeapInit+0xc0>)
 800824e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008252:	601a      	str	r2, [r3, #0]
}
 8008254:	bf00      	nop
 8008256:	3714      	adds	r7, #20
 8008258:	46bd      	mov	sp, r7
 800825a:	bc80      	pop	{r7}
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	200013a8 	.word	0x200013a8
 8008264:	20001fa8 	.word	0x20001fa8
 8008268:	20001fb0 	.word	0x20001fb0
 800826c:	20001fb8 	.word	0x20001fb8
 8008270:	20001fb4 	.word	0x20001fb4
 8008274:	20001fc4 	.word	0x20001fc4

08008278 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008278:	b480      	push	{r7}
 800827a:	b085      	sub	sp, #20
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008280:	4b27      	ldr	r3, [pc, #156]	@ (8008320 <prvInsertBlockIntoFreeList+0xa8>)
 8008282:	60fb      	str	r3, [r7, #12]
 8008284:	e002      	b.n	800828c <prvInsertBlockIntoFreeList+0x14>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	60fb      	str	r3, [r7, #12]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	429a      	cmp	r2, r3
 8008294:	d8f7      	bhi.n	8008286 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	685b      	ldr	r3, [r3, #4]
 800829e:	68ba      	ldr	r2, [r7, #8]
 80082a0:	4413      	add	r3, r2
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	d108      	bne.n	80082ba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	441a      	add	r2, r3
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	68ba      	ldr	r2, [r7, #8]
 80082c4:	441a      	add	r2, r3
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d118      	bne.n	8008300 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	4b14      	ldr	r3, [pc, #80]	@ (8008324 <prvInsertBlockIntoFreeList+0xac>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	429a      	cmp	r2, r3
 80082d8:	d00d      	beq.n	80082f6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	685a      	ldr	r2, [r3, #4]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	441a      	add	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	681a      	ldr	r2, [r3, #0]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	e008      	b.n	8008308 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80082f6:	4b0b      	ldr	r3, [pc, #44]	@ (8008324 <prvInsertBlockIntoFreeList+0xac>)
 80082f8:	681a      	ldr	r2, [r3, #0]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	e003      	b.n	8008308 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681a      	ldr	r2, [r3, #0]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008308:	68fa      	ldr	r2, [r7, #12]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	429a      	cmp	r2, r3
 800830e:	d002      	beq.n	8008316 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008316:	bf00      	nop
 8008318:	3714      	adds	r7, #20
 800831a:	46bd      	mov	sp, r7
 800831c:	bc80      	pop	{r7}
 800831e:	4770      	bx	lr
 8008320:	20001fa8 	.word	0x20001fa8
 8008324:	20001fb0 	.word	0x20001fb0

08008328 <_scanf_float>:
 8008328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800832c:	b087      	sub	sp, #28
 800832e:	9303      	str	r3, [sp, #12]
 8008330:	688b      	ldr	r3, [r1, #8]
 8008332:	4691      	mov	r9, r2
 8008334:	1e5a      	subs	r2, r3, #1
 8008336:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800833a:	bf82      	ittt	hi
 800833c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008340:	eb03 0b05 	addhi.w	fp, r3, r5
 8008344:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008348:	460a      	mov	r2, r1
 800834a:	f04f 0500 	mov.w	r5, #0
 800834e:	bf88      	it	hi
 8008350:	608b      	strhi	r3, [r1, #8]
 8008352:	680b      	ldr	r3, [r1, #0]
 8008354:	4680      	mov	r8, r0
 8008356:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800835a:	f842 3b1c 	str.w	r3, [r2], #28
 800835e:	460c      	mov	r4, r1
 8008360:	bf98      	it	ls
 8008362:	f04f 0b00 	movls.w	fp, #0
 8008366:	4616      	mov	r6, r2
 8008368:	46aa      	mov	sl, r5
 800836a:	462f      	mov	r7, r5
 800836c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008370:	9201      	str	r2, [sp, #4]
 8008372:	9502      	str	r5, [sp, #8]
 8008374:	68a2      	ldr	r2, [r4, #8]
 8008376:	b15a      	cbz	r2, 8008390 <_scanf_float+0x68>
 8008378:	f8d9 3000 	ldr.w	r3, [r9]
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	2b4e      	cmp	r3, #78	@ 0x4e
 8008380:	d862      	bhi.n	8008448 <_scanf_float+0x120>
 8008382:	2b40      	cmp	r3, #64	@ 0x40
 8008384:	d83a      	bhi.n	80083fc <_scanf_float+0xd4>
 8008386:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800838a:	b2c8      	uxtb	r0, r1
 800838c:	280e      	cmp	r0, #14
 800838e:	d938      	bls.n	8008402 <_scanf_float+0xda>
 8008390:	b11f      	cbz	r7, 800839a <_scanf_float+0x72>
 8008392:	6823      	ldr	r3, [r4, #0]
 8008394:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008398:	6023      	str	r3, [r4, #0]
 800839a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800839e:	f1ba 0f01 	cmp.w	sl, #1
 80083a2:	f200 8114 	bhi.w	80085ce <_scanf_float+0x2a6>
 80083a6:	9b01      	ldr	r3, [sp, #4]
 80083a8:	429e      	cmp	r6, r3
 80083aa:	f200 8105 	bhi.w	80085b8 <_scanf_float+0x290>
 80083ae:	2001      	movs	r0, #1
 80083b0:	b007      	add	sp, #28
 80083b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083b6:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80083ba:	2a0d      	cmp	r2, #13
 80083bc:	d8e8      	bhi.n	8008390 <_scanf_float+0x68>
 80083be:	a101      	add	r1, pc, #4	@ (adr r1, 80083c4 <_scanf_float+0x9c>)
 80083c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80083c4:	0800850d 	.word	0x0800850d
 80083c8:	08008391 	.word	0x08008391
 80083cc:	08008391 	.word	0x08008391
 80083d0:	08008391 	.word	0x08008391
 80083d4:	08008569 	.word	0x08008569
 80083d8:	08008543 	.word	0x08008543
 80083dc:	08008391 	.word	0x08008391
 80083e0:	08008391 	.word	0x08008391
 80083e4:	0800851b 	.word	0x0800851b
 80083e8:	08008391 	.word	0x08008391
 80083ec:	08008391 	.word	0x08008391
 80083f0:	08008391 	.word	0x08008391
 80083f4:	08008391 	.word	0x08008391
 80083f8:	080084d7 	.word	0x080084d7
 80083fc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008400:	e7db      	b.n	80083ba <_scanf_float+0x92>
 8008402:	290e      	cmp	r1, #14
 8008404:	d8c4      	bhi.n	8008390 <_scanf_float+0x68>
 8008406:	a001      	add	r0, pc, #4	@ (adr r0, 800840c <_scanf_float+0xe4>)
 8008408:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800840c:	080084c7 	.word	0x080084c7
 8008410:	08008391 	.word	0x08008391
 8008414:	080084c7 	.word	0x080084c7
 8008418:	08008557 	.word	0x08008557
 800841c:	08008391 	.word	0x08008391
 8008420:	08008469 	.word	0x08008469
 8008424:	080084ad 	.word	0x080084ad
 8008428:	080084ad 	.word	0x080084ad
 800842c:	080084ad 	.word	0x080084ad
 8008430:	080084ad 	.word	0x080084ad
 8008434:	080084ad 	.word	0x080084ad
 8008438:	080084ad 	.word	0x080084ad
 800843c:	080084ad 	.word	0x080084ad
 8008440:	080084ad 	.word	0x080084ad
 8008444:	080084ad 	.word	0x080084ad
 8008448:	2b6e      	cmp	r3, #110	@ 0x6e
 800844a:	d809      	bhi.n	8008460 <_scanf_float+0x138>
 800844c:	2b60      	cmp	r3, #96	@ 0x60
 800844e:	d8b2      	bhi.n	80083b6 <_scanf_float+0x8e>
 8008450:	2b54      	cmp	r3, #84	@ 0x54
 8008452:	d07b      	beq.n	800854c <_scanf_float+0x224>
 8008454:	2b59      	cmp	r3, #89	@ 0x59
 8008456:	d19b      	bne.n	8008390 <_scanf_float+0x68>
 8008458:	2d07      	cmp	r5, #7
 800845a:	d199      	bne.n	8008390 <_scanf_float+0x68>
 800845c:	2508      	movs	r5, #8
 800845e:	e02f      	b.n	80084c0 <_scanf_float+0x198>
 8008460:	2b74      	cmp	r3, #116	@ 0x74
 8008462:	d073      	beq.n	800854c <_scanf_float+0x224>
 8008464:	2b79      	cmp	r3, #121	@ 0x79
 8008466:	e7f6      	b.n	8008456 <_scanf_float+0x12e>
 8008468:	6821      	ldr	r1, [r4, #0]
 800846a:	05c8      	lsls	r0, r1, #23
 800846c:	d51e      	bpl.n	80084ac <_scanf_float+0x184>
 800846e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008472:	6021      	str	r1, [r4, #0]
 8008474:	3701      	adds	r7, #1
 8008476:	f1bb 0f00 	cmp.w	fp, #0
 800847a:	d003      	beq.n	8008484 <_scanf_float+0x15c>
 800847c:	3201      	adds	r2, #1
 800847e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008482:	60a2      	str	r2, [r4, #8]
 8008484:	68a3      	ldr	r3, [r4, #8]
 8008486:	3b01      	subs	r3, #1
 8008488:	60a3      	str	r3, [r4, #8]
 800848a:	6923      	ldr	r3, [r4, #16]
 800848c:	3301      	adds	r3, #1
 800848e:	6123      	str	r3, [r4, #16]
 8008490:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008494:	3b01      	subs	r3, #1
 8008496:	2b00      	cmp	r3, #0
 8008498:	f8c9 3004 	str.w	r3, [r9, #4]
 800849c:	f340 8083 	ble.w	80085a6 <_scanf_float+0x27e>
 80084a0:	f8d9 3000 	ldr.w	r3, [r9]
 80084a4:	3301      	adds	r3, #1
 80084a6:	f8c9 3000 	str.w	r3, [r9]
 80084aa:	e763      	b.n	8008374 <_scanf_float+0x4c>
 80084ac:	eb1a 0105 	adds.w	r1, sl, r5
 80084b0:	f47f af6e 	bne.w	8008390 <_scanf_float+0x68>
 80084b4:	460d      	mov	r5, r1
 80084b6:	468a      	mov	sl, r1
 80084b8:	6822      	ldr	r2, [r4, #0]
 80084ba:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80084be:	6022      	str	r2, [r4, #0]
 80084c0:	f806 3b01 	strb.w	r3, [r6], #1
 80084c4:	e7de      	b.n	8008484 <_scanf_float+0x15c>
 80084c6:	6822      	ldr	r2, [r4, #0]
 80084c8:	0610      	lsls	r0, r2, #24
 80084ca:	f57f af61 	bpl.w	8008390 <_scanf_float+0x68>
 80084ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80084d2:	6022      	str	r2, [r4, #0]
 80084d4:	e7f4      	b.n	80084c0 <_scanf_float+0x198>
 80084d6:	f1ba 0f00 	cmp.w	sl, #0
 80084da:	d10c      	bne.n	80084f6 <_scanf_float+0x1ce>
 80084dc:	b977      	cbnz	r7, 80084fc <_scanf_float+0x1d4>
 80084de:	6822      	ldr	r2, [r4, #0]
 80084e0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80084e4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80084e8:	d108      	bne.n	80084fc <_scanf_float+0x1d4>
 80084ea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80084ee:	f04f 0a01 	mov.w	sl, #1
 80084f2:	6022      	str	r2, [r4, #0]
 80084f4:	e7e4      	b.n	80084c0 <_scanf_float+0x198>
 80084f6:	f1ba 0f02 	cmp.w	sl, #2
 80084fa:	d051      	beq.n	80085a0 <_scanf_float+0x278>
 80084fc:	2d01      	cmp	r5, #1
 80084fe:	d002      	beq.n	8008506 <_scanf_float+0x1de>
 8008500:	2d04      	cmp	r5, #4
 8008502:	f47f af45 	bne.w	8008390 <_scanf_float+0x68>
 8008506:	3501      	adds	r5, #1
 8008508:	b2ed      	uxtb	r5, r5
 800850a:	e7d9      	b.n	80084c0 <_scanf_float+0x198>
 800850c:	f1ba 0f01 	cmp.w	sl, #1
 8008510:	f47f af3e 	bne.w	8008390 <_scanf_float+0x68>
 8008514:	f04f 0a02 	mov.w	sl, #2
 8008518:	e7d2      	b.n	80084c0 <_scanf_float+0x198>
 800851a:	b975      	cbnz	r5, 800853a <_scanf_float+0x212>
 800851c:	2f00      	cmp	r7, #0
 800851e:	f47f af38 	bne.w	8008392 <_scanf_float+0x6a>
 8008522:	6822      	ldr	r2, [r4, #0]
 8008524:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008528:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800852c:	f040 80ff 	bne.w	800872e <_scanf_float+0x406>
 8008530:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008534:	2501      	movs	r5, #1
 8008536:	6022      	str	r2, [r4, #0]
 8008538:	e7c2      	b.n	80084c0 <_scanf_float+0x198>
 800853a:	2d03      	cmp	r5, #3
 800853c:	d0e3      	beq.n	8008506 <_scanf_float+0x1de>
 800853e:	2d05      	cmp	r5, #5
 8008540:	e7df      	b.n	8008502 <_scanf_float+0x1da>
 8008542:	2d02      	cmp	r5, #2
 8008544:	f47f af24 	bne.w	8008390 <_scanf_float+0x68>
 8008548:	2503      	movs	r5, #3
 800854a:	e7b9      	b.n	80084c0 <_scanf_float+0x198>
 800854c:	2d06      	cmp	r5, #6
 800854e:	f47f af1f 	bne.w	8008390 <_scanf_float+0x68>
 8008552:	2507      	movs	r5, #7
 8008554:	e7b4      	b.n	80084c0 <_scanf_float+0x198>
 8008556:	6822      	ldr	r2, [r4, #0]
 8008558:	0591      	lsls	r1, r2, #22
 800855a:	f57f af19 	bpl.w	8008390 <_scanf_float+0x68>
 800855e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008562:	6022      	str	r2, [r4, #0]
 8008564:	9702      	str	r7, [sp, #8]
 8008566:	e7ab      	b.n	80084c0 <_scanf_float+0x198>
 8008568:	6822      	ldr	r2, [r4, #0]
 800856a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800856e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008572:	d005      	beq.n	8008580 <_scanf_float+0x258>
 8008574:	0550      	lsls	r0, r2, #21
 8008576:	f57f af0b 	bpl.w	8008390 <_scanf_float+0x68>
 800857a:	2f00      	cmp	r7, #0
 800857c:	f000 80d7 	beq.w	800872e <_scanf_float+0x406>
 8008580:	0591      	lsls	r1, r2, #22
 8008582:	bf58      	it	pl
 8008584:	9902      	ldrpl	r1, [sp, #8]
 8008586:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800858a:	bf58      	it	pl
 800858c:	1a79      	subpl	r1, r7, r1
 800858e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008592:	f04f 0700 	mov.w	r7, #0
 8008596:	bf58      	it	pl
 8008598:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800859c:	6022      	str	r2, [r4, #0]
 800859e:	e78f      	b.n	80084c0 <_scanf_float+0x198>
 80085a0:	f04f 0a03 	mov.w	sl, #3
 80085a4:	e78c      	b.n	80084c0 <_scanf_float+0x198>
 80085a6:	4649      	mov	r1, r9
 80085a8:	4640      	mov	r0, r8
 80085aa:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80085ae:	4798      	blx	r3
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f43f aedf 	beq.w	8008374 <_scanf_float+0x4c>
 80085b6:	e6eb      	b.n	8008390 <_scanf_float+0x68>
 80085b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085bc:	464a      	mov	r2, r9
 80085be:	4640      	mov	r0, r8
 80085c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085c4:	4798      	blx	r3
 80085c6:	6923      	ldr	r3, [r4, #16]
 80085c8:	3b01      	subs	r3, #1
 80085ca:	6123      	str	r3, [r4, #16]
 80085cc:	e6eb      	b.n	80083a6 <_scanf_float+0x7e>
 80085ce:	1e6b      	subs	r3, r5, #1
 80085d0:	2b06      	cmp	r3, #6
 80085d2:	d824      	bhi.n	800861e <_scanf_float+0x2f6>
 80085d4:	2d02      	cmp	r5, #2
 80085d6:	d836      	bhi.n	8008646 <_scanf_float+0x31e>
 80085d8:	9b01      	ldr	r3, [sp, #4]
 80085da:	429e      	cmp	r6, r3
 80085dc:	f67f aee7 	bls.w	80083ae <_scanf_float+0x86>
 80085e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085e4:	464a      	mov	r2, r9
 80085e6:	4640      	mov	r0, r8
 80085e8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80085ec:	4798      	blx	r3
 80085ee:	6923      	ldr	r3, [r4, #16]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	6123      	str	r3, [r4, #16]
 80085f4:	e7f0      	b.n	80085d8 <_scanf_float+0x2b0>
 80085f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085fa:	464a      	mov	r2, r9
 80085fc:	4640      	mov	r0, r8
 80085fe:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008602:	4798      	blx	r3
 8008604:	6923      	ldr	r3, [r4, #16]
 8008606:	3b01      	subs	r3, #1
 8008608:	6123      	str	r3, [r4, #16]
 800860a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800860e:	fa5f fa8a 	uxtb.w	sl, sl
 8008612:	f1ba 0f02 	cmp.w	sl, #2
 8008616:	d1ee      	bne.n	80085f6 <_scanf_float+0x2ce>
 8008618:	3d03      	subs	r5, #3
 800861a:	b2ed      	uxtb	r5, r5
 800861c:	1b76      	subs	r6, r6, r5
 800861e:	6823      	ldr	r3, [r4, #0]
 8008620:	05da      	lsls	r2, r3, #23
 8008622:	d530      	bpl.n	8008686 <_scanf_float+0x35e>
 8008624:	055b      	lsls	r3, r3, #21
 8008626:	d511      	bpl.n	800864c <_scanf_float+0x324>
 8008628:	9b01      	ldr	r3, [sp, #4]
 800862a:	429e      	cmp	r6, r3
 800862c:	f67f aebf 	bls.w	80083ae <_scanf_float+0x86>
 8008630:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008634:	464a      	mov	r2, r9
 8008636:	4640      	mov	r0, r8
 8008638:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800863c:	4798      	blx	r3
 800863e:	6923      	ldr	r3, [r4, #16]
 8008640:	3b01      	subs	r3, #1
 8008642:	6123      	str	r3, [r4, #16]
 8008644:	e7f0      	b.n	8008628 <_scanf_float+0x300>
 8008646:	46aa      	mov	sl, r5
 8008648:	46b3      	mov	fp, r6
 800864a:	e7de      	b.n	800860a <_scanf_float+0x2e2>
 800864c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008650:	6923      	ldr	r3, [r4, #16]
 8008652:	2965      	cmp	r1, #101	@ 0x65
 8008654:	f103 33ff 	add.w	r3, r3, #4294967295
 8008658:	f106 35ff 	add.w	r5, r6, #4294967295
 800865c:	6123      	str	r3, [r4, #16]
 800865e:	d00c      	beq.n	800867a <_scanf_float+0x352>
 8008660:	2945      	cmp	r1, #69	@ 0x45
 8008662:	d00a      	beq.n	800867a <_scanf_float+0x352>
 8008664:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008668:	464a      	mov	r2, r9
 800866a:	4640      	mov	r0, r8
 800866c:	4798      	blx	r3
 800866e:	6923      	ldr	r3, [r4, #16]
 8008670:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008674:	3b01      	subs	r3, #1
 8008676:	1eb5      	subs	r5, r6, #2
 8008678:	6123      	str	r3, [r4, #16]
 800867a:	464a      	mov	r2, r9
 800867c:	4640      	mov	r0, r8
 800867e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008682:	4798      	blx	r3
 8008684:	462e      	mov	r6, r5
 8008686:	6822      	ldr	r2, [r4, #0]
 8008688:	f012 0210 	ands.w	r2, r2, #16
 800868c:	d001      	beq.n	8008692 <_scanf_float+0x36a>
 800868e:	2000      	movs	r0, #0
 8008690:	e68e      	b.n	80083b0 <_scanf_float+0x88>
 8008692:	7032      	strb	r2, [r6, #0]
 8008694:	6823      	ldr	r3, [r4, #0]
 8008696:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800869a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800869e:	d125      	bne.n	80086ec <_scanf_float+0x3c4>
 80086a0:	9b02      	ldr	r3, [sp, #8]
 80086a2:	429f      	cmp	r7, r3
 80086a4:	d00a      	beq.n	80086bc <_scanf_float+0x394>
 80086a6:	1bda      	subs	r2, r3, r7
 80086a8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80086ac:	429e      	cmp	r6, r3
 80086ae:	bf28      	it	cs
 80086b0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80086b4:	4630      	mov	r0, r6
 80086b6:	491f      	ldr	r1, [pc, #124]	@ (8008734 <_scanf_float+0x40c>)
 80086b8:	f000 f902 	bl	80088c0 <siprintf>
 80086bc:	2200      	movs	r2, #0
 80086be:	4640      	mov	r0, r8
 80086c0:	9901      	ldr	r1, [sp, #4]
 80086c2:	f001 fa39 	bl	8009b38 <_strtod_r>
 80086c6:	9b03      	ldr	r3, [sp, #12]
 80086c8:	6825      	ldr	r5, [r4, #0]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f015 0f02 	tst.w	r5, #2
 80086d0:	4606      	mov	r6, r0
 80086d2:	460f      	mov	r7, r1
 80086d4:	f103 0204 	add.w	r2, r3, #4
 80086d8:	d015      	beq.n	8008706 <_scanf_float+0x3de>
 80086da:	9903      	ldr	r1, [sp, #12]
 80086dc:	600a      	str	r2, [r1, #0]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	e9c3 6700 	strd	r6, r7, [r3]
 80086e4:	68e3      	ldr	r3, [r4, #12]
 80086e6:	3301      	adds	r3, #1
 80086e8:	60e3      	str	r3, [r4, #12]
 80086ea:	e7d0      	b.n	800868e <_scanf_float+0x366>
 80086ec:	9b04      	ldr	r3, [sp, #16]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d0e4      	beq.n	80086bc <_scanf_float+0x394>
 80086f2:	9905      	ldr	r1, [sp, #20]
 80086f4:	230a      	movs	r3, #10
 80086f6:	4640      	mov	r0, r8
 80086f8:	3101      	adds	r1, #1
 80086fa:	f001 fa9d 	bl	8009c38 <_strtol_r>
 80086fe:	9b04      	ldr	r3, [sp, #16]
 8008700:	9e05      	ldr	r6, [sp, #20]
 8008702:	1ac2      	subs	r2, r0, r3
 8008704:	e7d0      	b.n	80086a8 <_scanf_float+0x380>
 8008706:	076d      	lsls	r5, r5, #29
 8008708:	d4e7      	bmi.n	80086da <_scanf_float+0x3b2>
 800870a:	9d03      	ldr	r5, [sp, #12]
 800870c:	602a      	str	r2, [r5, #0]
 800870e:	681d      	ldr	r5, [r3, #0]
 8008710:	4602      	mov	r2, r0
 8008712:	460b      	mov	r3, r1
 8008714:	f7f8 f984 	bl	8000a20 <__aeabi_dcmpun>
 8008718:	b120      	cbz	r0, 8008724 <_scanf_float+0x3fc>
 800871a:	4807      	ldr	r0, [pc, #28]	@ (8008738 <_scanf_float+0x410>)
 800871c:	f000 faf0 	bl	8008d00 <nanf>
 8008720:	6028      	str	r0, [r5, #0]
 8008722:	e7df      	b.n	80086e4 <_scanf_float+0x3bc>
 8008724:	4630      	mov	r0, r6
 8008726:	4639      	mov	r1, r7
 8008728:	f7f8 f9b0 	bl	8000a8c <__aeabi_d2f>
 800872c:	e7f8      	b.n	8008720 <_scanf_float+0x3f8>
 800872e:	2700      	movs	r7, #0
 8008730:	e633      	b.n	800839a <_scanf_float+0x72>
 8008732:	bf00      	nop
 8008734:	0800cd46 	.word	0x0800cd46
 8008738:	0800cdf7 	.word	0x0800cdf7

0800873c <std>:
 800873c:	2300      	movs	r3, #0
 800873e:	b510      	push	{r4, lr}
 8008740:	4604      	mov	r4, r0
 8008742:	e9c0 3300 	strd	r3, r3, [r0]
 8008746:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800874a:	6083      	str	r3, [r0, #8]
 800874c:	8181      	strh	r1, [r0, #12]
 800874e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008750:	81c2      	strh	r2, [r0, #14]
 8008752:	6183      	str	r3, [r0, #24]
 8008754:	4619      	mov	r1, r3
 8008756:	2208      	movs	r2, #8
 8008758:	305c      	adds	r0, #92	@ 0x5c
 800875a:	f000 f944 	bl	80089e6 <memset>
 800875e:	4b0d      	ldr	r3, [pc, #52]	@ (8008794 <std+0x58>)
 8008760:	6224      	str	r4, [r4, #32]
 8008762:	6263      	str	r3, [r4, #36]	@ 0x24
 8008764:	4b0c      	ldr	r3, [pc, #48]	@ (8008798 <std+0x5c>)
 8008766:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008768:	4b0c      	ldr	r3, [pc, #48]	@ (800879c <std+0x60>)
 800876a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800876c:	4b0c      	ldr	r3, [pc, #48]	@ (80087a0 <std+0x64>)
 800876e:	6323      	str	r3, [r4, #48]	@ 0x30
 8008770:	4b0c      	ldr	r3, [pc, #48]	@ (80087a4 <std+0x68>)
 8008772:	429c      	cmp	r4, r3
 8008774:	d006      	beq.n	8008784 <std+0x48>
 8008776:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800877a:	4294      	cmp	r4, r2
 800877c:	d002      	beq.n	8008784 <std+0x48>
 800877e:	33d0      	adds	r3, #208	@ 0xd0
 8008780:	429c      	cmp	r4, r3
 8008782:	d105      	bne.n	8008790 <std+0x54>
 8008784:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800878c:	f000 baa6 	b.w	8008cdc <__retarget_lock_init_recursive>
 8008790:	bd10      	pop	{r4, pc}
 8008792:	bf00      	nop
 8008794:	0800895d 	.word	0x0800895d
 8008798:	08008983 	.word	0x08008983
 800879c:	080089bb 	.word	0x080089bb
 80087a0:	080089df 	.word	0x080089df
 80087a4:	20001fc8 	.word	0x20001fc8

080087a8 <stdio_exit_handler>:
 80087a8:	4a02      	ldr	r2, [pc, #8]	@ (80087b4 <stdio_exit_handler+0xc>)
 80087aa:	4903      	ldr	r1, [pc, #12]	@ (80087b8 <stdio_exit_handler+0x10>)
 80087ac:	4803      	ldr	r0, [pc, #12]	@ (80087bc <stdio_exit_handler+0x14>)
 80087ae:	f000 b869 	b.w	8008884 <_fwalk_sglue>
 80087b2:	bf00      	nop
 80087b4:	20000010 	.word	0x20000010
 80087b8:	0800a941 	.word	0x0800a941
 80087bc:	20000020 	.word	0x20000020

080087c0 <cleanup_stdio>:
 80087c0:	6841      	ldr	r1, [r0, #4]
 80087c2:	4b0c      	ldr	r3, [pc, #48]	@ (80087f4 <cleanup_stdio+0x34>)
 80087c4:	b510      	push	{r4, lr}
 80087c6:	4299      	cmp	r1, r3
 80087c8:	4604      	mov	r4, r0
 80087ca:	d001      	beq.n	80087d0 <cleanup_stdio+0x10>
 80087cc:	f002 f8b8 	bl	800a940 <_fflush_r>
 80087d0:	68a1      	ldr	r1, [r4, #8]
 80087d2:	4b09      	ldr	r3, [pc, #36]	@ (80087f8 <cleanup_stdio+0x38>)
 80087d4:	4299      	cmp	r1, r3
 80087d6:	d002      	beq.n	80087de <cleanup_stdio+0x1e>
 80087d8:	4620      	mov	r0, r4
 80087da:	f002 f8b1 	bl	800a940 <_fflush_r>
 80087de:	68e1      	ldr	r1, [r4, #12]
 80087e0:	4b06      	ldr	r3, [pc, #24]	@ (80087fc <cleanup_stdio+0x3c>)
 80087e2:	4299      	cmp	r1, r3
 80087e4:	d004      	beq.n	80087f0 <cleanup_stdio+0x30>
 80087e6:	4620      	mov	r0, r4
 80087e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087ec:	f002 b8a8 	b.w	800a940 <_fflush_r>
 80087f0:	bd10      	pop	{r4, pc}
 80087f2:	bf00      	nop
 80087f4:	20001fc8 	.word	0x20001fc8
 80087f8:	20002030 	.word	0x20002030
 80087fc:	20002098 	.word	0x20002098

08008800 <global_stdio_init.part.0>:
 8008800:	b510      	push	{r4, lr}
 8008802:	4b0b      	ldr	r3, [pc, #44]	@ (8008830 <global_stdio_init.part.0+0x30>)
 8008804:	4c0b      	ldr	r4, [pc, #44]	@ (8008834 <global_stdio_init.part.0+0x34>)
 8008806:	4a0c      	ldr	r2, [pc, #48]	@ (8008838 <global_stdio_init.part.0+0x38>)
 8008808:	4620      	mov	r0, r4
 800880a:	601a      	str	r2, [r3, #0]
 800880c:	2104      	movs	r1, #4
 800880e:	2200      	movs	r2, #0
 8008810:	f7ff ff94 	bl	800873c <std>
 8008814:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008818:	2201      	movs	r2, #1
 800881a:	2109      	movs	r1, #9
 800881c:	f7ff ff8e 	bl	800873c <std>
 8008820:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008824:	2202      	movs	r2, #2
 8008826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800882a:	2112      	movs	r1, #18
 800882c:	f7ff bf86 	b.w	800873c <std>
 8008830:	20002100 	.word	0x20002100
 8008834:	20001fc8 	.word	0x20001fc8
 8008838:	080087a9 	.word	0x080087a9

0800883c <__sfp_lock_acquire>:
 800883c:	4801      	ldr	r0, [pc, #4]	@ (8008844 <__sfp_lock_acquire+0x8>)
 800883e:	f000 ba4e 	b.w	8008cde <__retarget_lock_acquire_recursive>
 8008842:	bf00      	nop
 8008844:	20002109 	.word	0x20002109

08008848 <__sfp_lock_release>:
 8008848:	4801      	ldr	r0, [pc, #4]	@ (8008850 <__sfp_lock_release+0x8>)
 800884a:	f000 ba49 	b.w	8008ce0 <__retarget_lock_release_recursive>
 800884e:	bf00      	nop
 8008850:	20002109 	.word	0x20002109

08008854 <__sinit>:
 8008854:	b510      	push	{r4, lr}
 8008856:	4604      	mov	r4, r0
 8008858:	f7ff fff0 	bl	800883c <__sfp_lock_acquire>
 800885c:	6a23      	ldr	r3, [r4, #32]
 800885e:	b11b      	cbz	r3, 8008868 <__sinit+0x14>
 8008860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008864:	f7ff bff0 	b.w	8008848 <__sfp_lock_release>
 8008868:	4b04      	ldr	r3, [pc, #16]	@ (800887c <__sinit+0x28>)
 800886a:	6223      	str	r3, [r4, #32]
 800886c:	4b04      	ldr	r3, [pc, #16]	@ (8008880 <__sinit+0x2c>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d1f5      	bne.n	8008860 <__sinit+0xc>
 8008874:	f7ff ffc4 	bl	8008800 <global_stdio_init.part.0>
 8008878:	e7f2      	b.n	8008860 <__sinit+0xc>
 800887a:	bf00      	nop
 800887c:	080087c1 	.word	0x080087c1
 8008880:	20002100 	.word	0x20002100

08008884 <_fwalk_sglue>:
 8008884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008888:	4607      	mov	r7, r0
 800888a:	4688      	mov	r8, r1
 800888c:	4614      	mov	r4, r2
 800888e:	2600      	movs	r6, #0
 8008890:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008894:	f1b9 0901 	subs.w	r9, r9, #1
 8008898:	d505      	bpl.n	80088a6 <_fwalk_sglue+0x22>
 800889a:	6824      	ldr	r4, [r4, #0]
 800889c:	2c00      	cmp	r4, #0
 800889e:	d1f7      	bne.n	8008890 <_fwalk_sglue+0xc>
 80088a0:	4630      	mov	r0, r6
 80088a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088a6:	89ab      	ldrh	r3, [r5, #12]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d907      	bls.n	80088bc <_fwalk_sglue+0x38>
 80088ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088b0:	3301      	adds	r3, #1
 80088b2:	d003      	beq.n	80088bc <_fwalk_sglue+0x38>
 80088b4:	4629      	mov	r1, r5
 80088b6:	4638      	mov	r0, r7
 80088b8:	47c0      	blx	r8
 80088ba:	4306      	orrs	r6, r0
 80088bc:	3568      	adds	r5, #104	@ 0x68
 80088be:	e7e9      	b.n	8008894 <_fwalk_sglue+0x10>

080088c0 <siprintf>:
 80088c0:	b40e      	push	{r1, r2, r3}
 80088c2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80088c6:	b510      	push	{r4, lr}
 80088c8:	2400      	movs	r4, #0
 80088ca:	b09d      	sub	sp, #116	@ 0x74
 80088cc:	ab1f      	add	r3, sp, #124	@ 0x7c
 80088ce:	9002      	str	r0, [sp, #8]
 80088d0:	9006      	str	r0, [sp, #24]
 80088d2:	9107      	str	r1, [sp, #28]
 80088d4:	9104      	str	r1, [sp, #16]
 80088d6:	4809      	ldr	r0, [pc, #36]	@ (80088fc <siprintf+0x3c>)
 80088d8:	4909      	ldr	r1, [pc, #36]	@ (8008900 <siprintf+0x40>)
 80088da:	f853 2b04 	ldr.w	r2, [r3], #4
 80088de:	9105      	str	r1, [sp, #20]
 80088e0:	6800      	ldr	r0, [r0, #0]
 80088e2:	a902      	add	r1, sp, #8
 80088e4:	9301      	str	r3, [sp, #4]
 80088e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80088e8:	f001 fa04 	bl	8009cf4 <_svfiprintf_r>
 80088ec:	9b02      	ldr	r3, [sp, #8]
 80088ee:	701c      	strb	r4, [r3, #0]
 80088f0:	b01d      	add	sp, #116	@ 0x74
 80088f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088f6:	b003      	add	sp, #12
 80088f8:	4770      	bx	lr
 80088fa:	bf00      	nop
 80088fc:	2000001c 	.word	0x2000001c
 8008900:	ffff0208 	.word	0xffff0208

08008904 <siscanf>:
 8008904:	b40e      	push	{r1, r2, r3}
 8008906:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800890a:	b570      	push	{r4, r5, r6, lr}
 800890c:	2500      	movs	r5, #0
 800890e:	b09d      	sub	sp, #116	@ 0x74
 8008910:	ac21      	add	r4, sp, #132	@ 0x84
 8008912:	f854 6b04 	ldr.w	r6, [r4], #4
 8008916:	f8ad 2014 	strh.w	r2, [sp, #20]
 800891a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800891c:	9002      	str	r0, [sp, #8]
 800891e:	9006      	str	r0, [sp, #24]
 8008920:	f7f7 fc20 	bl	8000164 <strlen>
 8008924:	4b0b      	ldr	r3, [pc, #44]	@ (8008954 <siscanf+0x50>)
 8008926:	9003      	str	r0, [sp, #12]
 8008928:	930b      	str	r3, [sp, #44]	@ 0x2c
 800892a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800892e:	9007      	str	r0, [sp, #28]
 8008930:	4809      	ldr	r0, [pc, #36]	@ (8008958 <siscanf+0x54>)
 8008932:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008936:	4632      	mov	r2, r6
 8008938:	4623      	mov	r3, r4
 800893a:	a902      	add	r1, sp, #8
 800893c:	6800      	ldr	r0, [r0, #0]
 800893e:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008940:	9514      	str	r5, [sp, #80]	@ 0x50
 8008942:	9401      	str	r4, [sp, #4]
 8008944:	f001 fb2c 	bl	8009fa0 <__ssvfiscanf_r>
 8008948:	b01d      	add	sp, #116	@ 0x74
 800894a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800894e:	b003      	add	sp, #12
 8008950:	4770      	bx	lr
 8008952:	bf00      	nop
 8008954:	0800897f 	.word	0x0800897f
 8008958:	2000001c 	.word	0x2000001c

0800895c <__sread>:
 800895c:	b510      	push	{r4, lr}
 800895e:	460c      	mov	r4, r1
 8008960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008964:	f000 f96c 	bl	8008c40 <_read_r>
 8008968:	2800      	cmp	r0, #0
 800896a:	bfab      	itete	ge
 800896c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800896e:	89a3      	ldrhlt	r3, [r4, #12]
 8008970:	181b      	addge	r3, r3, r0
 8008972:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008976:	bfac      	ite	ge
 8008978:	6563      	strge	r3, [r4, #84]	@ 0x54
 800897a:	81a3      	strhlt	r3, [r4, #12]
 800897c:	bd10      	pop	{r4, pc}

0800897e <__seofread>:
 800897e:	2000      	movs	r0, #0
 8008980:	4770      	bx	lr

08008982 <__swrite>:
 8008982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008986:	461f      	mov	r7, r3
 8008988:	898b      	ldrh	r3, [r1, #12]
 800898a:	4605      	mov	r5, r0
 800898c:	05db      	lsls	r3, r3, #23
 800898e:	460c      	mov	r4, r1
 8008990:	4616      	mov	r6, r2
 8008992:	d505      	bpl.n	80089a0 <__swrite+0x1e>
 8008994:	2302      	movs	r3, #2
 8008996:	2200      	movs	r2, #0
 8008998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800899c:	f000 f93e 	bl	8008c1c <_lseek_r>
 80089a0:	89a3      	ldrh	r3, [r4, #12]
 80089a2:	4632      	mov	r2, r6
 80089a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80089a8:	81a3      	strh	r3, [r4, #12]
 80089aa:	4628      	mov	r0, r5
 80089ac:	463b      	mov	r3, r7
 80089ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089b6:	f000 b955 	b.w	8008c64 <_write_r>

080089ba <__sseek>:
 80089ba:	b510      	push	{r4, lr}
 80089bc:	460c      	mov	r4, r1
 80089be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c2:	f000 f92b 	bl	8008c1c <_lseek_r>
 80089c6:	1c43      	adds	r3, r0, #1
 80089c8:	89a3      	ldrh	r3, [r4, #12]
 80089ca:	bf15      	itete	ne
 80089cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80089ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80089d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80089d6:	81a3      	strheq	r3, [r4, #12]
 80089d8:	bf18      	it	ne
 80089da:	81a3      	strhne	r3, [r4, #12]
 80089dc:	bd10      	pop	{r4, pc}

080089de <__sclose>:
 80089de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089e2:	f000 b8ad 	b.w	8008b40 <_close_r>

080089e6 <memset>:
 80089e6:	4603      	mov	r3, r0
 80089e8:	4402      	add	r2, r0
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d100      	bne.n	80089f0 <memset+0xa>
 80089ee:	4770      	bx	lr
 80089f0:	f803 1b01 	strb.w	r1, [r3], #1
 80089f4:	e7f9      	b.n	80089ea <memset+0x4>

080089f6 <strchr>:
 80089f6:	4603      	mov	r3, r0
 80089f8:	b2c9      	uxtb	r1, r1
 80089fa:	4618      	mov	r0, r3
 80089fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a00:	b112      	cbz	r2, 8008a08 <strchr+0x12>
 8008a02:	428a      	cmp	r2, r1
 8008a04:	d1f9      	bne.n	80089fa <strchr+0x4>
 8008a06:	4770      	bx	lr
 8008a08:	2900      	cmp	r1, #0
 8008a0a:	bf18      	it	ne
 8008a0c:	2000      	movne	r0, #0
 8008a0e:	4770      	bx	lr

08008a10 <strncmp>:
 8008a10:	b510      	push	{r4, lr}
 8008a12:	b16a      	cbz	r2, 8008a30 <strncmp+0x20>
 8008a14:	3901      	subs	r1, #1
 8008a16:	1884      	adds	r4, r0, r2
 8008a18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a1c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d103      	bne.n	8008a2c <strncmp+0x1c>
 8008a24:	42a0      	cmp	r0, r4
 8008a26:	d001      	beq.n	8008a2c <strncmp+0x1c>
 8008a28:	2a00      	cmp	r2, #0
 8008a2a:	d1f5      	bne.n	8008a18 <strncmp+0x8>
 8008a2c:	1ad0      	subs	r0, r2, r3
 8008a2e:	bd10      	pop	{r4, pc}
 8008a30:	4610      	mov	r0, r2
 8008a32:	e7fc      	b.n	8008a2e <strncmp+0x1e>

08008a34 <strncpy>:
 8008a34:	4603      	mov	r3, r0
 8008a36:	b510      	push	{r4, lr}
 8008a38:	3901      	subs	r1, #1
 8008a3a:	b132      	cbz	r2, 8008a4a <strncpy+0x16>
 8008a3c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008a40:	3a01      	subs	r2, #1
 8008a42:	f803 4b01 	strb.w	r4, [r3], #1
 8008a46:	2c00      	cmp	r4, #0
 8008a48:	d1f7      	bne.n	8008a3a <strncpy+0x6>
 8008a4a:	2100      	movs	r1, #0
 8008a4c:	441a      	add	r2, r3
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d100      	bne.n	8008a54 <strncpy+0x20>
 8008a52:	bd10      	pop	{r4, pc}
 8008a54:	f803 1b01 	strb.w	r1, [r3], #1
 8008a58:	e7f9      	b.n	8008a4e <strncpy+0x1a>
	...

08008a5c <strtok>:
 8008a5c:	4b16      	ldr	r3, [pc, #88]	@ (8008ab8 <strtok+0x5c>)
 8008a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a62:	681f      	ldr	r7, [r3, #0]
 8008a64:	4605      	mov	r5, r0
 8008a66:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8008a68:	460e      	mov	r6, r1
 8008a6a:	b9ec      	cbnz	r4, 8008aa8 <strtok+0x4c>
 8008a6c:	2050      	movs	r0, #80	@ 0x50
 8008a6e:	f000 f9b1 	bl	8008dd4 <malloc>
 8008a72:	4602      	mov	r2, r0
 8008a74:	6478      	str	r0, [r7, #68]	@ 0x44
 8008a76:	b920      	cbnz	r0, 8008a82 <strtok+0x26>
 8008a78:	215b      	movs	r1, #91	@ 0x5b
 8008a7a:	4b10      	ldr	r3, [pc, #64]	@ (8008abc <strtok+0x60>)
 8008a7c:	4810      	ldr	r0, [pc, #64]	@ (8008ac0 <strtok+0x64>)
 8008a7e:	f000 f943 	bl	8008d08 <__assert_func>
 8008a82:	e9c0 4400 	strd	r4, r4, [r0]
 8008a86:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8008a8a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8008a8e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8008a92:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8008a96:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8008a9a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8008a9e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8008aa2:	6184      	str	r4, [r0, #24]
 8008aa4:	7704      	strb	r4, [r0, #28]
 8008aa6:	6244      	str	r4, [r0, #36]	@ 0x24
 8008aa8:	4631      	mov	r1, r6
 8008aaa:	4628      	mov	r0, r5
 8008aac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008aae:	2301      	movs	r3, #1
 8008ab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ab4:	f000 b806 	b.w	8008ac4 <__strtok_r>
 8008ab8:	2000001c 	.word	0x2000001c
 8008abc:	0800cd4b 	.word	0x0800cd4b
 8008ac0:	0800cd62 	.word	0x0800cd62

08008ac4 <__strtok_r>:
 8008ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ac6:	4604      	mov	r4, r0
 8008ac8:	b908      	cbnz	r0, 8008ace <__strtok_r+0xa>
 8008aca:	6814      	ldr	r4, [r2, #0]
 8008acc:	b144      	cbz	r4, 8008ae0 <__strtok_r+0x1c>
 8008ace:	460f      	mov	r7, r1
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008ad6:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008ada:	b91e      	cbnz	r6, 8008ae4 <__strtok_r+0x20>
 8008adc:	b965      	cbnz	r5, 8008af8 <__strtok_r+0x34>
 8008ade:	6015      	str	r5, [r2, #0]
 8008ae0:	2000      	movs	r0, #0
 8008ae2:	e005      	b.n	8008af0 <__strtok_r+0x2c>
 8008ae4:	42b5      	cmp	r5, r6
 8008ae6:	d1f6      	bne.n	8008ad6 <__strtok_r+0x12>
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d1f0      	bne.n	8008ace <__strtok_r+0xa>
 8008aec:	6014      	str	r4, [r2, #0]
 8008aee:	7003      	strb	r3, [r0, #0]
 8008af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008af2:	461c      	mov	r4, r3
 8008af4:	e00c      	b.n	8008b10 <__strtok_r+0x4c>
 8008af6:	b91d      	cbnz	r5, 8008b00 <__strtok_r+0x3c>
 8008af8:	460e      	mov	r6, r1
 8008afa:	4627      	mov	r7, r4
 8008afc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008b00:	f816 5b01 	ldrb.w	r5, [r6], #1
 8008b04:	42ab      	cmp	r3, r5
 8008b06:	d1f6      	bne.n	8008af6 <__strtok_r+0x32>
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d0f2      	beq.n	8008af2 <__strtok_r+0x2e>
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	703b      	strb	r3, [r7, #0]
 8008b10:	6014      	str	r4, [r2, #0]
 8008b12:	e7ed      	b.n	8008af0 <__strtok_r+0x2c>

08008b14 <strstr>:
 8008b14:	780a      	ldrb	r2, [r1, #0]
 8008b16:	b570      	push	{r4, r5, r6, lr}
 8008b18:	b96a      	cbnz	r2, 8008b36 <strstr+0x22>
 8008b1a:	bd70      	pop	{r4, r5, r6, pc}
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d109      	bne.n	8008b34 <strstr+0x20>
 8008b20:	460c      	mov	r4, r1
 8008b22:	4605      	mov	r5, r0
 8008b24:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d0f6      	beq.n	8008b1a <strstr+0x6>
 8008b2c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008b30:	429e      	cmp	r6, r3
 8008b32:	d0f7      	beq.n	8008b24 <strstr+0x10>
 8008b34:	3001      	adds	r0, #1
 8008b36:	7803      	ldrb	r3, [r0, #0]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d1ef      	bne.n	8008b1c <strstr+0x8>
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	e7ec      	b.n	8008b1a <strstr+0x6>

08008b40 <_close_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	2300      	movs	r3, #0
 8008b44:	4d05      	ldr	r5, [pc, #20]	@ (8008b5c <_close_r+0x1c>)
 8008b46:	4604      	mov	r4, r0
 8008b48:	4608      	mov	r0, r1
 8008b4a:	602b      	str	r3, [r5, #0]
 8008b4c:	f7f9 fdfd 	bl	800274a <_close>
 8008b50:	1c43      	adds	r3, r0, #1
 8008b52:	d102      	bne.n	8008b5a <_close_r+0x1a>
 8008b54:	682b      	ldr	r3, [r5, #0]
 8008b56:	b103      	cbz	r3, 8008b5a <_close_r+0x1a>
 8008b58:	6023      	str	r3, [r4, #0]
 8008b5a:	bd38      	pop	{r3, r4, r5, pc}
 8008b5c:	20002104 	.word	0x20002104

08008b60 <_reclaim_reent>:
 8008b60:	4b2d      	ldr	r3, [pc, #180]	@ (8008c18 <_reclaim_reent+0xb8>)
 8008b62:	b570      	push	{r4, r5, r6, lr}
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4604      	mov	r4, r0
 8008b68:	4283      	cmp	r3, r0
 8008b6a:	d053      	beq.n	8008c14 <_reclaim_reent+0xb4>
 8008b6c:	69c3      	ldr	r3, [r0, #28]
 8008b6e:	b31b      	cbz	r3, 8008bb8 <_reclaim_reent+0x58>
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	b163      	cbz	r3, 8008b8e <_reclaim_reent+0x2e>
 8008b74:	2500      	movs	r5, #0
 8008b76:	69e3      	ldr	r3, [r4, #28]
 8008b78:	68db      	ldr	r3, [r3, #12]
 8008b7a:	5959      	ldr	r1, [r3, r5]
 8008b7c:	b9b1      	cbnz	r1, 8008bac <_reclaim_reent+0x4c>
 8008b7e:	3504      	adds	r5, #4
 8008b80:	2d80      	cmp	r5, #128	@ 0x80
 8008b82:	d1f8      	bne.n	8008b76 <_reclaim_reent+0x16>
 8008b84:	69e3      	ldr	r3, [r4, #28]
 8008b86:	4620      	mov	r0, r4
 8008b88:	68d9      	ldr	r1, [r3, #12]
 8008b8a:	f000 f8db 	bl	8008d44 <_free_r>
 8008b8e:	69e3      	ldr	r3, [r4, #28]
 8008b90:	6819      	ldr	r1, [r3, #0]
 8008b92:	b111      	cbz	r1, 8008b9a <_reclaim_reent+0x3a>
 8008b94:	4620      	mov	r0, r4
 8008b96:	f000 f8d5 	bl	8008d44 <_free_r>
 8008b9a:	69e3      	ldr	r3, [r4, #28]
 8008b9c:	689d      	ldr	r5, [r3, #8]
 8008b9e:	b15d      	cbz	r5, 8008bb8 <_reclaim_reent+0x58>
 8008ba0:	4629      	mov	r1, r5
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	682d      	ldr	r5, [r5, #0]
 8008ba6:	f000 f8cd 	bl	8008d44 <_free_r>
 8008baa:	e7f8      	b.n	8008b9e <_reclaim_reent+0x3e>
 8008bac:	680e      	ldr	r6, [r1, #0]
 8008bae:	4620      	mov	r0, r4
 8008bb0:	f000 f8c8 	bl	8008d44 <_free_r>
 8008bb4:	4631      	mov	r1, r6
 8008bb6:	e7e1      	b.n	8008b7c <_reclaim_reent+0x1c>
 8008bb8:	6961      	ldr	r1, [r4, #20]
 8008bba:	b111      	cbz	r1, 8008bc2 <_reclaim_reent+0x62>
 8008bbc:	4620      	mov	r0, r4
 8008bbe:	f000 f8c1 	bl	8008d44 <_free_r>
 8008bc2:	69e1      	ldr	r1, [r4, #28]
 8008bc4:	b111      	cbz	r1, 8008bcc <_reclaim_reent+0x6c>
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	f000 f8bc 	bl	8008d44 <_free_r>
 8008bcc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008bce:	b111      	cbz	r1, 8008bd6 <_reclaim_reent+0x76>
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	f000 f8b7 	bl	8008d44 <_free_r>
 8008bd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bd8:	b111      	cbz	r1, 8008be0 <_reclaim_reent+0x80>
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f000 f8b2 	bl	8008d44 <_free_r>
 8008be0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008be2:	b111      	cbz	r1, 8008bea <_reclaim_reent+0x8a>
 8008be4:	4620      	mov	r0, r4
 8008be6:	f000 f8ad 	bl	8008d44 <_free_r>
 8008bea:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008bec:	b111      	cbz	r1, 8008bf4 <_reclaim_reent+0x94>
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f000 f8a8 	bl	8008d44 <_free_r>
 8008bf4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008bf6:	b111      	cbz	r1, 8008bfe <_reclaim_reent+0x9e>
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	f000 f8a3 	bl	8008d44 <_free_r>
 8008bfe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008c00:	b111      	cbz	r1, 8008c08 <_reclaim_reent+0xa8>
 8008c02:	4620      	mov	r0, r4
 8008c04:	f000 f89e 	bl	8008d44 <_free_r>
 8008c08:	6a23      	ldr	r3, [r4, #32]
 8008c0a:	b11b      	cbz	r3, 8008c14 <_reclaim_reent+0xb4>
 8008c0c:	4620      	mov	r0, r4
 8008c0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008c12:	4718      	bx	r3
 8008c14:	bd70      	pop	{r4, r5, r6, pc}
 8008c16:	bf00      	nop
 8008c18:	2000001c 	.word	0x2000001c

08008c1c <_lseek_r>:
 8008c1c:	b538      	push	{r3, r4, r5, lr}
 8008c1e:	4604      	mov	r4, r0
 8008c20:	4608      	mov	r0, r1
 8008c22:	4611      	mov	r1, r2
 8008c24:	2200      	movs	r2, #0
 8008c26:	4d05      	ldr	r5, [pc, #20]	@ (8008c3c <_lseek_r+0x20>)
 8008c28:	602a      	str	r2, [r5, #0]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	f7f9 fdb1 	bl	8002792 <_lseek>
 8008c30:	1c43      	adds	r3, r0, #1
 8008c32:	d102      	bne.n	8008c3a <_lseek_r+0x1e>
 8008c34:	682b      	ldr	r3, [r5, #0]
 8008c36:	b103      	cbz	r3, 8008c3a <_lseek_r+0x1e>
 8008c38:	6023      	str	r3, [r4, #0]
 8008c3a:	bd38      	pop	{r3, r4, r5, pc}
 8008c3c:	20002104 	.word	0x20002104

08008c40 <_read_r>:
 8008c40:	b538      	push	{r3, r4, r5, lr}
 8008c42:	4604      	mov	r4, r0
 8008c44:	4608      	mov	r0, r1
 8008c46:	4611      	mov	r1, r2
 8008c48:	2200      	movs	r2, #0
 8008c4a:	4d05      	ldr	r5, [pc, #20]	@ (8008c60 <_read_r+0x20>)
 8008c4c:	602a      	str	r2, [r5, #0]
 8008c4e:	461a      	mov	r2, r3
 8008c50:	f7f9 fd42 	bl	80026d8 <_read>
 8008c54:	1c43      	adds	r3, r0, #1
 8008c56:	d102      	bne.n	8008c5e <_read_r+0x1e>
 8008c58:	682b      	ldr	r3, [r5, #0]
 8008c5a:	b103      	cbz	r3, 8008c5e <_read_r+0x1e>
 8008c5c:	6023      	str	r3, [r4, #0]
 8008c5e:	bd38      	pop	{r3, r4, r5, pc}
 8008c60:	20002104 	.word	0x20002104

08008c64 <_write_r>:
 8008c64:	b538      	push	{r3, r4, r5, lr}
 8008c66:	4604      	mov	r4, r0
 8008c68:	4608      	mov	r0, r1
 8008c6a:	4611      	mov	r1, r2
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	4d05      	ldr	r5, [pc, #20]	@ (8008c84 <_write_r+0x20>)
 8008c70:	602a      	str	r2, [r5, #0]
 8008c72:	461a      	mov	r2, r3
 8008c74:	f7f9 fd4d 	bl	8002712 <_write>
 8008c78:	1c43      	adds	r3, r0, #1
 8008c7a:	d102      	bne.n	8008c82 <_write_r+0x1e>
 8008c7c:	682b      	ldr	r3, [r5, #0]
 8008c7e:	b103      	cbz	r3, 8008c82 <_write_r+0x1e>
 8008c80:	6023      	str	r3, [r4, #0]
 8008c82:	bd38      	pop	{r3, r4, r5, pc}
 8008c84:	20002104 	.word	0x20002104

08008c88 <__errno>:
 8008c88:	4b01      	ldr	r3, [pc, #4]	@ (8008c90 <__errno+0x8>)
 8008c8a:	6818      	ldr	r0, [r3, #0]
 8008c8c:	4770      	bx	lr
 8008c8e:	bf00      	nop
 8008c90:	2000001c 	.word	0x2000001c

08008c94 <__libc_init_array>:
 8008c94:	b570      	push	{r4, r5, r6, lr}
 8008c96:	2600      	movs	r6, #0
 8008c98:	4d0c      	ldr	r5, [pc, #48]	@ (8008ccc <__libc_init_array+0x38>)
 8008c9a:	4c0d      	ldr	r4, [pc, #52]	@ (8008cd0 <__libc_init_array+0x3c>)
 8008c9c:	1b64      	subs	r4, r4, r5
 8008c9e:	10a4      	asrs	r4, r4, #2
 8008ca0:	42a6      	cmp	r6, r4
 8008ca2:	d109      	bne.n	8008cb8 <__libc_init_array+0x24>
 8008ca4:	f003 fa8c 	bl	800c1c0 <_init>
 8008ca8:	2600      	movs	r6, #0
 8008caa:	4d0a      	ldr	r5, [pc, #40]	@ (8008cd4 <__libc_init_array+0x40>)
 8008cac:	4c0a      	ldr	r4, [pc, #40]	@ (8008cd8 <__libc_init_array+0x44>)
 8008cae:	1b64      	subs	r4, r4, r5
 8008cb0:	10a4      	asrs	r4, r4, #2
 8008cb2:	42a6      	cmp	r6, r4
 8008cb4:	d105      	bne.n	8008cc2 <__libc_init_array+0x2e>
 8008cb6:	bd70      	pop	{r4, r5, r6, pc}
 8008cb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cbc:	4798      	blx	r3
 8008cbe:	3601      	adds	r6, #1
 8008cc0:	e7ee      	b.n	8008ca0 <__libc_init_array+0xc>
 8008cc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cc6:	4798      	blx	r3
 8008cc8:	3601      	adds	r6, #1
 8008cca:	e7f2      	b.n	8008cb2 <__libc_init_array+0x1e>
 8008ccc:	0800d180 	.word	0x0800d180
 8008cd0:	0800d180 	.word	0x0800d180
 8008cd4:	0800d180 	.word	0x0800d180
 8008cd8:	0800d184 	.word	0x0800d184

08008cdc <__retarget_lock_init_recursive>:
 8008cdc:	4770      	bx	lr

08008cde <__retarget_lock_acquire_recursive>:
 8008cde:	4770      	bx	lr

08008ce0 <__retarget_lock_release_recursive>:
 8008ce0:	4770      	bx	lr

08008ce2 <memcpy>:
 8008ce2:	440a      	add	r2, r1
 8008ce4:	4291      	cmp	r1, r2
 8008ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cea:	d100      	bne.n	8008cee <memcpy+0xc>
 8008cec:	4770      	bx	lr
 8008cee:	b510      	push	{r4, lr}
 8008cf0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cf4:	4291      	cmp	r1, r2
 8008cf6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cfa:	d1f9      	bne.n	8008cf0 <memcpy+0xe>
 8008cfc:	bd10      	pop	{r4, pc}
	...

08008d00 <nanf>:
 8008d00:	4800      	ldr	r0, [pc, #0]	@ (8008d04 <nanf+0x4>)
 8008d02:	4770      	bx	lr
 8008d04:	7fc00000 	.word	0x7fc00000

08008d08 <__assert_func>:
 8008d08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d0a:	4614      	mov	r4, r2
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	4b09      	ldr	r3, [pc, #36]	@ (8008d34 <__assert_func+0x2c>)
 8008d10:	4605      	mov	r5, r0
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	68d8      	ldr	r0, [r3, #12]
 8008d16:	b14c      	cbz	r4, 8008d2c <__assert_func+0x24>
 8008d18:	4b07      	ldr	r3, [pc, #28]	@ (8008d38 <__assert_func+0x30>)
 8008d1a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d1e:	9100      	str	r1, [sp, #0]
 8008d20:	462b      	mov	r3, r5
 8008d22:	4906      	ldr	r1, [pc, #24]	@ (8008d3c <__assert_func+0x34>)
 8008d24:	f001 fe34 	bl	800a990 <fiprintf>
 8008d28:	f001 fef4 	bl	800ab14 <abort>
 8008d2c:	4b04      	ldr	r3, [pc, #16]	@ (8008d40 <__assert_func+0x38>)
 8008d2e:	461c      	mov	r4, r3
 8008d30:	e7f3      	b.n	8008d1a <__assert_func+0x12>
 8008d32:	bf00      	nop
 8008d34:	2000001c 	.word	0x2000001c
 8008d38:	0800cdbc 	.word	0x0800cdbc
 8008d3c:	0800cdc9 	.word	0x0800cdc9
 8008d40:	0800cdf7 	.word	0x0800cdf7

08008d44 <_free_r>:
 8008d44:	b538      	push	{r3, r4, r5, lr}
 8008d46:	4605      	mov	r5, r0
 8008d48:	2900      	cmp	r1, #0
 8008d4a:	d040      	beq.n	8008dce <_free_r+0x8a>
 8008d4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d50:	1f0c      	subs	r4, r1, #4
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	bfb8      	it	lt
 8008d56:	18e4      	addlt	r4, r4, r3
 8008d58:	f000 f8e6 	bl	8008f28 <__malloc_lock>
 8008d5c:	4a1c      	ldr	r2, [pc, #112]	@ (8008dd0 <_free_r+0x8c>)
 8008d5e:	6813      	ldr	r3, [r2, #0]
 8008d60:	b933      	cbnz	r3, 8008d70 <_free_r+0x2c>
 8008d62:	6063      	str	r3, [r4, #4]
 8008d64:	6014      	str	r4, [r2, #0]
 8008d66:	4628      	mov	r0, r5
 8008d68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d6c:	f000 b8e2 	b.w	8008f34 <__malloc_unlock>
 8008d70:	42a3      	cmp	r3, r4
 8008d72:	d908      	bls.n	8008d86 <_free_r+0x42>
 8008d74:	6820      	ldr	r0, [r4, #0]
 8008d76:	1821      	adds	r1, r4, r0
 8008d78:	428b      	cmp	r3, r1
 8008d7a:	bf01      	itttt	eq
 8008d7c:	6819      	ldreq	r1, [r3, #0]
 8008d7e:	685b      	ldreq	r3, [r3, #4]
 8008d80:	1809      	addeq	r1, r1, r0
 8008d82:	6021      	streq	r1, [r4, #0]
 8008d84:	e7ed      	b.n	8008d62 <_free_r+0x1e>
 8008d86:	461a      	mov	r2, r3
 8008d88:	685b      	ldr	r3, [r3, #4]
 8008d8a:	b10b      	cbz	r3, 8008d90 <_free_r+0x4c>
 8008d8c:	42a3      	cmp	r3, r4
 8008d8e:	d9fa      	bls.n	8008d86 <_free_r+0x42>
 8008d90:	6811      	ldr	r1, [r2, #0]
 8008d92:	1850      	adds	r0, r2, r1
 8008d94:	42a0      	cmp	r0, r4
 8008d96:	d10b      	bne.n	8008db0 <_free_r+0x6c>
 8008d98:	6820      	ldr	r0, [r4, #0]
 8008d9a:	4401      	add	r1, r0
 8008d9c:	1850      	adds	r0, r2, r1
 8008d9e:	4283      	cmp	r3, r0
 8008da0:	6011      	str	r1, [r2, #0]
 8008da2:	d1e0      	bne.n	8008d66 <_free_r+0x22>
 8008da4:	6818      	ldr	r0, [r3, #0]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	4408      	add	r0, r1
 8008daa:	6010      	str	r0, [r2, #0]
 8008dac:	6053      	str	r3, [r2, #4]
 8008dae:	e7da      	b.n	8008d66 <_free_r+0x22>
 8008db0:	d902      	bls.n	8008db8 <_free_r+0x74>
 8008db2:	230c      	movs	r3, #12
 8008db4:	602b      	str	r3, [r5, #0]
 8008db6:	e7d6      	b.n	8008d66 <_free_r+0x22>
 8008db8:	6820      	ldr	r0, [r4, #0]
 8008dba:	1821      	adds	r1, r4, r0
 8008dbc:	428b      	cmp	r3, r1
 8008dbe:	bf01      	itttt	eq
 8008dc0:	6819      	ldreq	r1, [r3, #0]
 8008dc2:	685b      	ldreq	r3, [r3, #4]
 8008dc4:	1809      	addeq	r1, r1, r0
 8008dc6:	6021      	streq	r1, [r4, #0]
 8008dc8:	6063      	str	r3, [r4, #4]
 8008dca:	6054      	str	r4, [r2, #4]
 8008dcc:	e7cb      	b.n	8008d66 <_free_r+0x22>
 8008dce:	bd38      	pop	{r3, r4, r5, pc}
 8008dd0:	20002110 	.word	0x20002110

08008dd4 <malloc>:
 8008dd4:	4b02      	ldr	r3, [pc, #8]	@ (8008de0 <malloc+0xc>)
 8008dd6:	4601      	mov	r1, r0
 8008dd8:	6818      	ldr	r0, [r3, #0]
 8008dda:	f000 b825 	b.w	8008e28 <_malloc_r>
 8008dde:	bf00      	nop
 8008de0:	2000001c 	.word	0x2000001c

08008de4 <sbrk_aligned>:
 8008de4:	b570      	push	{r4, r5, r6, lr}
 8008de6:	4e0f      	ldr	r6, [pc, #60]	@ (8008e24 <sbrk_aligned+0x40>)
 8008de8:	460c      	mov	r4, r1
 8008dea:	6831      	ldr	r1, [r6, #0]
 8008dec:	4605      	mov	r5, r0
 8008dee:	b911      	cbnz	r1, 8008df6 <sbrk_aligned+0x12>
 8008df0:	f001 fe6c 	bl	800aacc <_sbrk_r>
 8008df4:	6030      	str	r0, [r6, #0]
 8008df6:	4621      	mov	r1, r4
 8008df8:	4628      	mov	r0, r5
 8008dfa:	f001 fe67 	bl	800aacc <_sbrk_r>
 8008dfe:	1c43      	adds	r3, r0, #1
 8008e00:	d103      	bne.n	8008e0a <sbrk_aligned+0x26>
 8008e02:	f04f 34ff 	mov.w	r4, #4294967295
 8008e06:	4620      	mov	r0, r4
 8008e08:	bd70      	pop	{r4, r5, r6, pc}
 8008e0a:	1cc4      	adds	r4, r0, #3
 8008e0c:	f024 0403 	bic.w	r4, r4, #3
 8008e10:	42a0      	cmp	r0, r4
 8008e12:	d0f8      	beq.n	8008e06 <sbrk_aligned+0x22>
 8008e14:	1a21      	subs	r1, r4, r0
 8008e16:	4628      	mov	r0, r5
 8008e18:	f001 fe58 	bl	800aacc <_sbrk_r>
 8008e1c:	3001      	adds	r0, #1
 8008e1e:	d1f2      	bne.n	8008e06 <sbrk_aligned+0x22>
 8008e20:	e7ef      	b.n	8008e02 <sbrk_aligned+0x1e>
 8008e22:	bf00      	nop
 8008e24:	2000210c 	.word	0x2000210c

08008e28 <_malloc_r>:
 8008e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e2c:	1ccd      	adds	r5, r1, #3
 8008e2e:	f025 0503 	bic.w	r5, r5, #3
 8008e32:	3508      	adds	r5, #8
 8008e34:	2d0c      	cmp	r5, #12
 8008e36:	bf38      	it	cc
 8008e38:	250c      	movcc	r5, #12
 8008e3a:	2d00      	cmp	r5, #0
 8008e3c:	4606      	mov	r6, r0
 8008e3e:	db01      	blt.n	8008e44 <_malloc_r+0x1c>
 8008e40:	42a9      	cmp	r1, r5
 8008e42:	d904      	bls.n	8008e4e <_malloc_r+0x26>
 8008e44:	230c      	movs	r3, #12
 8008e46:	6033      	str	r3, [r6, #0]
 8008e48:	2000      	movs	r0, #0
 8008e4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f24 <_malloc_r+0xfc>
 8008e52:	f000 f869 	bl	8008f28 <__malloc_lock>
 8008e56:	f8d8 3000 	ldr.w	r3, [r8]
 8008e5a:	461c      	mov	r4, r3
 8008e5c:	bb44      	cbnz	r4, 8008eb0 <_malloc_r+0x88>
 8008e5e:	4629      	mov	r1, r5
 8008e60:	4630      	mov	r0, r6
 8008e62:	f7ff ffbf 	bl	8008de4 <sbrk_aligned>
 8008e66:	1c43      	adds	r3, r0, #1
 8008e68:	4604      	mov	r4, r0
 8008e6a:	d158      	bne.n	8008f1e <_malloc_r+0xf6>
 8008e6c:	f8d8 4000 	ldr.w	r4, [r8]
 8008e70:	4627      	mov	r7, r4
 8008e72:	2f00      	cmp	r7, #0
 8008e74:	d143      	bne.n	8008efe <_malloc_r+0xd6>
 8008e76:	2c00      	cmp	r4, #0
 8008e78:	d04b      	beq.n	8008f12 <_malloc_r+0xea>
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	4639      	mov	r1, r7
 8008e7e:	4630      	mov	r0, r6
 8008e80:	eb04 0903 	add.w	r9, r4, r3
 8008e84:	f001 fe22 	bl	800aacc <_sbrk_r>
 8008e88:	4581      	cmp	r9, r0
 8008e8a:	d142      	bne.n	8008f12 <_malloc_r+0xea>
 8008e8c:	6821      	ldr	r1, [r4, #0]
 8008e8e:	4630      	mov	r0, r6
 8008e90:	1a6d      	subs	r5, r5, r1
 8008e92:	4629      	mov	r1, r5
 8008e94:	f7ff ffa6 	bl	8008de4 <sbrk_aligned>
 8008e98:	3001      	adds	r0, #1
 8008e9a:	d03a      	beq.n	8008f12 <_malloc_r+0xea>
 8008e9c:	6823      	ldr	r3, [r4, #0]
 8008e9e:	442b      	add	r3, r5
 8008ea0:	6023      	str	r3, [r4, #0]
 8008ea2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ea6:	685a      	ldr	r2, [r3, #4]
 8008ea8:	bb62      	cbnz	r2, 8008f04 <_malloc_r+0xdc>
 8008eaa:	f8c8 7000 	str.w	r7, [r8]
 8008eae:	e00f      	b.n	8008ed0 <_malloc_r+0xa8>
 8008eb0:	6822      	ldr	r2, [r4, #0]
 8008eb2:	1b52      	subs	r2, r2, r5
 8008eb4:	d420      	bmi.n	8008ef8 <_malloc_r+0xd0>
 8008eb6:	2a0b      	cmp	r2, #11
 8008eb8:	d917      	bls.n	8008eea <_malloc_r+0xc2>
 8008eba:	1961      	adds	r1, r4, r5
 8008ebc:	42a3      	cmp	r3, r4
 8008ebe:	6025      	str	r5, [r4, #0]
 8008ec0:	bf18      	it	ne
 8008ec2:	6059      	strne	r1, [r3, #4]
 8008ec4:	6863      	ldr	r3, [r4, #4]
 8008ec6:	bf08      	it	eq
 8008ec8:	f8c8 1000 	streq.w	r1, [r8]
 8008ecc:	5162      	str	r2, [r4, r5]
 8008ece:	604b      	str	r3, [r1, #4]
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f000 f82f 	bl	8008f34 <__malloc_unlock>
 8008ed6:	f104 000b 	add.w	r0, r4, #11
 8008eda:	1d23      	adds	r3, r4, #4
 8008edc:	f020 0007 	bic.w	r0, r0, #7
 8008ee0:	1ac2      	subs	r2, r0, r3
 8008ee2:	bf1c      	itt	ne
 8008ee4:	1a1b      	subne	r3, r3, r0
 8008ee6:	50a3      	strne	r3, [r4, r2]
 8008ee8:	e7af      	b.n	8008e4a <_malloc_r+0x22>
 8008eea:	6862      	ldr	r2, [r4, #4]
 8008eec:	42a3      	cmp	r3, r4
 8008eee:	bf0c      	ite	eq
 8008ef0:	f8c8 2000 	streq.w	r2, [r8]
 8008ef4:	605a      	strne	r2, [r3, #4]
 8008ef6:	e7eb      	b.n	8008ed0 <_malloc_r+0xa8>
 8008ef8:	4623      	mov	r3, r4
 8008efa:	6864      	ldr	r4, [r4, #4]
 8008efc:	e7ae      	b.n	8008e5c <_malloc_r+0x34>
 8008efe:	463c      	mov	r4, r7
 8008f00:	687f      	ldr	r7, [r7, #4]
 8008f02:	e7b6      	b.n	8008e72 <_malloc_r+0x4a>
 8008f04:	461a      	mov	r2, r3
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	42a3      	cmp	r3, r4
 8008f0a:	d1fb      	bne.n	8008f04 <_malloc_r+0xdc>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	6053      	str	r3, [r2, #4]
 8008f10:	e7de      	b.n	8008ed0 <_malloc_r+0xa8>
 8008f12:	230c      	movs	r3, #12
 8008f14:	4630      	mov	r0, r6
 8008f16:	6033      	str	r3, [r6, #0]
 8008f18:	f000 f80c 	bl	8008f34 <__malloc_unlock>
 8008f1c:	e794      	b.n	8008e48 <_malloc_r+0x20>
 8008f1e:	6005      	str	r5, [r0, #0]
 8008f20:	e7d6      	b.n	8008ed0 <_malloc_r+0xa8>
 8008f22:	bf00      	nop
 8008f24:	20002110 	.word	0x20002110

08008f28 <__malloc_lock>:
 8008f28:	4801      	ldr	r0, [pc, #4]	@ (8008f30 <__malloc_lock+0x8>)
 8008f2a:	f7ff bed8 	b.w	8008cde <__retarget_lock_acquire_recursive>
 8008f2e:	bf00      	nop
 8008f30:	20002108 	.word	0x20002108

08008f34 <__malloc_unlock>:
 8008f34:	4801      	ldr	r0, [pc, #4]	@ (8008f3c <__malloc_unlock+0x8>)
 8008f36:	f7ff bed3 	b.w	8008ce0 <__retarget_lock_release_recursive>
 8008f3a:	bf00      	nop
 8008f3c:	20002108 	.word	0x20002108

08008f40 <sulp>:
 8008f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f44:	460f      	mov	r7, r1
 8008f46:	4690      	mov	r8, r2
 8008f48:	f002 fca4 	bl	800b894 <__ulp>
 8008f4c:	4604      	mov	r4, r0
 8008f4e:	460d      	mov	r5, r1
 8008f50:	f1b8 0f00 	cmp.w	r8, #0
 8008f54:	d011      	beq.n	8008f7a <sulp+0x3a>
 8008f56:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008f5a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	dd0b      	ble.n	8008f7a <sulp+0x3a>
 8008f62:	2400      	movs	r4, #0
 8008f64:	051b      	lsls	r3, r3, #20
 8008f66:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008f6a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008f6e:	4622      	mov	r2, r4
 8008f70:	462b      	mov	r3, r5
 8008f72:	f7f7 fabb 	bl	80004ec <__aeabi_dmul>
 8008f76:	4604      	mov	r4, r0
 8008f78:	460d      	mov	r5, r1
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	4629      	mov	r1, r5
 8008f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f82:	0000      	movs	r0, r0
 8008f84:	0000      	movs	r0, r0
	...

08008f88 <_strtod_l>:
 8008f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f8c:	b09f      	sub	sp, #124	@ 0x7c
 8008f8e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008f90:	2200      	movs	r2, #0
 8008f92:	460c      	mov	r4, r1
 8008f94:	921a      	str	r2, [sp, #104]	@ 0x68
 8008f96:	f04f 0a00 	mov.w	sl, #0
 8008f9a:	f04f 0b00 	mov.w	fp, #0
 8008f9e:	460a      	mov	r2, r1
 8008fa0:	9005      	str	r0, [sp, #20]
 8008fa2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fa4:	7811      	ldrb	r1, [r2, #0]
 8008fa6:	292b      	cmp	r1, #43	@ 0x2b
 8008fa8:	d048      	beq.n	800903c <_strtod_l+0xb4>
 8008faa:	d836      	bhi.n	800901a <_strtod_l+0x92>
 8008fac:	290d      	cmp	r1, #13
 8008fae:	d830      	bhi.n	8009012 <_strtod_l+0x8a>
 8008fb0:	2908      	cmp	r1, #8
 8008fb2:	d830      	bhi.n	8009016 <_strtod_l+0x8e>
 8008fb4:	2900      	cmp	r1, #0
 8008fb6:	d039      	beq.n	800902c <_strtod_l+0xa4>
 8008fb8:	2200      	movs	r2, #0
 8008fba:	920e      	str	r2, [sp, #56]	@ 0x38
 8008fbc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008fbe:	782a      	ldrb	r2, [r5, #0]
 8008fc0:	2a30      	cmp	r2, #48	@ 0x30
 8008fc2:	f040 80b0 	bne.w	8009126 <_strtod_l+0x19e>
 8008fc6:	786a      	ldrb	r2, [r5, #1]
 8008fc8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008fcc:	2a58      	cmp	r2, #88	@ 0x58
 8008fce:	d16c      	bne.n	80090aa <_strtod_l+0x122>
 8008fd0:	9302      	str	r3, [sp, #8]
 8008fd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fd4:	4a8f      	ldr	r2, [pc, #572]	@ (8009214 <_strtod_l+0x28c>)
 8008fd6:	9301      	str	r3, [sp, #4]
 8008fd8:	ab1a      	add	r3, sp, #104	@ 0x68
 8008fda:	9300      	str	r3, [sp, #0]
 8008fdc:	9805      	ldr	r0, [sp, #20]
 8008fde:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008fe0:	a919      	add	r1, sp, #100	@ 0x64
 8008fe2:	f001 fe07 	bl	800abf4 <__gethex>
 8008fe6:	f010 060f 	ands.w	r6, r0, #15
 8008fea:	4604      	mov	r4, r0
 8008fec:	d005      	beq.n	8008ffa <_strtod_l+0x72>
 8008fee:	2e06      	cmp	r6, #6
 8008ff0:	d126      	bne.n	8009040 <_strtod_l+0xb8>
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	3501      	adds	r5, #1
 8008ff6:	9519      	str	r5, [sp, #100]	@ 0x64
 8008ff8:	930e      	str	r3, [sp, #56]	@ 0x38
 8008ffa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	f040 8582 	bne.w	8009b06 <_strtod_l+0xb7e>
 8009002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009004:	b1bb      	cbz	r3, 8009036 <_strtod_l+0xae>
 8009006:	4650      	mov	r0, sl
 8009008:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800900c:	b01f      	add	sp, #124	@ 0x7c
 800900e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009012:	2920      	cmp	r1, #32
 8009014:	d1d0      	bne.n	8008fb8 <_strtod_l+0x30>
 8009016:	3201      	adds	r2, #1
 8009018:	e7c3      	b.n	8008fa2 <_strtod_l+0x1a>
 800901a:	292d      	cmp	r1, #45	@ 0x2d
 800901c:	d1cc      	bne.n	8008fb8 <_strtod_l+0x30>
 800901e:	2101      	movs	r1, #1
 8009020:	910e      	str	r1, [sp, #56]	@ 0x38
 8009022:	1c51      	adds	r1, r2, #1
 8009024:	9119      	str	r1, [sp, #100]	@ 0x64
 8009026:	7852      	ldrb	r2, [r2, #1]
 8009028:	2a00      	cmp	r2, #0
 800902a:	d1c7      	bne.n	8008fbc <_strtod_l+0x34>
 800902c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800902e:	9419      	str	r4, [sp, #100]	@ 0x64
 8009030:	2b00      	cmp	r3, #0
 8009032:	f040 8566 	bne.w	8009b02 <_strtod_l+0xb7a>
 8009036:	4650      	mov	r0, sl
 8009038:	4659      	mov	r1, fp
 800903a:	e7e7      	b.n	800900c <_strtod_l+0x84>
 800903c:	2100      	movs	r1, #0
 800903e:	e7ef      	b.n	8009020 <_strtod_l+0x98>
 8009040:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009042:	b13a      	cbz	r2, 8009054 <_strtod_l+0xcc>
 8009044:	2135      	movs	r1, #53	@ 0x35
 8009046:	a81c      	add	r0, sp, #112	@ 0x70
 8009048:	f002 fd14 	bl	800ba74 <__copybits>
 800904c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800904e:	9805      	ldr	r0, [sp, #20]
 8009050:	f002 f8f4 	bl	800b23c <_Bfree>
 8009054:	3e01      	subs	r6, #1
 8009056:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009058:	2e04      	cmp	r6, #4
 800905a:	d806      	bhi.n	800906a <_strtod_l+0xe2>
 800905c:	e8df f006 	tbb	[pc, r6]
 8009060:	201d0314 	.word	0x201d0314
 8009064:	14          	.byte	0x14
 8009065:	00          	.byte	0x00
 8009066:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800906a:	05e1      	lsls	r1, r4, #23
 800906c:	bf48      	it	mi
 800906e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009072:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009076:	0d1b      	lsrs	r3, r3, #20
 8009078:	051b      	lsls	r3, r3, #20
 800907a:	2b00      	cmp	r3, #0
 800907c:	d1bd      	bne.n	8008ffa <_strtod_l+0x72>
 800907e:	f7ff fe03 	bl	8008c88 <__errno>
 8009082:	2322      	movs	r3, #34	@ 0x22
 8009084:	6003      	str	r3, [r0, #0]
 8009086:	e7b8      	b.n	8008ffa <_strtod_l+0x72>
 8009088:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800908c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009090:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009094:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009098:	e7e7      	b.n	800906a <_strtod_l+0xe2>
 800909a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009218 <_strtod_l+0x290>
 800909e:	e7e4      	b.n	800906a <_strtod_l+0xe2>
 80090a0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80090a4:	f04f 3aff 	mov.w	sl, #4294967295
 80090a8:	e7df      	b.n	800906a <_strtod_l+0xe2>
 80090aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090ac:	1c5a      	adds	r2, r3, #1
 80090ae:	9219      	str	r2, [sp, #100]	@ 0x64
 80090b0:	785b      	ldrb	r3, [r3, #1]
 80090b2:	2b30      	cmp	r3, #48	@ 0x30
 80090b4:	d0f9      	beq.n	80090aa <_strtod_l+0x122>
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d09f      	beq.n	8008ffa <_strtod_l+0x72>
 80090ba:	2301      	movs	r3, #1
 80090bc:	2700      	movs	r7, #0
 80090be:	220a      	movs	r2, #10
 80090c0:	46b9      	mov	r9, r7
 80090c2:	9308      	str	r3, [sp, #32]
 80090c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090c6:	970b      	str	r7, [sp, #44]	@ 0x2c
 80090c8:	930c      	str	r3, [sp, #48]	@ 0x30
 80090ca:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80090cc:	7805      	ldrb	r5, [r0, #0]
 80090ce:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80090d2:	b2d9      	uxtb	r1, r3
 80090d4:	2909      	cmp	r1, #9
 80090d6:	d928      	bls.n	800912a <_strtod_l+0x1a2>
 80090d8:	2201      	movs	r2, #1
 80090da:	4950      	ldr	r1, [pc, #320]	@ (800921c <_strtod_l+0x294>)
 80090dc:	f7ff fc98 	bl	8008a10 <strncmp>
 80090e0:	2800      	cmp	r0, #0
 80090e2:	d032      	beq.n	800914a <_strtod_l+0x1c2>
 80090e4:	2000      	movs	r0, #0
 80090e6:	462a      	mov	r2, r5
 80090e8:	4603      	mov	r3, r0
 80090ea:	464d      	mov	r5, r9
 80090ec:	900a      	str	r0, [sp, #40]	@ 0x28
 80090ee:	2a65      	cmp	r2, #101	@ 0x65
 80090f0:	d001      	beq.n	80090f6 <_strtod_l+0x16e>
 80090f2:	2a45      	cmp	r2, #69	@ 0x45
 80090f4:	d114      	bne.n	8009120 <_strtod_l+0x198>
 80090f6:	b91d      	cbnz	r5, 8009100 <_strtod_l+0x178>
 80090f8:	9a08      	ldr	r2, [sp, #32]
 80090fa:	4302      	orrs	r2, r0
 80090fc:	d096      	beq.n	800902c <_strtod_l+0xa4>
 80090fe:	2500      	movs	r5, #0
 8009100:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009102:	1c62      	adds	r2, r4, #1
 8009104:	9219      	str	r2, [sp, #100]	@ 0x64
 8009106:	7862      	ldrb	r2, [r4, #1]
 8009108:	2a2b      	cmp	r2, #43	@ 0x2b
 800910a:	d07a      	beq.n	8009202 <_strtod_l+0x27a>
 800910c:	2a2d      	cmp	r2, #45	@ 0x2d
 800910e:	d07e      	beq.n	800920e <_strtod_l+0x286>
 8009110:	f04f 0c00 	mov.w	ip, #0
 8009114:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009118:	2909      	cmp	r1, #9
 800911a:	f240 8085 	bls.w	8009228 <_strtod_l+0x2a0>
 800911e:	9419      	str	r4, [sp, #100]	@ 0x64
 8009120:	f04f 0800 	mov.w	r8, #0
 8009124:	e0a5      	b.n	8009272 <_strtod_l+0x2ea>
 8009126:	2300      	movs	r3, #0
 8009128:	e7c8      	b.n	80090bc <_strtod_l+0x134>
 800912a:	f1b9 0f08 	cmp.w	r9, #8
 800912e:	bfd8      	it	le
 8009130:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009132:	f100 0001 	add.w	r0, r0, #1
 8009136:	bfd6      	itet	le
 8009138:	fb02 3301 	mlale	r3, r2, r1, r3
 800913c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009140:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009142:	f109 0901 	add.w	r9, r9, #1
 8009146:	9019      	str	r0, [sp, #100]	@ 0x64
 8009148:	e7bf      	b.n	80090ca <_strtod_l+0x142>
 800914a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800914c:	1c5a      	adds	r2, r3, #1
 800914e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009150:	785a      	ldrb	r2, [r3, #1]
 8009152:	f1b9 0f00 	cmp.w	r9, #0
 8009156:	d03b      	beq.n	80091d0 <_strtod_l+0x248>
 8009158:	464d      	mov	r5, r9
 800915a:	900a      	str	r0, [sp, #40]	@ 0x28
 800915c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009160:	2b09      	cmp	r3, #9
 8009162:	d912      	bls.n	800918a <_strtod_l+0x202>
 8009164:	2301      	movs	r3, #1
 8009166:	e7c2      	b.n	80090ee <_strtod_l+0x166>
 8009168:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800916a:	3001      	adds	r0, #1
 800916c:	1c5a      	adds	r2, r3, #1
 800916e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009170:	785a      	ldrb	r2, [r3, #1]
 8009172:	2a30      	cmp	r2, #48	@ 0x30
 8009174:	d0f8      	beq.n	8009168 <_strtod_l+0x1e0>
 8009176:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800917a:	2b08      	cmp	r3, #8
 800917c:	f200 84c8 	bhi.w	8009b10 <_strtod_l+0xb88>
 8009180:	900a      	str	r0, [sp, #40]	@ 0x28
 8009182:	2000      	movs	r0, #0
 8009184:	4605      	mov	r5, r0
 8009186:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009188:	930c      	str	r3, [sp, #48]	@ 0x30
 800918a:	3a30      	subs	r2, #48	@ 0x30
 800918c:	f100 0301 	add.w	r3, r0, #1
 8009190:	d018      	beq.n	80091c4 <_strtod_l+0x23c>
 8009192:	462e      	mov	r6, r5
 8009194:	f04f 0e0a 	mov.w	lr, #10
 8009198:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800919a:	4419      	add	r1, r3
 800919c:	910a      	str	r1, [sp, #40]	@ 0x28
 800919e:	1c71      	adds	r1, r6, #1
 80091a0:	eba1 0c05 	sub.w	ip, r1, r5
 80091a4:	4563      	cmp	r3, ip
 80091a6:	dc15      	bgt.n	80091d4 <_strtod_l+0x24c>
 80091a8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80091ac:	182b      	adds	r3, r5, r0
 80091ae:	2b08      	cmp	r3, #8
 80091b0:	f105 0501 	add.w	r5, r5, #1
 80091b4:	4405      	add	r5, r0
 80091b6:	dc1a      	bgt.n	80091ee <_strtod_l+0x266>
 80091b8:	230a      	movs	r3, #10
 80091ba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80091bc:	fb03 2301 	mla	r3, r3, r1, r2
 80091c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80091c2:	2300      	movs	r3, #0
 80091c4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80091c6:	4618      	mov	r0, r3
 80091c8:	1c51      	adds	r1, r2, #1
 80091ca:	9119      	str	r1, [sp, #100]	@ 0x64
 80091cc:	7852      	ldrb	r2, [r2, #1]
 80091ce:	e7c5      	b.n	800915c <_strtod_l+0x1d4>
 80091d0:	4648      	mov	r0, r9
 80091d2:	e7ce      	b.n	8009172 <_strtod_l+0x1ea>
 80091d4:	2e08      	cmp	r6, #8
 80091d6:	dc05      	bgt.n	80091e4 <_strtod_l+0x25c>
 80091d8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80091da:	fb0e f606 	mul.w	r6, lr, r6
 80091de:	960b      	str	r6, [sp, #44]	@ 0x2c
 80091e0:	460e      	mov	r6, r1
 80091e2:	e7dc      	b.n	800919e <_strtod_l+0x216>
 80091e4:	2910      	cmp	r1, #16
 80091e6:	bfd8      	it	le
 80091e8:	fb0e f707 	mulle.w	r7, lr, r7
 80091ec:	e7f8      	b.n	80091e0 <_strtod_l+0x258>
 80091ee:	2b0f      	cmp	r3, #15
 80091f0:	bfdc      	itt	le
 80091f2:	230a      	movle	r3, #10
 80091f4:	fb03 2707 	mlale	r7, r3, r7, r2
 80091f8:	e7e3      	b.n	80091c2 <_strtod_l+0x23a>
 80091fa:	2300      	movs	r3, #0
 80091fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80091fe:	2301      	movs	r3, #1
 8009200:	e77a      	b.n	80090f8 <_strtod_l+0x170>
 8009202:	f04f 0c00 	mov.w	ip, #0
 8009206:	1ca2      	adds	r2, r4, #2
 8009208:	9219      	str	r2, [sp, #100]	@ 0x64
 800920a:	78a2      	ldrb	r2, [r4, #2]
 800920c:	e782      	b.n	8009114 <_strtod_l+0x18c>
 800920e:	f04f 0c01 	mov.w	ip, #1
 8009212:	e7f8      	b.n	8009206 <_strtod_l+0x27e>
 8009214:	0800cf3c 	.word	0x0800cf3c
 8009218:	7ff00000 	.word	0x7ff00000
 800921c:	0800cdf8 	.word	0x0800cdf8
 8009220:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009222:	1c51      	adds	r1, r2, #1
 8009224:	9119      	str	r1, [sp, #100]	@ 0x64
 8009226:	7852      	ldrb	r2, [r2, #1]
 8009228:	2a30      	cmp	r2, #48	@ 0x30
 800922a:	d0f9      	beq.n	8009220 <_strtod_l+0x298>
 800922c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009230:	2908      	cmp	r1, #8
 8009232:	f63f af75 	bhi.w	8009120 <_strtod_l+0x198>
 8009236:	f04f 080a 	mov.w	r8, #10
 800923a:	3a30      	subs	r2, #48	@ 0x30
 800923c:	9209      	str	r2, [sp, #36]	@ 0x24
 800923e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009240:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009242:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009244:	1c56      	adds	r6, r2, #1
 8009246:	9619      	str	r6, [sp, #100]	@ 0x64
 8009248:	7852      	ldrb	r2, [r2, #1]
 800924a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800924e:	f1be 0f09 	cmp.w	lr, #9
 8009252:	d939      	bls.n	80092c8 <_strtod_l+0x340>
 8009254:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009256:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800925a:	1a76      	subs	r6, r6, r1
 800925c:	2e08      	cmp	r6, #8
 800925e:	dc03      	bgt.n	8009268 <_strtod_l+0x2e0>
 8009260:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009262:	4588      	cmp	r8, r1
 8009264:	bfa8      	it	ge
 8009266:	4688      	movge	r8, r1
 8009268:	f1bc 0f00 	cmp.w	ip, #0
 800926c:	d001      	beq.n	8009272 <_strtod_l+0x2ea>
 800926e:	f1c8 0800 	rsb	r8, r8, #0
 8009272:	2d00      	cmp	r5, #0
 8009274:	d14e      	bne.n	8009314 <_strtod_l+0x38c>
 8009276:	9908      	ldr	r1, [sp, #32]
 8009278:	4308      	orrs	r0, r1
 800927a:	f47f aebe 	bne.w	8008ffa <_strtod_l+0x72>
 800927e:	2b00      	cmp	r3, #0
 8009280:	f47f aed4 	bne.w	800902c <_strtod_l+0xa4>
 8009284:	2a69      	cmp	r2, #105	@ 0x69
 8009286:	d028      	beq.n	80092da <_strtod_l+0x352>
 8009288:	dc25      	bgt.n	80092d6 <_strtod_l+0x34e>
 800928a:	2a49      	cmp	r2, #73	@ 0x49
 800928c:	d025      	beq.n	80092da <_strtod_l+0x352>
 800928e:	2a4e      	cmp	r2, #78	@ 0x4e
 8009290:	f47f aecc 	bne.w	800902c <_strtod_l+0xa4>
 8009294:	4999      	ldr	r1, [pc, #612]	@ (80094fc <_strtod_l+0x574>)
 8009296:	a819      	add	r0, sp, #100	@ 0x64
 8009298:	f001 fece 	bl	800b038 <__match>
 800929c:	2800      	cmp	r0, #0
 800929e:	f43f aec5 	beq.w	800902c <_strtod_l+0xa4>
 80092a2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092a4:	781b      	ldrb	r3, [r3, #0]
 80092a6:	2b28      	cmp	r3, #40	@ 0x28
 80092a8:	d12e      	bne.n	8009308 <_strtod_l+0x380>
 80092aa:	4995      	ldr	r1, [pc, #596]	@ (8009500 <_strtod_l+0x578>)
 80092ac:	aa1c      	add	r2, sp, #112	@ 0x70
 80092ae:	a819      	add	r0, sp, #100	@ 0x64
 80092b0:	f001 fed6 	bl	800b060 <__hexnan>
 80092b4:	2805      	cmp	r0, #5
 80092b6:	d127      	bne.n	8009308 <_strtod_l+0x380>
 80092b8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80092ba:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80092be:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80092c2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80092c6:	e698      	b.n	8008ffa <_strtod_l+0x72>
 80092c8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092ca:	fb08 2101 	mla	r1, r8, r1, r2
 80092ce:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80092d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80092d4:	e7b5      	b.n	8009242 <_strtod_l+0x2ba>
 80092d6:	2a6e      	cmp	r2, #110	@ 0x6e
 80092d8:	e7da      	b.n	8009290 <_strtod_l+0x308>
 80092da:	498a      	ldr	r1, [pc, #552]	@ (8009504 <_strtod_l+0x57c>)
 80092dc:	a819      	add	r0, sp, #100	@ 0x64
 80092de:	f001 feab 	bl	800b038 <__match>
 80092e2:	2800      	cmp	r0, #0
 80092e4:	f43f aea2 	beq.w	800902c <_strtod_l+0xa4>
 80092e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092ea:	4987      	ldr	r1, [pc, #540]	@ (8009508 <_strtod_l+0x580>)
 80092ec:	3b01      	subs	r3, #1
 80092ee:	a819      	add	r0, sp, #100	@ 0x64
 80092f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80092f2:	f001 fea1 	bl	800b038 <__match>
 80092f6:	b910      	cbnz	r0, 80092fe <_strtod_l+0x376>
 80092f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092fa:	3301      	adds	r3, #1
 80092fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80092fe:	f04f 0a00 	mov.w	sl, #0
 8009302:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800950c <_strtod_l+0x584>
 8009306:	e678      	b.n	8008ffa <_strtod_l+0x72>
 8009308:	4881      	ldr	r0, [pc, #516]	@ (8009510 <_strtod_l+0x588>)
 800930a:	f001 fbfd 	bl	800ab08 <nan>
 800930e:	4682      	mov	sl, r0
 8009310:	468b      	mov	fp, r1
 8009312:	e672      	b.n	8008ffa <_strtod_l+0x72>
 8009314:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009316:	f1b9 0f00 	cmp.w	r9, #0
 800931a:	bf08      	it	eq
 800931c:	46a9      	moveq	r9, r5
 800931e:	eba8 0303 	sub.w	r3, r8, r3
 8009322:	2d10      	cmp	r5, #16
 8009324:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009326:	462c      	mov	r4, r5
 8009328:	9309      	str	r3, [sp, #36]	@ 0x24
 800932a:	bfa8      	it	ge
 800932c:	2410      	movge	r4, #16
 800932e:	f7f7 f863 	bl	80003f8 <__aeabi_ui2d>
 8009332:	2d09      	cmp	r5, #9
 8009334:	4682      	mov	sl, r0
 8009336:	468b      	mov	fp, r1
 8009338:	dc11      	bgt.n	800935e <_strtod_l+0x3d6>
 800933a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800933c:	2b00      	cmp	r3, #0
 800933e:	f43f ae5c 	beq.w	8008ffa <_strtod_l+0x72>
 8009342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009344:	dd76      	ble.n	8009434 <_strtod_l+0x4ac>
 8009346:	2b16      	cmp	r3, #22
 8009348:	dc5d      	bgt.n	8009406 <_strtod_l+0x47e>
 800934a:	4972      	ldr	r1, [pc, #456]	@ (8009514 <_strtod_l+0x58c>)
 800934c:	4652      	mov	r2, sl
 800934e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009352:	465b      	mov	r3, fp
 8009354:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009358:	f7f7 f8c8 	bl	80004ec <__aeabi_dmul>
 800935c:	e7d7      	b.n	800930e <_strtod_l+0x386>
 800935e:	4b6d      	ldr	r3, [pc, #436]	@ (8009514 <_strtod_l+0x58c>)
 8009360:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009364:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009368:	f7f7 f8c0 	bl	80004ec <__aeabi_dmul>
 800936c:	4682      	mov	sl, r0
 800936e:	4638      	mov	r0, r7
 8009370:	468b      	mov	fp, r1
 8009372:	f7f7 f841 	bl	80003f8 <__aeabi_ui2d>
 8009376:	4602      	mov	r2, r0
 8009378:	460b      	mov	r3, r1
 800937a:	4650      	mov	r0, sl
 800937c:	4659      	mov	r1, fp
 800937e:	f7f6 feff 	bl	8000180 <__adddf3>
 8009382:	2d0f      	cmp	r5, #15
 8009384:	4682      	mov	sl, r0
 8009386:	468b      	mov	fp, r1
 8009388:	ddd7      	ble.n	800933a <_strtod_l+0x3b2>
 800938a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800938c:	1b2c      	subs	r4, r5, r4
 800938e:	441c      	add	r4, r3
 8009390:	2c00      	cmp	r4, #0
 8009392:	f340 8093 	ble.w	80094bc <_strtod_l+0x534>
 8009396:	f014 030f 	ands.w	r3, r4, #15
 800939a:	d00a      	beq.n	80093b2 <_strtod_l+0x42a>
 800939c:	495d      	ldr	r1, [pc, #372]	@ (8009514 <_strtod_l+0x58c>)
 800939e:	4652      	mov	r2, sl
 80093a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80093a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093a8:	465b      	mov	r3, fp
 80093aa:	f7f7 f89f 	bl	80004ec <__aeabi_dmul>
 80093ae:	4682      	mov	sl, r0
 80093b0:	468b      	mov	fp, r1
 80093b2:	f034 040f 	bics.w	r4, r4, #15
 80093b6:	d073      	beq.n	80094a0 <_strtod_l+0x518>
 80093b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80093bc:	dd49      	ble.n	8009452 <_strtod_l+0x4ca>
 80093be:	2400      	movs	r4, #0
 80093c0:	46a0      	mov	r8, r4
 80093c2:	46a1      	mov	r9, r4
 80093c4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80093c6:	2322      	movs	r3, #34	@ 0x22
 80093c8:	f04f 0a00 	mov.w	sl, #0
 80093cc:	9a05      	ldr	r2, [sp, #20]
 80093ce:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800950c <_strtod_l+0x584>
 80093d2:	6013      	str	r3, [r2, #0]
 80093d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	f43f ae0f 	beq.w	8008ffa <_strtod_l+0x72>
 80093dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093de:	9805      	ldr	r0, [sp, #20]
 80093e0:	f001 ff2c 	bl	800b23c <_Bfree>
 80093e4:	4649      	mov	r1, r9
 80093e6:	9805      	ldr	r0, [sp, #20]
 80093e8:	f001 ff28 	bl	800b23c <_Bfree>
 80093ec:	4641      	mov	r1, r8
 80093ee:	9805      	ldr	r0, [sp, #20]
 80093f0:	f001 ff24 	bl	800b23c <_Bfree>
 80093f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80093f6:	9805      	ldr	r0, [sp, #20]
 80093f8:	f001 ff20 	bl	800b23c <_Bfree>
 80093fc:	4621      	mov	r1, r4
 80093fe:	9805      	ldr	r0, [sp, #20]
 8009400:	f001 ff1c 	bl	800b23c <_Bfree>
 8009404:	e5f9      	b.n	8008ffa <_strtod_l+0x72>
 8009406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009408:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800940c:	4293      	cmp	r3, r2
 800940e:	dbbc      	blt.n	800938a <_strtod_l+0x402>
 8009410:	4c40      	ldr	r4, [pc, #256]	@ (8009514 <_strtod_l+0x58c>)
 8009412:	f1c5 050f 	rsb	r5, r5, #15
 8009416:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800941a:	4652      	mov	r2, sl
 800941c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009420:	465b      	mov	r3, fp
 8009422:	f7f7 f863 	bl	80004ec <__aeabi_dmul>
 8009426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009428:	1b5d      	subs	r5, r3, r5
 800942a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800942e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009432:	e791      	b.n	8009358 <_strtod_l+0x3d0>
 8009434:	3316      	adds	r3, #22
 8009436:	dba8      	blt.n	800938a <_strtod_l+0x402>
 8009438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800943a:	4650      	mov	r0, sl
 800943c:	eba3 0808 	sub.w	r8, r3, r8
 8009440:	4b34      	ldr	r3, [pc, #208]	@ (8009514 <_strtod_l+0x58c>)
 8009442:	4659      	mov	r1, fp
 8009444:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009448:	e9d8 2300 	ldrd	r2, r3, [r8]
 800944c:	f7f7 f978 	bl	8000740 <__aeabi_ddiv>
 8009450:	e75d      	b.n	800930e <_strtod_l+0x386>
 8009452:	2300      	movs	r3, #0
 8009454:	4650      	mov	r0, sl
 8009456:	4659      	mov	r1, fp
 8009458:	461e      	mov	r6, r3
 800945a:	4f2f      	ldr	r7, [pc, #188]	@ (8009518 <_strtod_l+0x590>)
 800945c:	1124      	asrs	r4, r4, #4
 800945e:	2c01      	cmp	r4, #1
 8009460:	dc21      	bgt.n	80094a6 <_strtod_l+0x51e>
 8009462:	b10b      	cbz	r3, 8009468 <_strtod_l+0x4e0>
 8009464:	4682      	mov	sl, r0
 8009466:	468b      	mov	fp, r1
 8009468:	492b      	ldr	r1, [pc, #172]	@ (8009518 <_strtod_l+0x590>)
 800946a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800946e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009472:	4652      	mov	r2, sl
 8009474:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009478:	465b      	mov	r3, fp
 800947a:	f7f7 f837 	bl	80004ec <__aeabi_dmul>
 800947e:	4b23      	ldr	r3, [pc, #140]	@ (800950c <_strtod_l+0x584>)
 8009480:	460a      	mov	r2, r1
 8009482:	400b      	ands	r3, r1
 8009484:	4925      	ldr	r1, [pc, #148]	@ (800951c <_strtod_l+0x594>)
 8009486:	4682      	mov	sl, r0
 8009488:	428b      	cmp	r3, r1
 800948a:	d898      	bhi.n	80093be <_strtod_l+0x436>
 800948c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009490:	428b      	cmp	r3, r1
 8009492:	bf86      	itte	hi
 8009494:	f04f 3aff 	movhi.w	sl, #4294967295
 8009498:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8009520 <_strtod_l+0x598>
 800949c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80094a0:	2300      	movs	r3, #0
 80094a2:	9308      	str	r3, [sp, #32]
 80094a4:	e076      	b.n	8009594 <_strtod_l+0x60c>
 80094a6:	07e2      	lsls	r2, r4, #31
 80094a8:	d504      	bpl.n	80094b4 <_strtod_l+0x52c>
 80094aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094ae:	f7f7 f81d 	bl	80004ec <__aeabi_dmul>
 80094b2:	2301      	movs	r3, #1
 80094b4:	3601      	adds	r6, #1
 80094b6:	1064      	asrs	r4, r4, #1
 80094b8:	3708      	adds	r7, #8
 80094ba:	e7d0      	b.n	800945e <_strtod_l+0x4d6>
 80094bc:	d0f0      	beq.n	80094a0 <_strtod_l+0x518>
 80094be:	4264      	negs	r4, r4
 80094c0:	f014 020f 	ands.w	r2, r4, #15
 80094c4:	d00a      	beq.n	80094dc <_strtod_l+0x554>
 80094c6:	4b13      	ldr	r3, [pc, #76]	@ (8009514 <_strtod_l+0x58c>)
 80094c8:	4650      	mov	r0, sl
 80094ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094ce:	4659      	mov	r1, fp
 80094d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094d4:	f7f7 f934 	bl	8000740 <__aeabi_ddiv>
 80094d8:	4682      	mov	sl, r0
 80094da:	468b      	mov	fp, r1
 80094dc:	1124      	asrs	r4, r4, #4
 80094de:	d0df      	beq.n	80094a0 <_strtod_l+0x518>
 80094e0:	2c1f      	cmp	r4, #31
 80094e2:	dd1f      	ble.n	8009524 <_strtod_l+0x59c>
 80094e4:	2400      	movs	r4, #0
 80094e6:	46a0      	mov	r8, r4
 80094e8:	46a1      	mov	r9, r4
 80094ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80094ec:	2322      	movs	r3, #34	@ 0x22
 80094ee:	9a05      	ldr	r2, [sp, #20]
 80094f0:	f04f 0a00 	mov.w	sl, #0
 80094f4:	f04f 0b00 	mov.w	fp, #0
 80094f8:	6013      	str	r3, [r2, #0]
 80094fa:	e76b      	b.n	80093d4 <_strtod_l+0x44c>
 80094fc:	0800ce03 	.word	0x0800ce03
 8009500:	0800cf28 	.word	0x0800cf28
 8009504:	0800cdfa 	.word	0x0800cdfa
 8009508:	0800cdfd 	.word	0x0800cdfd
 800950c:	7ff00000 	.word	0x7ff00000
 8009510:	0800cdf7 	.word	0x0800cdf7
 8009514:	0800d0b0 	.word	0x0800d0b0
 8009518:	0800d088 	.word	0x0800d088
 800951c:	7ca00000 	.word	0x7ca00000
 8009520:	7fefffff 	.word	0x7fefffff
 8009524:	f014 0310 	ands.w	r3, r4, #16
 8009528:	bf18      	it	ne
 800952a:	236a      	movne	r3, #106	@ 0x6a
 800952c:	4650      	mov	r0, sl
 800952e:	9308      	str	r3, [sp, #32]
 8009530:	4659      	mov	r1, fp
 8009532:	2300      	movs	r3, #0
 8009534:	4e77      	ldr	r6, [pc, #476]	@ (8009714 <_strtod_l+0x78c>)
 8009536:	07e7      	lsls	r7, r4, #31
 8009538:	d504      	bpl.n	8009544 <_strtod_l+0x5bc>
 800953a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800953e:	f7f6 ffd5 	bl	80004ec <__aeabi_dmul>
 8009542:	2301      	movs	r3, #1
 8009544:	1064      	asrs	r4, r4, #1
 8009546:	f106 0608 	add.w	r6, r6, #8
 800954a:	d1f4      	bne.n	8009536 <_strtod_l+0x5ae>
 800954c:	b10b      	cbz	r3, 8009552 <_strtod_l+0x5ca>
 800954e:	4682      	mov	sl, r0
 8009550:	468b      	mov	fp, r1
 8009552:	9b08      	ldr	r3, [sp, #32]
 8009554:	b1b3      	cbz	r3, 8009584 <_strtod_l+0x5fc>
 8009556:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800955a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800955e:	2b00      	cmp	r3, #0
 8009560:	4659      	mov	r1, fp
 8009562:	dd0f      	ble.n	8009584 <_strtod_l+0x5fc>
 8009564:	2b1f      	cmp	r3, #31
 8009566:	dd58      	ble.n	800961a <_strtod_l+0x692>
 8009568:	2b34      	cmp	r3, #52	@ 0x34
 800956a:	bfd8      	it	le
 800956c:	f04f 33ff 	movle.w	r3, #4294967295
 8009570:	f04f 0a00 	mov.w	sl, #0
 8009574:	bfcf      	iteee	gt
 8009576:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800957a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800957e:	4093      	lslle	r3, r2
 8009580:	ea03 0b01 	andle.w	fp, r3, r1
 8009584:	2200      	movs	r2, #0
 8009586:	2300      	movs	r3, #0
 8009588:	4650      	mov	r0, sl
 800958a:	4659      	mov	r1, fp
 800958c:	f7f7 fa16 	bl	80009bc <__aeabi_dcmpeq>
 8009590:	2800      	cmp	r0, #0
 8009592:	d1a7      	bne.n	80094e4 <_strtod_l+0x55c>
 8009594:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009596:	464a      	mov	r2, r9
 8009598:	9300      	str	r3, [sp, #0]
 800959a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800959c:	462b      	mov	r3, r5
 800959e:	9805      	ldr	r0, [sp, #20]
 80095a0:	f001 feb4 	bl	800b30c <__s2b>
 80095a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80095a6:	2800      	cmp	r0, #0
 80095a8:	f43f af09 	beq.w	80093be <_strtod_l+0x436>
 80095ac:	2400      	movs	r4, #0
 80095ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095b2:	2a00      	cmp	r2, #0
 80095b4:	eba3 0308 	sub.w	r3, r3, r8
 80095b8:	bfa8      	it	ge
 80095ba:	2300      	movge	r3, #0
 80095bc:	46a0      	mov	r8, r4
 80095be:	9312      	str	r3, [sp, #72]	@ 0x48
 80095c0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80095c4:	9316      	str	r3, [sp, #88]	@ 0x58
 80095c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095c8:	9805      	ldr	r0, [sp, #20]
 80095ca:	6859      	ldr	r1, [r3, #4]
 80095cc:	f001 fdf6 	bl	800b1bc <_Balloc>
 80095d0:	4681      	mov	r9, r0
 80095d2:	2800      	cmp	r0, #0
 80095d4:	f43f aef7 	beq.w	80093c6 <_strtod_l+0x43e>
 80095d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80095da:	300c      	adds	r0, #12
 80095dc:	691a      	ldr	r2, [r3, #16]
 80095de:	f103 010c 	add.w	r1, r3, #12
 80095e2:	3202      	adds	r2, #2
 80095e4:	0092      	lsls	r2, r2, #2
 80095e6:	f7ff fb7c 	bl	8008ce2 <memcpy>
 80095ea:	ab1c      	add	r3, sp, #112	@ 0x70
 80095ec:	9301      	str	r3, [sp, #4]
 80095ee:	ab1b      	add	r3, sp, #108	@ 0x6c
 80095f0:	9300      	str	r3, [sp, #0]
 80095f2:	4652      	mov	r2, sl
 80095f4:	465b      	mov	r3, fp
 80095f6:	9805      	ldr	r0, [sp, #20]
 80095f8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80095fc:	f002 f9b2 	bl	800b964 <__d2b>
 8009600:	901a      	str	r0, [sp, #104]	@ 0x68
 8009602:	2800      	cmp	r0, #0
 8009604:	f43f aedf 	beq.w	80093c6 <_strtod_l+0x43e>
 8009608:	2101      	movs	r1, #1
 800960a:	9805      	ldr	r0, [sp, #20]
 800960c:	f001 ff14 	bl	800b438 <__i2b>
 8009610:	4680      	mov	r8, r0
 8009612:	b948      	cbnz	r0, 8009628 <_strtod_l+0x6a0>
 8009614:	f04f 0800 	mov.w	r8, #0
 8009618:	e6d5      	b.n	80093c6 <_strtod_l+0x43e>
 800961a:	f04f 32ff 	mov.w	r2, #4294967295
 800961e:	fa02 f303 	lsl.w	r3, r2, r3
 8009622:	ea03 0a0a 	and.w	sl, r3, sl
 8009626:	e7ad      	b.n	8009584 <_strtod_l+0x5fc>
 8009628:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800962a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800962c:	2d00      	cmp	r5, #0
 800962e:	bfab      	itete	ge
 8009630:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009632:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009634:	18ef      	addge	r7, r5, r3
 8009636:	1b5e      	sublt	r6, r3, r5
 8009638:	9b08      	ldr	r3, [sp, #32]
 800963a:	bfa8      	it	ge
 800963c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800963e:	eba5 0503 	sub.w	r5, r5, r3
 8009642:	4415      	add	r5, r2
 8009644:	4b34      	ldr	r3, [pc, #208]	@ (8009718 <_strtod_l+0x790>)
 8009646:	f105 35ff 	add.w	r5, r5, #4294967295
 800964a:	bfb8      	it	lt
 800964c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800964e:	429d      	cmp	r5, r3
 8009650:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009654:	da50      	bge.n	80096f8 <_strtod_l+0x770>
 8009656:	1b5b      	subs	r3, r3, r5
 8009658:	2b1f      	cmp	r3, #31
 800965a:	f04f 0101 	mov.w	r1, #1
 800965e:	eba2 0203 	sub.w	r2, r2, r3
 8009662:	dc3d      	bgt.n	80096e0 <_strtod_l+0x758>
 8009664:	fa01 f303 	lsl.w	r3, r1, r3
 8009668:	9313      	str	r3, [sp, #76]	@ 0x4c
 800966a:	2300      	movs	r3, #0
 800966c:	9310      	str	r3, [sp, #64]	@ 0x40
 800966e:	18bd      	adds	r5, r7, r2
 8009670:	9b08      	ldr	r3, [sp, #32]
 8009672:	42af      	cmp	r7, r5
 8009674:	4416      	add	r6, r2
 8009676:	441e      	add	r6, r3
 8009678:	463b      	mov	r3, r7
 800967a:	bfa8      	it	ge
 800967c:	462b      	movge	r3, r5
 800967e:	42b3      	cmp	r3, r6
 8009680:	bfa8      	it	ge
 8009682:	4633      	movge	r3, r6
 8009684:	2b00      	cmp	r3, #0
 8009686:	bfc2      	ittt	gt
 8009688:	1aed      	subgt	r5, r5, r3
 800968a:	1af6      	subgt	r6, r6, r3
 800968c:	1aff      	subgt	r7, r7, r3
 800968e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009690:	2b00      	cmp	r3, #0
 8009692:	dd16      	ble.n	80096c2 <_strtod_l+0x73a>
 8009694:	4641      	mov	r1, r8
 8009696:	461a      	mov	r2, r3
 8009698:	9805      	ldr	r0, [sp, #20]
 800969a:	f001 ff85 	bl	800b5a8 <__pow5mult>
 800969e:	4680      	mov	r8, r0
 80096a0:	2800      	cmp	r0, #0
 80096a2:	d0b7      	beq.n	8009614 <_strtod_l+0x68c>
 80096a4:	4601      	mov	r1, r0
 80096a6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80096a8:	9805      	ldr	r0, [sp, #20]
 80096aa:	f001 fedb 	bl	800b464 <__multiply>
 80096ae:	900a      	str	r0, [sp, #40]	@ 0x28
 80096b0:	2800      	cmp	r0, #0
 80096b2:	f43f ae88 	beq.w	80093c6 <_strtod_l+0x43e>
 80096b6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096b8:	9805      	ldr	r0, [sp, #20]
 80096ba:	f001 fdbf 	bl	800b23c <_Bfree>
 80096be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80096c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80096c2:	2d00      	cmp	r5, #0
 80096c4:	dc1d      	bgt.n	8009702 <_strtod_l+0x77a>
 80096c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	dd27      	ble.n	800971c <_strtod_l+0x794>
 80096cc:	4649      	mov	r1, r9
 80096ce:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80096d0:	9805      	ldr	r0, [sp, #20]
 80096d2:	f001 ff69 	bl	800b5a8 <__pow5mult>
 80096d6:	4681      	mov	r9, r0
 80096d8:	bb00      	cbnz	r0, 800971c <_strtod_l+0x794>
 80096da:	f04f 0900 	mov.w	r9, #0
 80096de:	e672      	b.n	80093c6 <_strtod_l+0x43e>
 80096e0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80096e4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80096e8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80096ec:	35e2      	adds	r5, #226	@ 0xe2
 80096ee:	fa01 f305 	lsl.w	r3, r1, r5
 80096f2:	9310      	str	r3, [sp, #64]	@ 0x40
 80096f4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80096f6:	e7ba      	b.n	800966e <_strtod_l+0x6e6>
 80096f8:	2300      	movs	r3, #0
 80096fa:	9310      	str	r3, [sp, #64]	@ 0x40
 80096fc:	2301      	movs	r3, #1
 80096fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009700:	e7b5      	b.n	800966e <_strtod_l+0x6e6>
 8009702:	462a      	mov	r2, r5
 8009704:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009706:	9805      	ldr	r0, [sp, #20]
 8009708:	f001 ffa8 	bl	800b65c <__lshift>
 800970c:	901a      	str	r0, [sp, #104]	@ 0x68
 800970e:	2800      	cmp	r0, #0
 8009710:	d1d9      	bne.n	80096c6 <_strtod_l+0x73e>
 8009712:	e658      	b.n	80093c6 <_strtod_l+0x43e>
 8009714:	0800cf50 	.word	0x0800cf50
 8009718:	fffffc02 	.word	0xfffffc02
 800971c:	2e00      	cmp	r6, #0
 800971e:	dd07      	ble.n	8009730 <_strtod_l+0x7a8>
 8009720:	4649      	mov	r1, r9
 8009722:	4632      	mov	r2, r6
 8009724:	9805      	ldr	r0, [sp, #20]
 8009726:	f001 ff99 	bl	800b65c <__lshift>
 800972a:	4681      	mov	r9, r0
 800972c:	2800      	cmp	r0, #0
 800972e:	d0d4      	beq.n	80096da <_strtod_l+0x752>
 8009730:	2f00      	cmp	r7, #0
 8009732:	dd08      	ble.n	8009746 <_strtod_l+0x7be>
 8009734:	4641      	mov	r1, r8
 8009736:	463a      	mov	r2, r7
 8009738:	9805      	ldr	r0, [sp, #20]
 800973a:	f001 ff8f 	bl	800b65c <__lshift>
 800973e:	4680      	mov	r8, r0
 8009740:	2800      	cmp	r0, #0
 8009742:	f43f ae40 	beq.w	80093c6 <_strtod_l+0x43e>
 8009746:	464a      	mov	r2, r9
 8009748:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800974a:	9805      	ldr	r0, [sp, #20]
 800974c:	f002 f80e 	bl	800b76c <__mdiff>
 8009750:	4604      	mov	r4, r0
 8009752:	2800      	cmp	r0, #0
 8009754:	f43f ae37 	beq.w	80093c6 <_strtod_l+0x43e>
 8009758:	68c3      	ldr	r3, [r0, #12]
 800975a:	4641      	mov	r1, r8
 800975c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800975e:	2300      	movs	r3, #0
 8009760:	60c3      	str	r3, [r0, #12]
 8009762:	f001 ffe7 	bl	800b734 <__mcmp>
 8009766:	2800      	cmp	r0, #0
 8009768:	da3d      	bge.n	80097e6 <_strtod_l+0x85e>
 800976a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800976c:	ea53 030a 	orrs.w	r3, r3, sl
 8009770:	d163      	bne.n	800983a <_strtod_l+0x8b2>
 8009772:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009776:	2b00      	cmp	r3, #0
 8009778:	d15f      	bne.n	800983a <_strtod_l+0x8b2>
 800977a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800977e:	0d1b      	lsrs	r3, r3, #20
 8009780:	051b      	lsls	r3, r3, #20
 8009782:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009786:	d958      	bls.n	800983a <_strtod_l+0x8b2>
 8009788:	6963      	ldr	r3, [r4, #20]
 800978a:	b913      	cbnz	r3, 8009792 <_strtod_l+0x80a>
 800978c:	6923      	ldr	r3, [r4, #16]
 800978e:	2b01      	cmp	r3, #1
 8009790:	dd53      	ble.n	800983a <_strtod_l+0x8b2>
 8009792:	4621      	mov	r1, r4
 8009794:	2201      	movs	r2, #1
 8009796:	9805      	ldr	r0, [sp, #20]
 8009798:	f001 ff60 	bl	800b65c <__lshift>
 800979c:	4641      	mov	r1, r8
 800979e:	4604      	mov	r4, r0
 80097a0:	f001 ffc8 	bl	800b734 <__mcmp>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	dd48      	ble.n	800983a <_strtod_l+0x8b2>
 80097a8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80097ac:	9a08      	ldr	r2, [sp, #32]
 80097ae:	0d1b      	lsrs	r3, r3, #20
 80097b0:	051b      	lsls	r3, r3, #20
 80097b2:	2a00      	cmp	r2, #0
 80097b4:	d062      	beq.n	800987c <_strtod_l+0x8f4>
 80097b6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80097ba:	d85f      	bhi.n	800987c <_strtod_l+0x8f4>
 80097bc:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80097c0:	f67f ae94 	bls.w	80094ec <_strtod_l+0x564>
 80097c4:	4650      	mov	r0, sl
 80097c6:	4659      	mov	r1, fp
 80097c8:	4ba3      	ldr	r3, [pc, #652]	@ (8009a58 <_strtod_l+0xad0>)
 80097ca:	2200      	movs	r2, #0
 80097cc:	f7f6 fe8e 	bl	80004ec <__aeabi_dmul>
 80097d0:	4ba2      	ldr	r3, [pc, #648]	@ (8009a5c <_strtod_l+0xad4>)
 80097d2:	4682      	mov	sl, r0
 80097d4:	400b      	ands	r3, r1
 80097d6:	468b      	mov	fp, r1
 80097d8:	2b00      	cmp	r3, #0
 80097da:	f47f adff 	bne.w	80093dc <_strtod_l+0x454>
 80097de:	2322      	movs	r3, #34	@ 0x22
 80097e0:	9a05      	ldr	r2, [sp, #20]
 80097e2:	6013      	str	r3, [r2, #0]
 80097e4:	e5fa      	b.n	80093dc <_strtod_l+0x454>
 80097e6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80097ea:	d165      	bne.n	80098b8 <_strtod_l+0x930>
 80097ec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80097ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097f2:	b35a      	cbz	r2, 800984c <_strtod_l+0x8c4>
 80097f4:	4a9a      	ldr	r2, [pc, #616]	@ (8009a60 <_strtod_l+0xad8>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d12b      	bne.n	8009852 <_strtod_l+0x8ca>
 80097fa:	9b08      	ldr	r3, [sp, #32]
 80097fc:	4651      	mov	r1, sl
 80097fe:	b303      	cbz	r3, 8009842 <_strtod_l+0x8ba>
 8009800:	465a      	mov	r2, fp
 8009802:	4b96      	ldr	r3, [pc, #600]	@ (8009a5c <_strtod_l+0xad4>)
 8009804:	4013      	ands	r3, r2
 8009806:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800980a:	f04f 32ff 	mov.w	r2, #4294967295
 800980e:	d81b      	bhi.n	8009848 <_strtod_l+0x8c0>
 8009810:	0d1b      	lsrs	r3, r3, #20
 8009812:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009816:	fa02 f303 	lsl.w	r3, r2, r3
 800981a:	4299      	cmp	r1, r3
 800981c:	d119      	bne.n	8009852 <_strtod_l+0x8ca>
 800981e:	4b91      	ldr	r3, [pc, #580]	@ (8009a64 <_strtod_l+0xadc>)
 8009820:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009822:	429a      	cmp	r2, r3
 8009824:	d102      	bne.n	800982c <_strtod_l+0x8a4>
 8009826:	3101      	adds	r1, #1
 8009828:	f43f adcd 	beq.w	80093c6 <_strtod_l+0x43e>
 800982c:	f04f 0a00 	mov.w	sl, #0
 8009830:	4b8a      	ldr	r3, [pc, #552]	@ (8009a5c <_strtod_l+0xad4>)
 8009832:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009834:	401a      	ands	r2, r3
 8009836:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800983a:	9b08      	ldr	r3, [sp, #32]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d1c1      	bne.n	80097c4 <_strtod_l+0x83c>
 8009840:	e5cc      	b.n	80093dc <_strtod_l+0x454>
 8009842:	f04f 33ff 	mov.w	r3, #4294967295
 8009846:	e7e8      	b.n	800981a <_strtod_l+0x892>
 8009848:	4613      	mov	r3, r2
 800984a:	e7e6      	b.n	800981a <_strtod_l+0x892>
 800984c:	ea53 030a 	orrs.w	r3, r3, sl
 8009850:	d0aa      	beq.n	80097a8 <_strtod_l+0x820>
 8009852:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009854:	b1db      	cbz	r3, 800988e <_strtod_l+0x906>
 8009856:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009858:	4213      	tst	r3, r2
 800985a:	d0ee      	beq.n	800983a <_strtod_l+0x8b2>
 800985c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800985e:	4650      	mov	r0, sl
 8009860:	4659      	mov	r1, fp
 8009862:	9a08      	ldr	r2, [sp, #32]
 8009864:	b1bb      	cbz	r3, 8009896 <_strtod_l+0x90e>
 8009866:	f7ff fb6b 	bl	8008f40 <sulp>
 800986a:	4602      	mov	r2, r0
 800986c:	460b      	mov	r3, r1
 800986e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009872:	f7f6 fc85 	bl	8000180 <__adddf3>
 8009876:	4682      	mov	sl, r0
 8009878:	468b      	mov	fp, r1
 800987a:	e7de      	b.n	800983a <_strtod_l+0x8b2>
 800987c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009880:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009884:	f04f 3aff 	mov.w	sl, #4294967295
 8009888:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800988c:	e7d5      	b.n	800983a <_strtod_l+0x8b2>
 800988e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009890:	ea13 0f0a 	tst.w	r3, sl
 8009894:	e7e1      	b.n	800985a <_strtod_l+0x8d2>
 8009896:	f7ff fb53 	bl	8008f40 <sulp>
 800989a:	4602      	mov	r2, r0
 800989c:	460b      	mov	r3, r1
 800989e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098a2:	f7f6 fc6b 	bl	800017c <__aeabi_dsub>
 80098a6:	2200      	movs	r2, #0
 80098a8:	2300      	movs	r3, #0
 80098aa:	4682      	mov	sl, r0
 80098ac:	468b      	mov	fp, r1
 80098ae:	f7f7 f885 	bl	80009bc <__aeabi_dcmpeq>
 80098b2:	2800      	cmp	r0, #0
 80098b4:	d0c1      	beq.n	800983a <_strtod_l+0x8b2>
 80098b6:	e619      	b.n	80094ec <_strtod_l+0x564>
 80098b8:	4641      	mov	r1, r8
 80098ba:	4620      	mov	r0, r4
 80098bc:	f002 f8aa 	bl	800ba14 <__ratio>
 80098c0:	2200      	movs	r2, #0
 80098c2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80098c6:	4606      	mov	r6, r0
 80098c8:	460f      	mov	r7, r1
 80098ca:	f7f7 f88b 	bl	80009e4 <__aeabi_dcmple>
 80098ce:	2800      	cmp	r0, #0
 80098d0:	d06d      	beq.n	80099ae <_strtod_l+0xa26>
 80098d2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d178      	bne.n	80099ca <_strtod_l+0xa42>
 80098d8:	f1ba 0f00 	cmp.w	sl, #0
 80098dc:	d156      	bne.n	800998c <_strtod_l+0xa04>
 80098de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d158      	bne.n	800999a <_strtod_l+0xa12>
 80098e8:	2200      	movs	r2, #0
 80098ea:	4630      	mov	r0, r6
 80098ec:	4639      	mov	r1, r7
 80098ee:	4b5e      	ldr	r3, [pc, #376]	@ (8009a68 <_strtod_l+0xae0>)
 80098f0:	f7f7 f86e 	bl	80009d0 <__aeabi_dcmplt>
 80098f4:	2800      	cmp	r0, #0
 80098f6:	d157      	bne.n	80099a8 <_strtod_l+0xa20>
 80098f8:	4630      	mov	r0, r6
 80098fa:	4639      	mov	r1, r7
 80098fc:	2200      	movs	r2, #0
 80098fe:	4b5b      	ldr	r3, [pc, #364]	@ (8009a6c <_strtod_l+0xae4>)
 8009900:	f7f6 fdf4 	bl	80004ec <__aeabi_dmul>
 8009904:	4606      	mov	r6, r0
 8009906:	460f      	mov	r7, r1
 8009908:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800990c:	9606      	str	r6, [sp, #24]
 800990e:	9307      	str	r3, [sp, #28]
 8009910:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009914:	4d51      	ldr	r5, [pc, #324]	@ (8009a5c <_strtod_l+0xad4>)
 8009916:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800991a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800991c:	401d      	ands	r5, r3
 800991e:	4b54      	ldr	r3, [pc, #336]	@ (8009a70 <_strtod_l+0xae8>)
 8009920:	429d      	cmp	r5, r3
 8009922:	f040 80ab 	bne.w	8009a7c <_strtod_l+0xaf4>
 8009926:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009928:	4650      	mov	r0, sl
 800992a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800992e:	4659      	mov	r1, fp
 8009930:	f001 ffb0 	bl	800b894 <__ulp>
 8009934:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009938:	f7f6 fdd8 	bl	80004ec <__aeabi_dmul>
 800993c:	4652      	mov	r2, sl
 800993e:	465b      	mov	r3, fp
 8009940:	f7f6 fc1e 	bl	8000180 <__adddf3>
 8009944:	460b      	mov	r3, r1
 8009946:	4945      	ldr	r1, [pc, #276]	@ (8009a5c <_strtod_l+0xad4>)
 8009948:	4a4a      	ldr	r2, [pc, #296]	@ (8009a74 <_strtod_l+0xaec>)
 800994a:	4019      	ands	r1, r3
 800994c:	4291      	cmp	r1, r2
 800994e:	4682      	mov	sl, r0
 8009950:	d942      	bls.n	80099d8 <_strtod_l+0xa50>
 8009952:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009954:	4b43      	ldr	r3, [pc, #268]	@ (8009a64 <_strtod_l+0xadc>)
 8009956:	429a      	cmp	r2, r3
 8009958:	d103      	bne.n	8009962 <_strtod_l+0x9da>
 800995a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800995c:	3301      	adds	r3, #1
 800995e:	f43f ad32 	beq.w	80093c6 <_strtod_l+0x43e>
 8009962:	f04f 3aff 	mov.w	sl, #4294967295
 8009966:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8009a64 <_strtod_l+0xadc>
 800996a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800996c:	9805      	ldr	r0, [sp, #20]
 800996e:	f001 fc65 	bl	800b23c <_Bfree>
 8009972:	4649      	mov	r1, r9
 8009974:	9805      	ldr	r0, [sp, #20]
 8009976:	f001 fc61 	bl	800b23c <_Bfree>
 800997a:	4641      	mov	r1, r8
 800997c:	9805      	ldr	r0, [sp, #20]
 800997e:	f001 fc5d 	bl	800b23c <_Bfree>
 8009982:	4621      	mov	r1, r4
 8009984:	9805      	ldr	r0, [sp, #20]
 8009986:	f001 fc59 	bl	800b23c <_Bfree>
 800998a:	e61c      	b.n	80095c6 <_strtod_l+0x63e>
 800998c:	f1ba 0f01 	cmp.w	sl, #1
 8009990:	d103      	bne.n	800999a <_strtod_l+0xa12>
 8009992:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009994:	2b00      	cmp	r3, #0
 8009996:	f43f ada9 	beq.w	80094ec <_strtod_l+0x564>
 800999a:	2200      	movs	r2, #0
 800999c:	4b36      	ldr	r3, [pc, #216]	@ (8009a78 <_strtod_l+0xaf0>)
 800999e:	2600      	movs	r6, #0
 80099a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80099a4:	4f30      	ldr	r7, [pc, #192]	@ (8009a68 <_strtod_l+0xae0>)
 80099a6:	e7b3      	b.n	8009910 <_strtod_l+0x988>
 80099a8:	2600      	movs	r6, #0
 80099aa:	4f30      	ldr	r7, [pc, #192]	@ (8009a6c <_strtod_l+0xae4>)
 80099ac:	e7ac      	b.n	8009908 <_strtod_l+0x980>
 80099ae:	4630      	mov	r0, r6
 80099b0:	4639      	mov	r1, r7
 80099b2:	4b2e      	ldr	r3, [pc, #184]	@ (8009a6c <_strtod_l+0xae4>)
 80099b4:	2200      	movs	r2, #0
 80099b6:	f7f6 fd99 	bl	80004ec <__aeabi_dmul>
 80099ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099bc:	4606      	mov	r6, r0
 80099be:	460f      	mov	r7, r1
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d0a1      	beq.n	8009908 <_strtod_l+0x980>
 80099c4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80099c8:	e7a2      	b.n	8009910 <_strtod_l+0x988>
 80099ca:	2200      	movs	r2, #0
 80099cc:	4b26      	ldr	r3, [pc, #152]	@ (8009a68 <_strtod_l+0xae0>)
 80099ce:	4616      	mov	r6, r2
 80099d0:	461f      	mov	r7, r3
 80099d2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80099d6:	e79b      	b.n	8009910 <_strtod_l+0x988>
 80099d8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80099dc:	9b08      	ldr	r3, [sp, #32]
 80099de:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d1c1      	bne.n	800996a <_strtod_l+0x9e2>
 80099e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80099ea:	0d1b      	lsrs	r3, r3, #20
 80099ec:	051b      	lsls	r3, r3, #20
 80099ee:	429d      	cmp	r5, r3
 80099f0:	d1bb      	bne.n	800996a <_strtod_l+0x9e2>
 80099f2:	4630      	mov	r0, r6
 80099f4:	4639      	mov	r1, r7
 80099f6:	f7f7 f90f 	bl	8000c18 <__aeabi_d2lz>
 80099fa:	f7f6 fd49 	bl	8000490 <__aeabi_l2d>
 80099fe:	4602      	mov	r2, r0
 8009a00:	460b      	mov	r3, r1
 8009a02:	4630      	mov	r0, r6
 8009a04:	4639      	mov	r1, r7
 8009a06:	f7f6 fbb9 	bl	800017c <__aeabi_dsub>
 8009a0a:	460b      	mov	r3, r1
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009a12:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009a16:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a18:	ea46 060a 	orr.w	r6, r6, sl
 8009a1c:	431e      	orrs	r6, r3
 8009a1e:	d06a      	beq.n	8009af6 <_strtod_l+0xb6e>
 8009a20:	a309      	add	r3, pc, #36	@ (adr r3, 8009a48 <_strtod_l+0xac0>)
 8009a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a26:	f7f6 ffd3 	bl	80009d0 <__aeabi_dcmplt>
 8009a2a:	2800      	cmp	r0, #0
 8009a2c:	f47f acd6 	bne.w	80093dc <_strtod_l+0x454>
 8009a30:	a307      	add	r3, pc, #28	@ (adr r3, 8009a50 <_strtod_l+0xac8>)
 8009a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a3a:	f7f6 ffe7 	bl	8000a0c <__aeabi_dcmpgt>
 8009a3e:	2800      	cmp	r0, #0
 8009a40:	d093      	beq.n	800996a <_strtod_l+0x9e2>
 8009a42:	e4cb      	b.n	80093dc <_strtod_l+0x454>
 8009a44:	f3af 8000 	nop.w
 8009a48:	94a03595 	.word	0x94a03595
 8009a4c:	3fdfffff 	.word	0x3fdfffff
 8009a50:	35afe535 	.word	0x35afe535
 8009a54:	3fe00000 	.word	0x3fe00000
 8009a58:	39500000 	.word	0x39500000
 8009a5c:	7ff00000 	.word	0x7ff00000
 8009a60:	000fffff 	.word	0x000fffff
 8009a64:	7fefffff 	.word	0x7fefffff
 8009a68:	3ff00000 	.word	0x3ff00000
 8009a6c:	3fe00000 	.word	0x3fe00000
 8009a70:	7fe00000 	.word	0x7fe00000
 8009a74:	7c9fffff 	.word	0x7c9fffff
 8009a78:	bff00000 	.word	0xbff00000
 8009a7c:	9b08      	ldr	r3, [sp, #32]
 8009a7e:	b323      	cbz	r3, 8009aca <_strtod_l+0xb42>
 8009a80:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009a84:	d821      	bhi.n	8009aca <_strtod_l+0xb42>
 8009a86:	a328      	add	r3, pc, #160	@ (adr r3, 8009b28 <_strtod_l+0xba0>)
 8009a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	4639      	mov	r1, r7
 8009a90:	f7f6 ffa8 	bl	80009e4 <__aeabi_dcmple>
 8009a94:	b1a0      	cbz	r0, 8009ac0 <_strtod_l+0xb38>
 8009a96:	4639      	mov	r1, r7
 8009a98:	4630      	mov	r0, r6
 8009a9a:	f7f6 ffd7 	bl	8000a4c <__aeabi_d2uiz>
 8009a9e:	2801      	cmp	r0, #1
 8009aa0:	bf38      	it	cc
 8009aa2:	2001      	movcc	r0, #1
 8009aa4:	f7f6 fca8 	bl	80003f8 <__aeabi_ui2d>
 8009aa8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009aaa:	4606      	mov	r6, r0
 8009aac:	460f      	mov	r7, r1
 8009aae:	b9fb      	cbnz	r3, 8009af0 <_strtod_l+0xb68>
 8009ab0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ab4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009ab6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009ab8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009abc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ac0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ac2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009ac6:	1b5b      	subs	r3, r3, r5
 8009ac8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009aca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ace:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ad2:	f001 fedf 	bl	800b894 <__ulp>
 8009ad6:	4602      	mov	r2, r0
 8009ad8:	460b      	mov	r3, r1
 8009ada:	4650      	mov	r0, sl
 8009adc:	4659      	mov	r1, fp
 8009ade:	f7f6 fd05 	bl	80004ec <__aeabi_dmul>
 8009ae2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009ae6:	f7f6 fb4b 	bl	8000180 <__adddf3>
 8009aea:	4682      	mov	sl, r0
 8009aec:	468b      	mov	fp, r1
 8009aee:	e775      	b.n	80099dc <_strtod_l+0xa54>
 8009af0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009af4:	e7e0      	b.n	8009ab8 <_strtod_l+0xb30>
 8009af6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009b30 <_strtod_l+0xba8>)
 8009af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afc:	f7f6 ff68 	bl	80009d0 <__aeabi_dcmplt>
 8009b00:	e79d      	b.n	8009a3e <_strtod_l+0xab6>
 8009b02:	2300      	movs	r3, #0
 8009b04:	930e      	str	r3, [sp, #56]	@ 0x38
 8009b06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b08:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009b0a:	6013      	str	r3, [r2, #0]
 8009b0c:	f7ff ba79 	b.w	8009002 <_strtod_l+0x7a>
 8009b10:	2a65      	cmp	r2, #101	@ 0x65
 8009b12:	f43f ab72 	beq.w	80091fa <_strtod_l+0x272>
 8009b16:	2a45      	cmp	r2, #69	@ 0x45
 8009b18:	f43f ab6f 	beq.w	80091fa <_strtod_l+0x272>
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	f7ff bbaa 	b.w	8009276 <_strtod_l+0x2ee>
 8009b22:	bf00      	nop
 8009b24:	f3af 8000 	nop.w
 8009b28:	ffc00000 	.word	0xffc00000
 8009b2c:	41dfffff 	.word	0x41dfffff
 8009b30:	94a03595 	.word	0x94a03595
 8009b34:	3fcfffff 	.word	0x3fcfffff

08009b38 <_strtod_r>:
 8009b38:	4b01      	ldr	r3, [pc, #4]	@ (8009b40 <_strtod_r+0x8>)
 8009b3a:	f7ff ba25 	b.w	8008f88 <_strtod_l>
 8009b3e:	bf00      	nop
 8009b40:	2000006c 	.word	0x2000006c

08009b44 <_strtol_l.isra.0>:
 8009b44:	2b24      	cmp	r3, #36	@ 0x24
 8009b46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b4a:	4686      	mov	lr, r0
 8009b4c:	4690      	mov	r8, r2
 8009b4e:	d801      	bhi.n	8009b54 <_strtol_l.isra.0+0x10>
 8009b50:	2b01      	cmp	r3, #1
 8009b52:	d106      	bne.n	8009b62 <_strtol_l.isra.0+0x1e>
 8009b54:	f7ff f898 	bl	8008c88 <__errno>
 8009b58:	2316      	movs	r3, #22
 8009b5a:	6003      	str	r3, [r0, #0]
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b62:	460d      	mov	r5, r1
 8009b64:	4833      	ldr	r0, [pc, #204]	@ (8009c34 <_strtol_l.isra.0+0xf0>)
 8009b66:	462a      	mov	r2, r5
 8009b68:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b6c:	5d06      	ldrb	r6, [r0, r4]
 8009b6e:	f016 0608 	ands.w	r6, r6, #8
 8009b72:	d1f8      	bne.n	8009b66 <_strtol_l.isra.0+0x22>
 8009b74:	2c2d      	cmp	r4, #45	@ 0x2d
 8009b76:	d110      	bne.n	8009b9a <_strtol_l.isra.0+0x56>
 8009b78:	2601      	movs	r6, #1
 8009b7a:	782c      	ldrb	r4, [r5, #0]
 8009b7c:	1c95      	adds	r5, r2, #2
 8009b7e:	f033 0210 	bics.w	r2, r3, #16
 8009b82:	d115      	bne.n	8009bb0 <_strtol_l.isra.0+0x6c>
 8009b84:	2c30      	cmp	r4, #48	@ 0x30
 8009b86:	d10d      	bne.n	8009ba4 <_strtol_l.isra.0+0x60>
 8009b88:	782a      	ldrb	r2, [r5, #0]
 8009b8a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009b8e:	2a58      	cmp	r2, #88	@ 0x58
 8009b90:	d108      	bne.n	8009ba4 <_strtol_l.isra.0+0x60>
 8009b92:	786c      	ldrb	r4, [r5, #1]
 8009b94:	3502      	adds	r5, #2
 8009b96:	2310      	movs	r3, #16
 8009b98:	e00a      	b.n	8009bb0 <_strtol_l.isra.0+0x6c>
 8009b9a:	2c2b      	cmp	r4, #43	@ 0x2b
 8009b9c:	bf04      	itt	eq
 8009b9e:	782c      	ldrbeq	r4, [r5, #0]
 8009ba0:	1c95      	addeq	r5, r2, #2
 8009ba2:	e7ec      	b.n	8009b7e <_strtol_l.isra.0+0x3a>
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d1f6      	bne.n	8009b96 <_strtol_l.isra.0+0x52>
 8009ba8:	2c30      	cmp	r4, #48	@ 0x30
 8009baa:	bf14      	ite	ne
 8009bac:	230a      	movne	r3, #10
 8009bae:	2308      	moveq	r3, #8
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009bb6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009bba:	fbbc f9f3 	udiv	r9, ip, r3
 8009bbe:	4610      	mov	r0, r2
 8009bc0:	fb03 ca19 	mls	sl, r3, r9, ip
 8009bc4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009bc8:	2f09      	cmp	r7, #9
 8009bca:	d80f      	bhi.n	8009bec <_strtol_l.isra.0+0xa8>
 8009bcc:	463c      	mov	r4, r7
 8009bce:	42a3      	cmp	r3, r4
 8009bd0:	dd1b      	ble.n	8009c0a <_strtol_l.isra.0+0xc6>
 8009bd2:	1c57      	adds	r7, r2, #1
 8009bd4:	d007      	beq.n	8009be6 <_strtol_l.isra.0+0xa2>
 8009bd6:	4581      	cmp	r9, r0
 8009bd8:	d314      	bcc.n	8009c04 <_strtol_l.isra.0+0xc0>
 8009bda:	d101      	bne.n	8009be0 <_strtol_l.isra.0+0x9c>
 8009bdc:	45a2      	cmp	sl, r4
 8009bde:	db11      	blt.n	8009c04 <_strtol_l.isra.0+0xc0>
 8009be0:	2201      	movs	r2, #1
 8009be2:	fb00 4003 	mla	r0, r0, r3, r4
 8009be6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bea:	e7eb      	b.n	8009bc4 <_strtol_l.isra.0+0x80>
 8009bec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009bf0:	2f19      	cmp	r7, #25
 8009bf2:	d801      	bhi.n	8009bf8 <_strtol_l.isra.0+0xb4>
 8009bf4:	3c37      	subs	r4, #55	@ 0x37
 8009bf6:	e7ea      	b.n	8009bce <_strtol_l.isra.0+0x8a>
 8009bf8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009bfc:	2f19      	cmp	r7, #25
 8009bfe:	d804      	bhi.n	8009c0a <_strtol_l.isra.0+0xc6>
 8009c00:	3c57      	subs	r4, #87	@ 0x57
 8009c02:	e7e4      	b.n	8009bce <_strtol_l.isra.0+0x8a>
 8009c04:	f04f 32ff 	mov.w	r2, #4294967295
 8009c08:	e7ed      	b.n	8009be6 <_strtol_l.isra.0+0xa2>
 8009c0a:	1c53      	adds	r3, r2, #1
 8009c0c:	d108      	bne.n	8009c20 <_strtol_l.isra.0+0xdc>
 8009c0e:	2322      	movs	r3, #34	@ 0x22
 8009c10:	4660      	mov	r0, ip
 8009c12:	f8ce 3000 	str.w	r3, [lr]
 8009c16:	f1b8 0f00 	cmp.w	r8, #0
 8009c1a:	d0a0      	beq.n	8009b5e <_strtol_l.isra.0+0x1a>
 8009c1c:	1e69      	subs	r1, r5, #1
 8009c1e:	e006      	b.n	8009c2e <_strtol_l.isra.0+0xea>
 8009c20:	b106      	cbz	r6, 8009c24 <_strtol_l.isra.0+0xe0>
 8009c22:	4240      	negs	r0, r0
 8009c24:	f1b8 0f00 	cmp.w	r8, #0
 8009c28:	d099      	beq.n	8009b5e <_strtol_l.isra.0+0x1a>
 8009c2a:	2a00      	cmp	r2, #0
 8009c2c:	d1f6      	bne.n	8009c1c <_strtol_l.isra.0+0xd8>
 8009c2e:	f8c8 1000 	str.w	r1, [r8]
 8009c32:	e794      	b.n	8009b5e <_strtol_l.isra.0+0x1a>
 8009c34:	0800cf79 	.word	0x0800cf79

08009c38 <_strtol_r>:
 8009c38:	f7ff bf84 	b.w	8009b44 <_strtol_l.isra.0>

08009c3c <__ssputs_r>:
 8009c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c40:	461f      	mov	r7, r3
 8009c42:	688e      	ldr	r6, [r1, #8]
 8009c44:	4682      	mov	sl, r0
 8009c46:	42be      	cmp	r6, r7
 8009c48:	460c      	mov	r4, r1
 8009c4a:	4690      	mov	r8, r2
 8009c4c:	680b      	ldr	r3, [r1, #0]
 8009c4e:	d82d      	bhi.n	8009cac <__ssputs_r+0x70>
 8009c50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009c58:	d026      	beq.n	8009ca8 <__ssputs_r+0x6c>
 8009c5a:	6965      	ldr	r5, [r4, #20]
 8009c5c:	6909      	ldr	r1, [r1, #16]
 8009c5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c62:	eba3 0901 	sub.w	r9, r3, r1
 8009c66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c6a:	1c7b      	adds	r3, r7, #1
 8009c6c:	444b      	add	r3, r9
 8009c6e:	106d      	asrs	r5, r5, #1
 8009c70:	429d      	cmp	r5, r3
 8009c72:	bf38      	it	cc
 8009c74:	461d      	movcc	r5, r3
 8009c76:	0553      	lsls	r3, r2, #21
 8009c78:	d527      	bpl.n	8009cca <__ssputs_r+0x8e>
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	f7ff f8d4 	bl	8008e28 <_malloc_r>
 8009c80:	4606      	mov	r6, r0
 8009c82:	b360      	cbz	r0, 8009cde <__ssputs_r+0xa2>
 8009c84:	464a      	mov	r2, r9
 8009c86:	6921      	ldr	r1, [r4, #16]
 8009c88:	f7ff f82b 	bl	8008ce2 <memcpy>
 8009c8c:	89a3      	ldrh	r3, [r4, #12]
 8009c8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009c92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c96:	81a3      	strh	r3, [r4, #12]
 8009c98:	6126      	str	r6, [r4, #16]
 8009c9a:	444e      	add	r6, r9
 8009c9c:	6026      	str	r6, [r4, #0]
 8009c9e:	463e      	mov	r6, r7
 8009ca0:	6165      	str	r5, [r4, #20]
 8009ca2:	eba5 0509 	sub.w	r5, r5, r9
 8009ca6:	60a5      	str	r5, [r4, #8]
 8009ca8:	42be      	cmp	r6, r7
 8009caa:	d900      	bls.n	8009cae <__ssputs_r+0x72>
 8009cac:	463e      	mov	r6, r7
 8009cae:	4632      	mov	r2, r6
 8009cb0:	4641      	mov	r1, r8
 8009cb2:	6820      	ldr	r0, [r4, #0]
 8009cb4:	f000 feef 	bl	800aa96 <memmove>
 8009cb8:	2000      	movs	r0, #0
 8009cba:	68a3      	ldr	r3, [r4, #8]
 8009cbc:	1b9b      	subs	r3, r3, r6
 8009cbe:	60a3      	str	r3, [r4, #8]
 8009cc0:	6823      	ldr	r3, [r4, #0]
 8009cc2:	4433      	add	r3, r6
 8009cc4:	6023      	str	r3, [r4, #0]
 8009cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cca:	462a      	mov	r2, r5
 8009ccc:	f001 ff16 	bl	800bafc <_realloc_r>
 8009cd0:	4606      	mov	r6, r0
 8009cd2:	2800      	cmp	r0, #0
 8009cd4:	d1e0      	bne.n	8009c98 <__ssputs_r+0x5c>
 8009cd6:	4650      	mov	r0, sl
 8009cd8:	6921      	ldr	r1, [r4, #16]
 8009cda:	f7ff f833 	bl	8008d44 <_free_r>
 8009cde:	230c      	movs	r3, #12
 8009ce0:	f8ca 3000 	str.w	r3, [sl]
 8009ce4:	89a3      	ldrh	r3, [r4, #12]
 8009ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8009cea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009cee:	81a3      	strh	r3, [r4, #12]
 8009cf0:	e7e9      	b.n	8009cc6 <__ssputs_r+0x8a>
	...

08009cf4 <_svfiprintf_r>:
 8009cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cf8:	4698      	mov	r8, r3
 8009cfa:	898b      	ldrh	r3, [r1, #12]
 8009cfc:	4607      	mov	r7, r0
 8009cfe:	061b      	lsls	r3, r3, #24
 8009d00:	460d      	mov	r5, r1
 8009d02:	4614      	mov	r4, r2
 8009d04:	b09d      	sub	sp, #116	@ 0x74
 8009d06:	d510      	bpl.n	8009d2a <_svfiprintf_r+0x36>
 8009d08:	690b      	ldr	r3, [r1, #16]
 8009d0a:	b973      	cbnz	r3, 8009d2a <_svfiprintf_r+0x36>
 8009d0c:	2140      	movs	r1, #64	@ 0x40
 8009d0e:	f7ff f88b 	bl	8008e28 <_malloc_r>
 8009d12:	6028      	str	r0, [r5, #0]
 8009d14:	6128      	str	r0, [r5, #16]
 8009d16:	b930      	cbnz	r0, 8009d26 <_svfiprintf_r+0x32>
 8009d18:	230c      	movs	r3, #12
 8009d1a:	603b      	str	r3, [r7, #0]
 8009d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d20:	b01d      	add	sp, #116	@ 0x74
 8009d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d26:	2340      	movs	r3, #64	@ 0x40
 8009d28:	616b      	str	r3, [r5, #20]
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d2e:	2320      	movs	r3, #32
 8009d30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009d34:	2330      	movs	r3, #48	@ 0x30
 8009d36:	f04f 0901 	mov.w	r9, #1
 8009d3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d3e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009ed8 <_svfiprintf_r+0x1e4>
 8009d42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009d46:	4623      	mov	r3, r4
 8009d48:	469a      	mov	sl, r3
 8009d4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d4e:	b10a      	cbz	r2, 8009d54 <_svfiprintf_r+0x60>
 8009d50:	2a25      	cmp	r2, #37	@ 0x25
 8009d52:	d1f9      	bne.n	8009d48 <_svfiprintf_r+0x54>
 8009d54:	ebba 0b04 	subs.w	fp, sl, r4
 8009d58:	d00b      	beq.n	8009d72 <_svfiprintf_r+0x7e>
 8009d5a:	465b      	mov	r3, fp
 8009d5c:	4622      	mov	r2, r4
 8009d5e:	4629      	mov	r1, r5
 8009d60:	4638      	mov	r0, r7
 8009d62:	f7ff ff6b 	bl	8009c3c <__ssputs_r>
 8009d66:	3001      	adds	r0, #1
 8009d68:	f000 80a7 	beq.w	8009eba <_svfiprintf_r+0x1c6>
 8009d6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d6e:	445a      	add	r2, fp
 8009d70:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d72:	f89a 3000 	ldrb.w	r3, [sl]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	f000 809f 	beq.w	8009eba <_svfiprintf_r+0x1c6>
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d86:	f10a 0a01 	add.w	sl, sl, #1
 8009d8a:	9304      	str	r3, [sp, #16]
 8009d8c:	9307      	str	r3, [sp, #28]
 8009d8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d92:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d94:	4654      	mov	r4, sl
 8009d96:	2205      	movs	r2, #5
 8009d98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d9c:	484e      	ldr	r0, [pc, #312]	@ (8009ed8 <_svfiprintf_r+0x1e4>)
 8009d9e:	f000 fea5 	bl	800aaec <memchr>
 8009da2:	9a04      	ldr	r2, [sp, #16]
 8009da4:	b9d8      	cbnz	r0, 8009dde <_svfiprintf_r+0xea>
 8009da6:	06d0      	lsls	r0, r2, #27
 8009da8:	bf44      	itt	mi
 8009daa:	2320      	movmi	r3, #32
 8009dac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009db0:	0711      	lsls	r1, r2, #28
 8009db2:	bf44      	itt	mi
 8009db4:	232b      	movmi	r3, #43	@ 0x2b
 8009db6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009dba:	f89a 3000 	ldrb.w	r3, [sl]
 8009dbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dc0:	d015      	beq.n	8009dee <_svfiprintf_r+0xfa>
 8009dc2:	4654      	mov	r4, sl
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	f04f 0c0a 	mov.w	ip, #10
 8009dca:	9a07      	ldr	r2, [sp, #28]
 8009dcc:	4621      	mov	r1, r4
 8009dce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dd2:	3b30      	subs	r3, #48	@ 0x30
 8009dd4:	2b09      	cmp	r3, #9
 8009dd6:	d94b      	bls.n	8009e70 <_svfiprintf_r+0x17c>
 8009dd8:	b1b0      	cbz	r0, 8009e08 <_svfiprintf_r+0x114>
 8009dda:	9207      	str	r2, [sp, #28]
 8009ddc:	e014      	b.n	8009e08 <_svfiprintf_r+0x114>
 8009dde:	eba0 0308 	sub.w	r3, r0, r8
 8009de2:	fa09 f303 	lsl.w	r3, r9, r3
 8009de6:	4313      	orrs	r3, r2
 8009de8:	46a2      	mov	sl, r4
 8009dea:	9304      	str	r3, [sp, #16]
 8009dec:	e7d2      	b.n	8009d94 <_svfiprintf_r+0xa0>
 8009dee:	9b03      	ldr	r3, [sp, #12]
 8009df0:	1d19      	adds	r1, r3, #4
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	9103      	str	r1, [sp, #12]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	bfbb      	ittet	lt
 8009dfa:	425b      	neglt	r3, r3
 8009dfc:	f042 0202 	orrlt.w	r2, r2, #2
 8009e00:	9307      	strge	r3, [sp, #28]
 8009e02:	9307      	strlt	r3, [sp, #28]
 8009e04:	bfb8      	it	lt
 8009e06:	9204      	strlt	r2, [sp, #16]
 8009e08:	7823      	ldrb	r3, [r4, #0]
 8009e0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e0c:	d10a      	bne.n	8009e24 <_svfiprintf_r+0x130>
 8009e0e:	7863      	ldrb	r3, [r4, #1]
 8009e10:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e12:	d132      	bne.n	8009e7a <_svfiprintf_r+0x186>
 8009e14:	9b03      	ldr	r3, [sp, #12]
 8009e16:	3402      	adds	r4, #2
 8009e18:	1d1a      	adds	r2, r3, #4
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	9203      	str	r2, [sp, #12]
 8009e1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009e22:	9305      	str	r3, [sp, #20]
 8009e24:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009edc <_svfiprintf_r+0x1e8>
 8009e28:	2203      	movs	r2, #3
 8009e2a:	4650      	mov	r0, sl
 8009e2c:	7821      	ldrb	r1, [r4, #0]
 8009e2e:	f000 fe5d 	bl	800aaec <memchr>
 8009e32:	b138      	cbz	r0, 8009e44 <_svfiprintf_r+0x150>
 8009e34:	2240      	movs	r2, #64	@ 0x40
 8009e36:	9b04      	ldr	r3, [sp, #16]
 8009e38:	eba0 000a 	sub.w	r0, r0, sl
 8009e3c:	4082      	lsls	r2, r0
 8009e3e:	4313      	orrs	r3, r2
 8009e40:	3401      	adds	r4, #1
 8009e42:	9304      	str	r3, [sp, #16]
 8009e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e48:	2206      	movs	r2, #6
 8009e4a:	4825      	ldr	r0, [pc, #148]	@ (8009ee0 <_svfiprintf_r+0x1ec>)
 8009e4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009e50:	f000 fe4c 	bl	800aaec <memchr>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	d036      	beq.n	8009ec6 <_svfiprintf_r+0x1d2>
 8009e58:	4b22      	ldr	r3, [pc, #136]	@ (8009ee4 <_svfiprintf_r+0x1f0>)
 8009e5a:	bb1b      	cbnz	r3, 8009ea4 <_svfiprintf_r+0x1b0>
 8009e5c:	9b03      	ldr	r3, [sp, #12]
 8009e5e:	3307      	adds	r3, #7
 8009e60:	f023 0307 	bic.w	r3, r3, #7
 8009e64:	3308      	adds	r3, #8
 8009e66:	9303      	str	r3, [sp, #12]
 8009e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e6a:	4433      	add	r3, r6
 8009e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e6e:	e76a      	b.n	8009d46 <_svfiprintf_r+0x52>
 8009e70:	460c      	mov	r4, r1
 8009e72:	2001      	movs	r0, #1
 8009e74:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e78:	e7a8      	b.n	8009dcc <_svfiprintf_r+0xd8>
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	f04f 0c0a 	mov.w	ip, #10
 8009e80:	4619      	mov	r1, r3
 8009e82:	3401      	adds	r4, #1
 8009e84:	9305      	str	r3, [sp, #20]
 8009e86:	4620      	mov	r0, r4
 8009e88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e8c:	3a30      	subs	r2, #48	@ 0x30
 8009e8e:	2a09      	cmp	r2, #9
 8009e90:	d903      	bls.n	8009e9a <_svfiprintf_r+0x1a6>
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d0c6      	beq.n	8009e24 <_svfiprintf_r+0x130>
 8009e96:	9105      	str	r1, [sp, #20]
 8009e98:	e7c4      	b.n	8009e24 <_svfiprintf_r+0x130>
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ea2:	e7f0      	b.n	8009e86 <_svfiprintf_r+0x192>
 8009ea4:	ab03      	add	r3, sp, #12
 8009ea6:	9300      	str	r3, [sp, #0]
 8009ea8:	462a      	mov	r2, r5
 8009eaa:	4638      	mov	r0, r7
 8009eac:	4b0e      	ldr	r3, [pc, #56]	@ (8009ee8 <_svfiprintf_r+0x1f4>)
 8009eae:	a904      	add	r1, sp, #16
 8009eb0:	f3af 8000 	nop.w
 8009eb4:	1c42      	adds	r2, r0, #1
 8009eb6:	4606      	mov	r6, r0
 8009eb8:	d1d6      	bne.n	8009e68 <_svfiprintf_r+0x174>
 8009eba:	89ab      	ldrh	r3, [r5, #12]
 8009ebc:	065b      	lsls	r3, r3, #25
 8009ebe:	f53f af2d 	bmi.w	8009d1c <_svfiprintf_r+0x28>
 8009ec2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ec4:	e72c      	b.n	8009d20 <_svfiprintf_r+0x2c>
 8009ec6:	ab03      	add	r3, sp, #12
 8009ec8:	9300      	str	r3, [sp, #0]
 8009eca:	462a      	mov	r2, r5
 8009ecc:	4638      	mov	r0, r7
 8009ece:	4b06      	ldr	r3, [pc, #24]	@ (8009ee8 <_svfiprintf_r+0x1f4>)
 8009ed0:	a904      	add	r1, sp, #16
 8009ed2:	f000 fa4b 	bl	800a36c <_printf_i>
 8009ed6:	e7ed      	b.n	8009eb4 <_svfiprintf_r+0x1c0>
 8009ed8:	0800ce06 	.word	0x0800ce06
 8009edc:	0800ce0c 	.word	0x0800ce0c
 8009ee0:	0800ce10 	.word	0x0800ce10
 8009ee4:	00000000 	.word	0x00000000
 8009ee8:	08009c3d 	.word	0x08009c3d

08009eec <_sungetc_r>:
 8009eec:	b538      	push	{r3, r4, r5, lr}
 8009eee:	1c4b      	adds	r3, r1, #1
 8009ef0:	4614      	mov	r4, r2
 8009ef2:	d103      	bne.n	8009efc <_sungetc_r+0x10>
 8009ef4:	f04f 35ff 	mov.w	r5, #4294967295
 8009ef8:	4628      	mov	r0, r5
 8009efa:	bd38      	pop	{r3, r4, r5, pc}
 8009efc:	8993      	ldrh	r3, [r2, #12]
 8009efe:	b2cd      	uxtb	r5, r1
 8009f00:	f023 0320 	bic.w	r3, r3, #32
 8009f04:	8193      	strh	r3, [r2, #12]
 8009f06:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f08:	6852      	ldr	r2, [r2, #4]
 8009f0a:	b18b      	cbz	r3, 8009f30 <_sungetc_r+0x44>
 8009f0c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	dd08      	ble.n	8009f24 <_sungetc_r+0x38>
 8009f12:	6823      	ldr	r3, [r4, #0]
 8009f14:	1e5a      	subs	r2, r3, #1
 8009f16:	6022      	str	r2, [r4, #0]
 8009f18:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009f1c:	6863      	ldr	r3, [r4, #4]
 8009f1e:	3301      	adds	r3, #1
 8009f20:	6063      	str	r3, [r4, #4]
 8009f22:	e7e9      	b.n	8009ef8 <_sungetc_r+0xc>
 8009f24:	4621      	mov	r1, r4
 8009f26:	f000 fd7e 	bl	800aa26 <__submore>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	d0f1      	beq.n	8009f12 <_sungetc_r+0x26>
 8009f2e:	e7e1      	b.n	8009ef4 <_sungetc_r+0x8>
 8009f30:	6921      	ldr	r1, [r4, #16]
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	b151      	cbz	r1, 8009f4c <_sungetc_r+0x60>
 8009f36:	4299      	cmp	r1, r3
 8009f38:	d208      	bcs.n	8009f4c <_sungetc_r+0x60>
 8009f3a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009f3e:	42a9      	cmp	r1, r5
 8009f40:	d104      	bne.n	8009f4c <_sungetc_r+0x60>
 8009f42:	3b01      	subs	r3, #1
 8009f44:	3201      	adds	r2, #1
 8009f46:	6023      	str	r3, [r4, #0]
 8009f48:	6062      	str	r2, [r4, #4]
 8009f4a:	e7d5      	b.n	8009ef8 <_sungetc_r+0xc>
 8009f4c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8009f50:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f54:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f56:	2303      	movs	r3, #3
 8009f58:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009f5a:	4623      	mov	r3, r4
 8009f5c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009f60:	6023      	str	r3, [r4, #0]
 8009f62:	2301      	movs	r3, #1
 8009f64:	e7dc      	b.n	8009f20 <_sungetc_r+0x34>

08009f66 <__ssrefill_r>:
 8009f66:	b510      	push	{r4, lr}
 8009f68:	460c      	mov	r4, r1
 8009f6a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009f6c:	b169      	cbz	r1, 8009f8a <__ssrefill_r+0x24>
 8009f6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f72:	4299      	cmp	r1, r3
 8009f74:	d001      	beq.n	8009f7a <__ssrefill_r+0x14>
 8009f76:	f7fe fee5 	bl	8008d44 <_free_r>
 8009f7a:	2000      	movs	r0, #0
 8009f7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f7e:	6360      	str	r0, [r4, #52]	@ 0x34
 8009f80:	6063      	str	r3, [r4, #4]
 8009f82:	b113      	cbz	r3, 8009f8a <__ssrefill_r+0x24>
 8009f84:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009f86:	6023      	str	r3, [r4, #0]
 8009f88:	bd10      	pop	{r4, pc}
 8009f8a:	6923      	ldr	r3, [r4, #16]
 8009f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f90:	6023      	str	r3, [r4, #0]
 8009f92:	2300      	movs	r3, #0
 8009f94:	6063      	str	r3, [r4, #4]
 8009f96:	89a3      	ldrh	r3, [r4, #12]
 8009f98:	f043 0320 	orr.w	r3, r3, #32
 8009f9c:	81a3      	strh	r3, [r4, #12]
 8009f9e:	e7f3      	b.n	8009f88 <__ssrefill_r+0x22>

08009fa0 <__ssvfiscanf_r>:
 8009fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa4:	460c      	mov	r4, r1
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	4606      	mov	r6, r0
 8009faa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8009fae:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8009fb2:	49ab      	ldr	r1, [pc, #684]	@ (800a260 <__ssvfiscanf_r+0x2c0>)
 8009fb4:	f10d 0804 	add.w	r8, sp, #4
 8009fb8:	91a0      	str	r1, [sp, #640]	@ 0x280
 8009fba:	49aa      	ldr	r1, [pc, #680]	@ (800a264 <__ssvfiscanf_r+0x2c4>)
 8009fbc:	4faa      	ldr	r7, [pc, #680]	@ (800a268 <__ssvfiscanf_r+0x2c8>)
 8009fbe:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8009fc2:	91a1      	str	r1, [sp, #644]	@ 0x284
 8009fc4:	9300      	str	r3, [sp, #0]
 8009fc6:	f892 9000 	ldrb.w	r9, [r2]
 8009fca:	f1b9 0f00 	cmp.w	r9, #0
 8009fce:	f000 8159 	beq.w	800a284 <__ssvfiscanf_r+0x2e4>
 8009fd2:	f817 3009 	ldrb.w	r3, [r7, r9]
 8009fd6:	1c55      	adds	r5, r2, #1
 8009fd8:	f013 0308 	ands.w	r3, r3, #8
 8009fdc:	d019      	beq.n	800a012 <__ssvfiscanf_r+0x72>
 8009fde:	6863      	ldr	r3, [r4, #4]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	dd0f      	ble.n	800a004 <__ssvfiscanf_r+0x64>
 8009fe4:	6823      	ldr	r3, [r4, #0]
 8009fe6:	781a      	ldrb	r2, [r3, #0]
 8009fe8:	5cba      	ldrb	r2, [r7, r2]
 8009fea:	0712      	lsls	r2, r2, #28
 8009fec:	d401      	bmi.n	8009ff2 <__ssvfiscanf_r+0x52>
 8009fee:	462a      	mov	r2, r5
 8009ff0:	e7e9      	b.n	8009fc6 <__ssvfiscanf_r+0x26>
 8009ff2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009ff4:	3301      	adds	r3, #1
 8009ff6:	3201      	adds	r2, #1
 8009ff8:	9245      	str	r2, [sp, #276]	@ 0x114
 8009ffa:	6862      	ldr	r2, [r4, #4]
 8009ffc:	6023      	str	r3, [r4, #0]
 8009ffe:	3a01      	subs	r2, #1
 800a000:	6062      	str	r2, [r4, #4]
 800a002:	e7ec      	b.n	8009fde <__ssvfiscanf_r+0x3e>
 800a004:	4621      	mov	r1, r4
 800a006:	4630      	mov	r0, r6
 800a008:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a00a:	4798      	blx	r3
 800a00c:	2800      	cmp	r0, #0
 800a00e:	d0e9      	beq.n	8009fe4 <__ssvfiscanf_r+0x44>
 800a010:	e7ed      	b.n	8009fee <__ssvfiscanf_r+0x4e>
 800a012:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800a016:	f040 8086 	bne.w	800a126 <__ssvfiscanf_r+0x186>
 800a01a:	9341      	str	r3, [sp, #260]	@ 0x104
 800a01c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800a01e:	7853      	ldrb	r3, [r2, #1]
 800a020:	2b2a      	cmp	r3, #42	@ 0x2a
 800a022:	bf04      	itt	eq
 800a024:	2310      	moveq	r3, #16
 800a026:	1c95      	addeq	r5, r2, #2
 800a028:	f04f 020a 	mov.w	r2, #10
 800a02c:	bf08      	it	eq
 800a02e:	9341      	streq	r3, [sp, #260]	@ 0x104
 800a030:	46aa      	mov	sl, r5
 800a032:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800a036:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800a03a:	2b09      	cmp	r3, #9
 800a03c:	d91e      	bls.n	800a07c <__ssvfiscanf_r+0xdc>
 800a03e:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800a26c <__ssvfiscanf_r+0x2cc>
 800a042:	2203      	movs	r2, #3
 800a044:	4658      	mov	r0, fp
 800a046:	f000 fd51 	bl	800aaec <memchr>
 800a04a:	b138      	cbz	r0, 800a05c <__ssvfiscanf_r+0xbc>
 800a04c:	2301      	movs	r3, #1
 800a04e:	4655      	mov	r5, sl
 800a050:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a052:	eba0 000b 	sub.w	r0, r0, fp
 800a056:	4083      	lsls	r3, r0
 800a058:	4313      	orrs	r3, r2
 800a05a:	9341      	str	r3, [sp, #260]	@ 0x104
 800a05c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a060:	2b78      	cmp	r3, #120	@ 0x78
 800a062:	d806      	bhi.n	800a072 <__ssvfiscanf_r+0xd2>
 800a064:	2b57      	cmp	r3, #87	@ 0x57
 800a066:	d810      	bhi.n	800a08a <__ssvfiscanf_r+0xea>
 800a068:	2b25      	cmp	r3, #37	@ 0x25
 800a06a:	d05c      	beq.n	800a126 <__ssvfiscanf_r+0x186>
 800a06c:	d856      	bhi.n	800a11c <__ssvfiscanf_r+0x17c>
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d074      	beq.n	800a15c <__ssvfiscanf_r+0x1bc>
 800a072:	2303      	movs	r3, #3
 800a074:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a076:	230a      	movs	r3, #10
 800a078:	9342      	str	r3, [sp, #264]	@ 0x108
 800a07a:	e087      	b.n	800a18c <__ssvfiscanf_r+0x1ec>
 800a07c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800a07e:	4655      	mov	r5, sl
 800a080:	fb02 1103 	mla	r1, r2, r3, r1
 800a084:	3930      	subs	r1, #48	@ 0x30
 800a086:	9143      	str	r1, [sp, #268]	@ 0x10c
 800a088:	e7d2      	b.n	800a030 <__ssvfiscanf_r+0x90>
 800a08a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800a08e:	2a20      	cmp	r2, #32
 800a090:	d8ef      	bhi.n	800a072 <__ssvfiscanf_r+0xd2>
 800a092:	a101      	add	r1, pc, #4	@ (adr r1, 800a098 <__ssvfiscanf_r+0xf8>)
 800a094:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a098:	0800a16b 	.word	0x0800a16b
 800a09c:	0800a073 	.word	0x0800a073
 800a0a0:	0800a073 	.word	0x0800a073
 800a0a4:	0800a1c5 	.word	0x0800a1c5
 800a0a8:	0800a073 	.word	0x0800a073
 800a0ac:	0800a073 	.word	0x0800a073
 800a0b0:	0800a073 	.word	0x0800a073
 800a0b4:	0800a073 	.word	0x0800a073
 800a0b8:	0800a073 	.word	0x0800a073
 800a0bc:	0800a073 	.word	0x0800a073
 800a0c0:	0800a073 	.word	0x0800a073
 800a0c4:	0800a1db 	.word	0x0800a1db
 800a0c8:	0800a1c1 	.word	0x0800a1c1
 800a0cc:	0800a123 	.word	0x0800a123
 800a0d0:	0800a123 	.word	0x0800a123
 800a0d4:	0800a123 	.word	0x0800a123
 800a0d8:	0800a073 	.word	0x0800a073
 800a0dc:	0800a17d 	.word	0x0800a17d
 800a0e0:	0800a073 	.word	0x0800a073
 800a0e4:	0800a073 	.word	0x0800a073
 800a0e8:	0800a073 	.word	0x0800a073
 800a0ec:	0800a073 	.word	0x0800a073
 800a0f0:	0800a1eb 	.word	0x0800a1eb
 800a0f4:	0800a185 	.word	0x0800a185
 800a0f8:	0800a163 	.word	0x0800a163
 800a0fc:	0800a073 	.word	0x0800a073
 800a100:	0800a073 	.word	0x0800a073
 800a104:	0800a1e7 	.word	0x0800a1e7
 800a108:	0800a073 	.word	0x0800a073
 800a10c:	0800a1c1 	.word	0x0800a1c1
 800a110:	0800a073 	.word	0x0800a073
 800a114:	0800a073 	.word	0x0800a073
 800a118:	0800a16b 	.word	0x0800a16b
 800a11c:	3b45      	subs	r3, #69	@ 0x45
 800a11e:	2b02      	cmp	r3, #2
 800a120:	d8a7      	bhi.n	800a072 <__ssvfiscanf_r+0xd2>
 800a122:	2305      	movs	r3, #5
 800a124:	e031      	b.n	800a18a <__ssvfiscanf_r+0x1ea>
 800a126:	6863      	ldr	r3, [r4, #4]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	dd0d      	ble.n	800a148 <__ssvfiscanf_r+0x1a8>
 800a12c:	6823      	ldr	r3, [r4, #0]
 800a12e:	781a      	ldrb	r2, [r3, #0]
 800a130:	454a      	cmp	r2, r9
 800a132:	f040 80a7 	bne.w	800a284 <__ssvfiscanf_r+0x2e4>
 800a136:	3301      	adds	r3, #1
 800a138:	6862      	ldr	r2, [r4, #4]
 800a13a:	6023      	str	r3, [r4, #0]
 800a13c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a13e:	3a01      	subs	r2, #1
 800a140:	3301      	adds	r3, #1
 800a142:	6062      	str	r2, [r4, #4]
 800a144:	9345      	str	r3, [sp, #276]	@ 0x114
 800a146:	e752      	b.n	8009fee <__ssvfiscanf_r+0x4e>
 800a148:	4621      	mov	r1, r4
 800a14a:	4630      	mov	r0, r6
 800a14c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a14e:	4798      	blx	r3
 800a150:	2800      	cmp	r0, #0
 800a152:	d0eb      	beq.n	800a12c <__ssvfiscanf_r+0x18c>
 800a154:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a156:	2800      	cmp	r0, #0
 800a158:	f040 808c 	bne.w	800a274 <__ssvfiscanf_r+0x2d4>
 800a15c:	f04f 30ff 	mov.w	r0, #4294967295
 800a160:	e08c      	b.n	800a27c <__ssvfiscanf_r+0x2dc>
 800a162:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a164:	f042 0220 	orr.w	r2, r2, #32
 800a168:	9241      	str	r2, [sp, #260]	@ 0x104
 800a16a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a16c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a170:	9241      	str	r2, [sp, #260]	@ 0x104
 800a172:	2210      	movs	r2, #16
 800a174:	2b6e      	cmp	r3, #110	@ 0x6e
 800a176:	9242      	str	r2, [sp, #264]	@ 0x108
 800a178:	d902      	bls.n	800a180 <__ssvfiscanf_r+0x1e0>
 800a17a:	e005      	b.n	800a188 <__ssvfiscanf_r+0x1e8>
 800a17c:	2300      	movs	r3, #0
 800a17e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a180:	2303      	movs	r3, #3
 800a182:	e002      	b.n	800a18a <__ssvfiscanf_r+0x1ea>
 800a184:	2308      	movs	r3, #8
 800a186:	9342      	str	r3, [sp, #264]	@ 0x108
 800a188:	2304      	movs	r3, #4
 800a18a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a18c:	6863      	ldr	r3, [r4, #4]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	dd39      	ble.n	800a206 <__ssvfiscanf_r+0x266>
 800a192:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a194:	0659      	lsls	r1, r3, #25
 800a196:	d404      	bmi.n	800a1a2 <__ssvfiscanf_r+0x202>
 800a198:	6823      	ldr	r3, [r4, #0]
 800a19a:	781a      	ldrb	r2, [r3, #0]
 800a19c:	5cba      	ldrb	r2, [r7, r2]
 800a19e:	0712      	lsls	r2, r2, #28
 800a1a0:	d438      	bmi.n	800a214 <__ssvfiscanf_r+0x274>
 800a1a2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a1a4:	2b02      	cmp	r3, #2
 800a1a6:	dc47      	bgt.n	800a238 <__ssvfiscanf_r+0x298>
 800a1a8:	466b      	mov	r3, sp
 800a1aa:	4622      	mov	r2, r4
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	a941      	add	r1, sp, #260	@ 0x104
 800a1b0:	f000 f9fa 	bl	800a5a8 <_scanf_chars>
 800a1b4:	2801      	cmp	r0, #1
 800a1b6:	d065      	beq.n	800a284 <__ssvfiscanf_r+0x2e4>
 800a1b8:	2802      	cmp	r0, #2
 800a1ba:	f47f af18 	bne.w	8009fee <__ssvfiscanf_r+0x4e>
 800a1be:	e7c9      	b.n	800a154 <__ssvfiscanf_r+0x1b4>
 800a1c0:	220a      	movs	r2, #10
 800a1c2:	e7d7      	b.n	800a174 <__ssvfiscanf_r+0x1d4>
 800a1c4:	4629      	mov	r1, r5
 800a1c6:	4640      	mov	r0, r8
 800a1c8:	f000 fbf4 	bl	800a9b4 <__sccl>
 800a1cc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a1ce:	4605      	mov	r5, r0
 800a1d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1d4:	9341      	str	r3, [sp, #260]	@ 0x104
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	e7d7      	b.n	800a18a <__ssvfiscanf_r+0x1ea>
 800a1da:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a1dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a1e0:	9341      	str	r3, [sp, #260]	@ 0x104
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	e7d1      	b.n	800a18a <__ssvfiscanf_r+0x1ea>
 800a1e6:	2302      	movs	r3, #2
 800a1e8:	e7cf      	b.n	800a18a <__ssvfiscanf_r+0x1ea>
 800a1ea:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a1ec:	06c3      	lsls	r3, r0, #27
 800a1ee:	f53f aefe 	bmi.w	8009fee <__ssvfiscanf_r+0x4e>
 800a1f2:	9b00      	ldr	r3, [sp, #0]
 800a1f4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a1f6:	1d19      	adds	r1, r3, #4
 800a1f8:	9100      	str	r1, [sp, #0]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	07c0      	lsls	r0, r0, #31
 800a1fe:	bf4c      	ite	mi
 800a200:	801a      	strhmi	r2, [r3, #0]
 800a202:	601a      	strpl	r2, [r3, #0]
 800a204:	e6f3      	b.n	8009fee <__ssvfiscanf_r+0x4e>
 800a206:	4621      	mov	r1, r4
 800a208:	4630      	mov	r0, r6
 800a20a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a20c:	4798      	blx	r3
 800a20e:	2800      	cmp	r0, #0
 800a210:	d0bf      	beq.n	800a192 <__ssvfiscanf_r+0x1f2>
 800a212:	e79f      	b.n	800a154 <__ssvfiscanf_r+0x1b4>
 800a214:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a216:	3201      	adds	r2, #1
 800a218:	9245      	str	r2, [sp, #276]	@ 0x114
 800a21a:	6862      	ldr	r2, [r4, #4]
 800a21c:	3a01      	subs	r2, #1
 800a21e:	2a00      	cmp	r2, #0
 800a220:	6062      	str	r2, [r4, #4]
 800a222:	dd02      	ble.n	800a22a <__ssvfiscanf_r+0x28a>
 800a224:	3301      	adds	r3, #1
 800a226:	6023      	str	r3, [r4, #0]
 800a228:	e7b6      	b.n	800a198 <__ssvfiscanf_r+0x1f8>
 800a22a:	4621      	mov	r1, r4
 800a22c:	4630      	mov	r0, r6
 800a22e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a230:	4798      	blx	r3
 800a232:	2800      	cmp	r0, #0
 800a234:	d0b0      	beq.n	800a198 <__ssvfiscanf_r+0x1f8>
 800a236:	e78d      	b.n	800a154 <__ssvfiscanf_r+0x1b4>
 800a238:	2b04      	cmp	r3, #4
 800a23a:	dc06      	bgt.n	800a24a <__ssvfiscanf_r+0x2aa>
 800a23c:	466b      	mov	r3, sp
 800a23e:	4622      	mov	r2, r4
 800a240:	4630      	mov	r0, r6
 800a242:	a941      	add	r1, sp, #260	@ 0x104
 800a244:	f000 fa0a 	bl	800a65c <_scanf_i>
 800a248:	e7b4      	b.n	800a1b4 <__ssvfiscanf_r+0x214>
 800a24a:	4b09      	ldr	r3, [pc, #36]	@ (800a270 <__ssvfiscanf_r+0x2d0>)
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	f43f aece 	beq.w	8009fee <__ssvfiscanf_r+0x4e>
 800a252:	466b      	mov	r3, sp
 800a254:	4622      	mov	r2, r4
 800a256:	4630      	mov	r0, r6
 800a258:	a941      	add	r1, sp, #260	@ 0x104
 800a25a:	f7fe f865 	bl	8008328 <_scanf_float>
 800a25e:	e7a9      	b.n	800a1b4 <__ssvfiscanf_r+0x214>
 800a260:	08009eed 	.word	0x08009eed
 800a264:	08009f67 	.word	0x08009f67
 800a268:	0800cf79 	.word	0x0800cf79
 800a26c:	0800ce0c 	.word	0x0800ce0c
 800a270:	08008329 	.word	0x08008329
 800a274:	89a3      	ldrh	r3, [r4, #12]
 800a276:	065b      	lsls	r3, r3, #25
 800a278:	f53f af70 	bmi.w	800a15c <__ssvfiscanf_r+0x1bc>
 800a27c:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800a280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a284:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a286:	e7f9      	b.n	800a27c <__ssvfiscanf_r+0x2dc>

0800a288 <_printf_common>:
 800a288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a28c:	4616      	mov	r6, r2
 800a28e:	4698      	mov	r8, r3
 800a290:	688a      	ldr	r2, [r1, #8]
 800a292:	690b      	ldr	r3, [r1, #16]
 800a294:	4607      	mov	r7, r0
 800a296:	4293      	cmp	r3, r2
 800a298:	bfb8      	it	lt
 800a29a:	4613      	movlt	r3, r2
 800a29c:	6033      	str	r3, [r6, #0]
 800a29e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a2a2:	460c      	mov	r4, r1
 800a2a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a2a8:	b10a      	cbz	r2, 800a2ae <_printf_common+0x26>
 800a2aa:	3301      	adds	r3, #1
 800a2ac:	6033      	str	r3, [r6, #0]
 800a2ae:	6823      	ldr	r3, [r4, #0]
 800a2b0:	0699      	lsls	r1, r3, #26
 800a2b2:	bf42      	ittt	mi
 800a2b4:	6833      	ldrmi	r3, [r6, #0]
 800a2b6:	3302      	addmi	r3, #2
 800a2b8:	6033      	strmi	r3, [r6, #0]
 800a2ba:	6825      	ldr	r5, [r4, #0]
 800a2bc:	f015 0506 	ands.w	r5, r5, #6
 800a2c0:	d106      	bne.n	800a2d0 <_printf_common+0x48>
 800a2c2:	f104 0a19 	add.w	sl, r4, #25
 800a2c6:	68e3      	ldr	r3, [r4, #12]
 800a2c8:	6832      	ldr	r2, [r6, #0]
 800a2ca:	1a9b      	subs	r3, r3, r2
 800a2cc:	42ab      	cmp	r3, r5
 800a2ce:	dc2b      	bgt.n	800a328 <_printf_common+0xa0>
 800a2d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a2d4:	6822      	ldr	r2, [r4, #0]
 800a2d6:	3b00      	subs	r3, #0
 800a2d8:	bf18      	it	ne
 800a2da:	2301      	movne	r3, #1
 800a2dc:	0692      	lsls	r2, r2, #26
 800a2de:	d430      	bmi.n	800a342 <_printf_common+0xba>
 800a2e0:	4641      	mov	r1, r8
 800a2e2:	4638      	mov	r0, r7
 800a2e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a2e8:	47c8      	blx	r9
 800a2ea:	3001      	adds	r0, #1
 800a2ec:	d023      	beq.n	800a336 <_printf_common+0xae>
 800a2ee:	6823      	ldr	r3, [r4, #0]
 800a2f0:	6922      	ldr	r2, [r4, #16]
 800a2f2:	f003 0306 	and.w	r3, r3, #6
 800a2f6:	2b04      	cmp	r3, #4
 800a2f8:	bf14      	ite	ne
 800a2fa:	2500      	movne	r5, #0
 800a2fc:	6833      	ldreq	r3, [r6, #0]
 800a2fe:	f04f 0600 	mov.w	r6, #0
 800a302:	bf08      	it	eq
 800a304:	68e5      	ldreq	r5, [r4, #12]
 800a306:	f104 041a 	add.w	r4, r4, #26
 800a30a:	bf08      	it	eq
 800a30c:	1aed      	subeq	r5, r5, r3
 800a30e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a312:	bf08      	it	eq
 800a314:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a318:	4293      	cmp	r3, r2
 800a31a:	bfc4      	itt	gt
 800a31c:	1a9b      	subgt	r3, r3, r2
 800a31e:	18ed      	addgt	r5, r5, r3
 800a320:	42b5      	cmp	r5, r6
 800a322:	d11a      	bne.n	800a35a <_printf_common+0xd2>
 800a324:	2000      	movs	r0, #0
 800a326:	e008      	b.n	800a33a <_printf_common+0xb2>
 800a328:	2301      	movs	r3, #1
 800a32a:	4652      	mov	r2, sl
 800a32c:	4641      	mov	r1, r8
 800a32e:	4638      	mov	r0, r7
 800a330:	47c8      	blx	r9
 800a332:	3001      	adds	r0, #1
 800a334:	d103      	bne.n	800a33e <_printf_common+0xb6>
 800a336:	f04f 30ff 	mov.w	r0, #4294967295
 800a33a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a33e:	3501      	adds	r5, #1
 800a340:	e7c1      	b.n	800a2c6 <_printf_common+0x3e>
 800a342:	2030      	movs	r0, #48	@ 0x30
 800a344:	18e1      	adds	r1, r4, r3
 800a346:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a34a:	1c5a      	adds	r2, r3, #1
 800a34c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a350:	4422      	add	r2, r4
 800a352:	3302      	adds	r3, #2
 800a354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a358:	e7c2      	b.n	800a2e0 <_printf_common+0x58>
 800a35a:	2301      	movs	r3, #1
 800a35c:	4622      	mov	r2, r4
 800a35e:	4641      	mov	r1, r8
 800a360:	4638      	mov	r0, r7
 800a362:	47c8      	blx	r9
 800a364:	3001      	adds	r0, #1
 800a366:	d0e6      	beq.n	800a336 <_printf_common+0xae>
 800a368:	3601      	adds	r6, #1
 800a36a:	e7d9      	b.n	800a320 <_printf_common+0x98>

0800a36c <_printf_i>:
 800a36c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a370:	7e0f      	ldrb	r7, [r1, #24]
 800a372:	4691      	mov	r9, r2
 800a374:	2f78      	cmp	r7, #120	@ 0x78
 800a376:	4680      	mov	r8, r0
 800a378:	460c      	mov	r4, r1
 800a37a:	469a      	mov	sl, r3
 800a37c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a37e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a382:	d807      	bhi.n	800a394 <_printf_i+0x28>
 800a384:	2f62      	cmp	r7, #98	@ 0x62
 800a386:	d80a      	bhi.n	800a39e <_printf_i+0x32>
 800a388:	2f00      	cmp	r7, #0
 800a38a:	f000 80d1 	beq.w	800a530 <_printf_i+0x1c4>
 800a38e:	2f58      	cmp	r7, #88	@ 0x58
 800a390:	f000 80b8 	beq.w	800a504 <_printf_i+0x198>
 800a394:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a398:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a39c:	e03a      	b.n	800a414 <_printf_i+0xa8>
 800a39e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a3a2:	2b15      	cmp	r3, #21
 800a3a4:	d8f6      	bhi.n	800a394 <_printf_i+0x28>
 800a3a6:	a101      	add	r1, pc, #4	@ (adr r1, 800a3ac <_printf_i+0x40>)
 800a3a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a3ac:	0800a405 	.word	0x0800a405
 800a3b0:	0800a419 	.word	0x0800a419
 800a3b4:	0800a395 	.word	0x0800a395
 800a3b8:	0800a395 	.word	0x0800a395
 800a3bc:	0800a395 	.word	0x0800a395
 800a3c0:	0800a395 	.word	0x0800a395
 800a3c4:	0800a419 	.word	0x0800a419
 800a3c8:	0800a395 	.word	0x0800a395
 800a3cc:	0800a395 	.word	0x0800a395
 800a3d0:	0800a395 	.word	0x0800a395
 800a3d4:	0800a395 	.word	0x0800a395
 800a3d8:	0800a517 	.word	0x0800a517
 800a3dc:	0800a443 	.word	0x0800a443
 800a3e0:	0800a4d1 	.word	0x0800a4d1
 800a3e4:	0800a395 	.word	0x0800a395
 800a3e8:	0800a395 	.word	0x0800a395
 800a3ec:	0800a539 	.word	0x0800a539
 800a3f0:	0800a395 	.word	0x0800a395
 800a3f4:	0800a443 	.word	0x0800a443
 800a3f8:	0800a395 	.word	0x0800a395
 800a3fc:	0800a395 	.word	0x0800a395
 800a400:	0800a4d9 	.word	0x0800a4d9
 800a404:	6833      	ldr	r3, [r6, #0]
 800a406:	1d1a      	adds	r2, r3, #4
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	6032      	str	r2, [r6, #0]
 800a40c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a410:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a414:	2301      	movs	r3, #1
 800a416:	e09c      	b.n	800a552 <_printf_i+0x1e6>
 800a418:	6833      	ldr	r3, [r6, #0]
 800a41a:	6820      	ldr	r0, [r4, #0]
 800a41c:	1d19      	adds	r1, r3, #4
 800a41e:	6031      	str	r1, [r6, #0]
 800a420:	0606      	lsls	r6, r0, #24
 800a422:	d501      	bpl.n	800a428 <_printf_i+0xbc>
 800a424:	681d      	ldr	r5, [r3, #0]
 800a426:	e003      	b.n	800a430 <_printf_i+0xc4>
 800a428:	0645      	lsls	r5, r0, #25
 800a42a:	d5fb      	bpl.n	800a424 <_printf_i+0xb8>
 800a42c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a430:	2d00      	cmp	r5, #0
 800a432:	da03      	bge.n	800a43c <_printf_i+0xd0>
 800a434:	232d      	movs	r3, #45	@ 0x2d
 800a436:	426d      	negs	r5, r5
 800a438:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a43c:	230a      	movs	r3, #10
 800a43e:	4858      	ldr	r0, [pc, #352]	@ (800a5a0 <_printf_i+0x234>)
 800a440:	e011      	b.n	800a466 <_printf_i+0xfa>
 800a442:	6821      	ldr	r1, [r4, #0]
 800a444:	6833      	ldr	r3, [r6, #0]
 800a446:	0608      	lsls	r0, r1, #24
 800a448:	f853 5b04 	ldr.w	r5, [r3], #4
 800a44c:	d402      	bmi.n	800a454 <_printf_i+0xe8>
 800a44e:	0649      	lsls	r1, r1, #25
 800a450:	bf48      	it	mi
 800a452:	b2ad      	uxthmi	r5, r5
 800a454:	2f6f      	cmp	r7, #111	@ 0x6f
 800a456:	6033      	str	r3, [r6, #0]
 800a458:	bf14      	ite	ne
 800a45a:	230a      	movne	r3, #10
 800a45c:	2308      	moveq	r3, #8
 800a45e:	4850      	ldr	r0, [pc, #320]	@ (800a5a0 <_printf_i+0x234>)
 800a460:	2100      	movs	r1, #0
 800a462:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a466:	6866      	ldr	r6, [r4, #4]
 800a468:	2e00      	cmp	r6, #0
 800a46a:	60a6      	str	r6, [r4, #8]
 800a46c:	db05      	blt.n	800a47a <_printf_i+0x10e>
 800a46e:	6821      	ldr	r1, [r4, #0]
 800a470:	432e      	orrs	r6, r5
 800a472:	f021 0104 	bic.w	r1, r1, #4
 800a476:	6021      	str	r1, [r4, #0]
 800a478:	d04b      	beq.n	800a512 <_printf_i+0x1a6>
 800a47a:	4616      	mov	r6, r2
 800a47c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a480:	fb03 5711 	mls	r7, r3, r1, r5
 800a484:	5dc7      	ldrb	r7, [r0, r7]
 800a486:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a48a:	462f      	mov	r7, r5
 800a48c:	42bb      	cmp	r3, r7
 800a48e:	460d      	mov	r5, r1
 800a490:	d9f4      	bls.n	800a47c <_printf_i+0x110>
 800a492:	2b08      	cmp	r3, #8
 800a494:	d10b      	bne.n	800a4ae <_printf_i+0x142>
 800a496:	6823      	ldr	r3, [r4, #0]
 800a498:	07df      	lsls	r7, r3, #31
 800a49a:	d508      	bpl.n	800a4ae <_printf_i+0x142>
 800a49c:	6923      	ldr	r3, [r4, #16]
 800a49e:	6861      	ldr	r1, [r4, #4]
 800a4a0:	4299      	cmp	r1, r3
 800a4a2:	bfde      	ittt	le
 800a4a4:	2330      	movle	r3, #48	@ 0x30
 800a4a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a4aa:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a4ae:	1b92      	subs	r2, r2, r6
 800a4b0:	6122      	str	r2, [r4, #16]
 800a4b2:	464b      	mov	r3, r9
 800a4b4:	4621      	mov	r1, r4
 800a4b6:	4640      	mov	r0, r8
 800a4b8:	f8cd a000 	str.w	sl, [sp]
 800a4bc:	aa03      	add	r2, sp, #12
 800a4be:	f7ff fee3 	bl	800a288 <_printf_common>
 800a4c2:	3001      	adds	r0, #1
 800a4c4:	d14a      	bne.n	800a55c <_printf_i+0x1f0>
 800a4c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a4ca:	b004      	add	sp, #16
 800a4cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4d0:	6823      	ldr	r3, [r4, #0]
 800a4d2:	f043 0320 	orr.w	r3, r3, #32
 800a4d6:	6023      	str	r3, [r4, #0]
 800a4d8:	2778      	movs	r7, #120	@ 0x78
 800a4da:	4832      	ldr	r0, [pc, #200]	@ (800a5a4 <_printf_i+0x238>)
 800a4dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a4e0:	6823      	ldr	r3, [r4, #0]
 800a4e2:	6831      	ldr	r1, [r6, #0]
 800a4e4:	061f      	lsls	r7, r3, #24
 800a4e6:	f851 5b04 	ldr.w	r5, [r1], #4
 800a4ea:	d402      	bmi.n	800a4f2 <_printf_i+0x186>
 800a4ec:	065f      	lsls	r7, r3, #25
 800a4ee:	bf48      	it	mi
 800a4f0:	b2ad      	uxthmi	r5, r5
 800a4f2:	6031      	str	r1, [r6, #0]
 800a4f4:	07d9      	lsls	r1, r3, #31
 800a4f6:	bf44      	itt	mi
 800a4f8:	f043 0320 	orrmi.w	r3, r3, #32
 800a4fc:	6023      	strmi	r3, [r4, #0]
 800a4fe:	b11d      	cbz	r5, 800a508 <_printf_i+0x19c>
 800a500:	2310      	movs	r3, #16
 800a502:	e7ad      	b.n	800a460 <_printf_i+0xf4>
 800a504:	4826      	ldr	r0, [pc, #152]	@ (800a5a0 <_printf_i+0x234>)
 800a506:	e7e9      	b.n	800a4dc <_printf_i+0x170>
 800a508:	6823      	ldr	r3, [r4, #0]
 800a50a:	f023 0320 	bic.w	r3, r3, #32
 800a50e:	6023      	str	r3, [r4, #0]
 800a510:	e7f6      	b.n	800a500 <_printf_i+0x194>
 800a512:	4616      	mov	r6, r2
 800a514:	e7bd      	b.n	800a492 <_printf_i+0x126>
 800a516:	6833      	ldr	r3, [r6, #0]
 800a518:	6825      	ldr	r5, [r4, #0]
 800a51a:	1d18      	adds	r0, r3, #4
 800a51c:	6961      	ldr	r1, [r4, #20]
 800a51e:	6030      	str	r0, [r6, #0]
 800a520:	062e      	lsls	r6, r5, #24
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	d501      	bpl.n	800a52a <_printf_i+0x1be>
 800a526:	6019      	str	r1, [r3, #0]
 800a528:	e002      	b.n	800a530 <_printf_i+0x1c4>
 800a52a:	0668      	lsls	r0, r5, #25
 800a52c:	d5fb      	bpl.n	800a526 <_printf_i+0x1ba>
 800a52e:	8019      	strh	r1, [r3, #0]
 800a530:	2300      	movs	r3, #0
 800a532:	4616      	mov	r6, r2
 800a534:	6123      	str	r3, [r4, #16]
 800a536:	e7bc      	b.n	800a4b2 <_printf_i+0x146>
 800a538:	6833      	ldr	r3, [r6, #0]
 800a53a:	2100      	movs	r1, #0
 800a53c:	1d1a      	adds	r2, r3, #4
 800a53e:	6032      	str	r2, [r6, #0]
 800a540:	681e      	ldr	r6, [r3, #0]
 800a542:	6862      	ldr	r2, [r4, #4]
 800a544:	4630      	mov	r0, r6
 800a546:	f000 fad1 	bl	800aaec <memchr>
 800a54a:	b108      	cbz	r0, 800a550 <_printf_i+0x1e4>
 800a54c:	1b80      	subs	r0, r0, r6
 800a54e:	6060      	str	r0, [r4, #4]
 800a550:	6863      	ldr	r3, [r4, #4]
 800a552:	6123      	str	r3, [r4, #16]
 800a554:	2300      	movs	r3, #0
 800a556:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a55a:	e7aa      	b.n	800a4b2 <_printf_i+0x146>
 800a55c:	4632      	mov	r2, r6
 800a55e:	4649      	mov	r1, r9
 800a560:	4640      	mov	r0, r8
 800a562:	6923      	ldr	r3, [r4, #16]
 800a564:	47d0      	blx	sl
 800a566:	3001      	adds	r0, #1
 800a568:	d0ad      	beq.n	800a4c6 <_printf_i+0x15a>
 800a56a:	6823      	ldr	r3, [r4, #0]
 800a56c:	079b      	lsls	r3, r3, #30
 800a56e:	d413      	bmi.n	800a598 <_printf_i+0x22c>
 800a570:	68e0      	ldr	r0, [r4, #12]
 800a572:	9b03      	ldr	r3, [sp, #12]
 800a574:	4298      	cmp	r0, r3
 800a576:	bfb8      	it	lt
 800a578:	4618      	movlt	r0, r3
 800a57a:	e7a6      	b.n	800a4ca <_printf_i+0x15e>
 800a57c:	2301      	movs	r3, #1
 800a57e:	4632      	mov	r2, r6
 800a580:	4649      	mov	r1, r9
 800a582:	4640      	mov	r0, r8
 800a584:	47d0      	blx	sl
 800a586:	3001      	adds	r0, #1
 800a588:	d09d      	beq.n	800a4c6 <_printf_i+0x15a>
 800a58a:	3501      	adds	r5, #1
 800a58c:	68e3      	ldr	r3, [r4, #12]
 800a58e:	9903      	ldr	r1, [sp, #12]
 800a590:	1a5b      	subs	r3, r3, r1
 800a592:	42ab      	cmp	r3, r5
 800a594:	dcf2      	bgt.n	800a57c <_printf_i+0x210>
 800a596:	e7eb      	b.n	800a570 <_printf_i+0x204>
 800a598:	2500      	movs	r5, #0
 800a59a:	f104 0619 	add.w	r6, r4, #25
 800a59e:	e7f5      	b.n	800a58c <_printf_i+0x220>
 800a5a0:	0800ce17 	.word	0x0800ce17
 800a5a4:	0800ce28 	.word	0x0800ce28

0800a5a8 <_scanf_chars>:
 800a5a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5ac:	4615      	mov	r5, r2
 800a5ae:	688a      	ldr	r2, [r1, #8]
 800a5b0:	4680      	mov	r8, r0
 800a5b2:	460c      	mov	r4, r1
 800a5b4:	b932      	cbnz	r2, 800a5c4 <_scanf_chars+0x1c>
 800a5b6:	698a      	ldr	r2, [r1, #24]
 800a5b8:	2a00      	cmp	r2, #0
 800a5ba:	bf14      	ite	ne
 800a5bc:	f04f 32ff 	movne.w	r2, #4294967295
 800a5c0:	2201      	moveq	r2, #1
 800a5c2:	608a      	str	r2, [r1, #8]
 800a5c4:	2700      	movs	r7, #0
 800a5c6:	6822      	ldr	r2, [r4, #0]
 800a5c8:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800a658 <_scanf_chars+0xb0>
 800a5cc:	06d1      	lsls	r1, r2, #27
 800a5ce:	bf5f      	itttt	pl
 800a5d0:	681a      	ldrpl	r2, [r3, #0]
 800a5d2:	1d11      	addpl	r1, r2, #4
 800a5d4:	6019      	strpl	r1, [r3, #0]
 800a5d6:	6816      	ldrpl	r6, [r2, #0]
 800a5d8:	69a0      	ldr	r0, [r4, #24]
 800a5da:	b188      	cbz	r0, 800a600 <_scanf_chars+0x58>
 800a5dc:	2801      	cmp	r0, #1
 800a5de:	d107      	bne.n	800a5f0 <_scanf_chars+0x48>
 800a5e0:	682b      	ldr	r3, [r5, #0]
 800a5e2:	781a      	ldrb	r2, [r3, #0]
 800a5e4:	6963      	ldr	r3, [r4, #20]
 800a5e6:	5c9b      	ldrb	r3, [r3, r2]
 800a5e8:	b953      	cbnz	r3, 800a600 <_scanf_chars+0x58>
 800a5ea:	2f00      	cmp	r7, #0
 800a5ec:	d031      	beq.n	800a652 <_scanf_chars+0xaa>
 800a5ee:	e022      	b.n	800a636 <_scanf_chars+0x8e>
 800a5f0:	2802      	cmp	r0, #2
 800a5f2:	d120      	bne.n	800a636 <_scanf_chars+0x8e>
 800a5f4:	682b      	ldr	r3, [r5, #0]
 800a5f6:	781b      	ldrb	r3, [r3, #0]
 800a5f8:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a5fc:	071b      	lsls	r3, r3, #28
 800a5fe:	d41a      	bmi.n	800a636 <_scanf_chars+0x8e>
 800a600:	6823      	ldr	r3, [r4, #0]
 800a602:	3701      	adds	r7, #1
 800a604:	06da      	lsls	r2, r3, #27
 800a606:	bf5e      	ittt	pl
 800a608:	682b      	ldrpl	r3, [r5, #0]
 800a60a:	781b      	ldrbpl	r3, [r3, #0]
 800a60c:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a610:	682a      	ldr	r2, [r5, #0]
 800a612:	686b      	ldr	r3, [r5, #4]
 800a614:	3201      	adds	r2, #1
 800a616:	602a      	str	r2, [r5, #0]
 800a618:	68a2      	ldr	r2, [r4, #8]
 800a61a:	3b01      	subs	r3, #1
 800a61c:	3a01      	subs	r2, #1
 800a61e:	606b      	str	r3, [r5, #4]
 800a620:	60a2      	str	r2, [r4, #8]
 800a622:	b142      	cbz	r2, 800a636 <_scanf_chars+0x8e>
 800a624:	2b00      	cmp	r3, #0
 800a626:	dcd7      	bgt.n	800a5d8 <_scanf_chars+0x30>
 800a628:	4629      	mov	r1, r5
 800a62a:	4640      	mov	r0, r8
 800a62c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a630:	4798      	blx	r3
 800a632:	2800      	cmp	r0, #0
 800a634:	d0d0      	beq.n	800a5d8 <_scanf_chars+0x30>
 800a636:	6823      	ldr	r3, [r4, #0]
 800a638:	f013 0310 	ands.w	r3, r3, #16
 800a63c:	d105      	bne.n	800a64a <_scanf_chars+0xa2>
 800a63e:	68e2      	ldr	r2, [r4, #12]
 800a640:	3201      	adds	r2, #1
 800a642:	60e2      	str	r2, [r4, #12]
 800a644:	69a2      	ldr	r2, [r4, #24]
 800a646:	b102      	cbz	r2, 800a64a <_scanf_chars+0xa2>
 800a648:	7033      	strb	r3, [r6, #0]
 800a64a:	2000      	movs	r0, #0
 800a64c:	6923      	ldr	r3, [r4, #16]
 800a64e:	443b      	add	r3, r7
 800a650:	6123      	str	r3, [r4, #16]
 800a652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a656:	bf00      	nop
 800a658:	0800cf79 	.word	0x0800cf79

0800a65c <_scanf_i>:
 800a65c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a660:	460c      	mov	r4, r1
 800a662:	4698      	mov	r8, r3
 800a664:	4b72      	ldr	r3, [pc, #456]	@ (800a830 <_scanf_i+0x1d4>)
 800a666:	b087      	sub	sp, #28
 800a668:	4682      	mov	sl, r0
 800a66a:	4616      	mov	r6, r2
 800a66c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a670:	ab03      	add	r3, sp, #12
 800a672:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a676:	4b6f      	ldr	r3, [pc, #444]	@ (800a834 <_scanf_i+0x1d8>)
 800a678:	69a1      	ldr	r1, [r4, #24]
 800a67a:	4a6f      	ldr	r2, [pc, #444]	@ (800a838 <_scanf_i+0x1dc>)
 800a67c:	4627      	mov	r7, r4
 800a67e:	2903      	cmp	r1, #3
 800a680:	bf08      	it	eq
 800a682:	461a      	moveq	r2, r3
 800a684:	68a3      	ldr	r3, [r4, #8]
 800a686:	9201      	str	r2, [sp, #4]
 800a688:	1e5a      	subs	r2, r3, #1
 800a68a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a68e:	bf81      	itttt	hi
 800a690:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a694:	eb03 0905 	addhi.w	r9, r3, r5
 800a698:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a69c:	60a3      	strhi	r3, [r4, #8]
 800a69e:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a6a2:	bf98      	it	ls
 800a6a4:	f04f 0900 	movls.w	r9, #0
 800a6a8:	463d      	mov	r5, r7
 800a6aa:	f04f 0b00 	mov.w	fp, #0
 800a6ae:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800a6b2:	6023      	str	r3, [r4, #0]
 800a6b4:	6831      	ldr	r1, [r6, #0]
 800a6b6:	ab03      	add	r3, sp, #12
 800a6b8:	2202      	movs	r2, #2
 800a6ba:	7809      	ldrb	r1, [r1, #0]
 800a6bc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a6c0:	f000 fa14 	bl	800aaec <memchr>
 800a6c4:	b328      	cbz	r0, 800a712 <_scanf_i+0xb6>
 800a6c6:	f1bb 0f01 	cmp.w	fp, #1
 800a6ca:	d159      	bne.n	800a780 <_scanf_i+0x124>
 800a6cc:	6862      	ldr	r2, [r4, #4]
 800a6ce:	b92a      	cbnz	r2, 800a6dc <_scanf_i+0x80>
 800a6d0:	2108      	movs	r1, #8
 800a6d2:	6822      	ldr	r2, [r4, #0]
 800a6d4:	6061      	str	r1, [r4, #4]
 800a6d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a6da:	6022      	str	r2, [r4, #0]
 800a6dc:	6822      	ldr	r2, [r4, #0]
 800a6de:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800a6e2:	6022      	str	r2, [r4, #0]
 800a6e4:	68a2      	ldr	r2, [r4, #8]
 800a6e6:	1e51      	subs	r1, r2, #1
 800a6e8:	60a1      	str	r1, [r4, #8]
 800a6ea:	b192      	cbz	r2, 800a712 <_scanf_i+0xb6>
 800a6ec:	6832      	ldr	r2, [r6, #0]
 800a6ee:	1c51      	adds	r1, r2, #1
 800a6f0:	6031      	str	r1, [r6, #0]
 800a6f2:	7812      	ldrb	r2, [r2, #0]
 800a6f4:	f805 2b01 	strb.w	r2, [r5], #1
 800a6f8:	6872      	ldr	r2, [r6, #4]
 800a6fa:	3a01      	subs	r2, #1
 800a6fc:	2a00      	cmp	r2, #0
 800a6fe:	6072      	str	r2, [r6, #4]
 800a700:	dc07      	bgt.n	800a712 <_scanf_i+0xb6>
 800a702:	4631      	mov	r1, r6
 800a704:	4650      	mov	r0, sl
 800a706:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800a70a:	4790      	blx	r2
 800a70c:	2800      	cmp	r0, #0
 800a70e:	f040 8085 	bne.w	800a81c <_scanf_i+0x1c0>
 800a712:	f10b 0b01 	add.w	fp, fp, #1
 800a716:	f1bb 0f03 	cmp.w	fp, #3
 800a71a:	d1cb      	bne.n	800a6b4 <_scanf_i+0x58>
 800a71c:	6863      	ldr	r3, [r4, #4]
 800a71e:	b90b      	cbnz	r3, 800a724 <_scanf_i+0xc8>
 800a720:	230a      	movs	r3, #10
 800a722:	6063      	str	r3, [r4, #4]
 800a724:	6863      	ldr	r3, [r4, #4]
 800a726:	4945      	ldr	r1, [pc, #276]	@ (800a83c <_scanf_i+0x1e0>)
 800a728:	6960      	ldr	r0, [r4, #20]
 800a72a:	1ac9      	subs	r1, r1, r3
 800a72c:	f000 f942 	bl	800a9b4 <__sccl>
 800a730:	f04f 0b00 	mov.w	fp, #0
 800a734:	68a3      	ldr	r3, [r4, #8]
 800a736:	6822      	ldr	r2, [r4, #0]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d03d      	beq.n	800a7b8 <_scanf_i+0x15c>
 800a73c:	6831      	ldr	r1, [r6, #0]
 800a73e:	6960      	ldr	r0, [r4, #20]
 800a740:	f891 c000 	ldrb.w	ip, [r1]
 800a744:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a748:	2800      	cmp	r0, #0
 800a74a:	d035      	beq.n	800a7b8 <_scanf_i+0x15c>
 800a74c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800a750:	d124      	bne.n	800a79c <_scanf_i+0x140>
 800a752:	0510      	lsls	r0, r2, #20
 800a754:	d522      	bpl.n	800a79c <_scanf_i+0x140>
 800a756:	f10b 0b01 	add.w	fp, fp, #1
 800a75a:	f1b9 0f00 	cmp.w	r9, #0
 800a75e:	d003      	beq.n	800a768 <_scanf_i+0x10c>
 800a760:	3301      	adds	r3, #1
 800a762:	f109 39ff 	add.w	r9, r9, #4294967295
 800a766:	60a3      	str	r3, [r4, #8]
 800a768:	6873      	ldr	r3, [r6, #4]
 800a76a:	3b01      	subs	r3, #1
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	6073      	str	r3, [r6, #4]
 800a770:	dd1b      	ble.n	800a7aa <_scanf_i+0x14e>
 800a772:	6833      	ldr	r3, [r6, #0]
 800a774:	3301      	adds	r3, #1
 800a776:	6033      	str	r3, [r6, #0]
 800a778:	68a3      	ldr	r3, [r4, #8]
 800a77a:	3b01      	subs	r3, #1
 800a77c:	60a3      	str	r3, [r4, #8]
 800a77e:	e7d9      	b.n	800a734 <_scanf_i+0xd8>
 800a780:	f1bb 0f02 	cmp.w	fp, #2
 800a784:	d1ae      	bne.n	800a6e4 <_scanf_i+0x88>
 800a786:	6822      	ldr	r2, [r4, #0]
 800a788:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800a78c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a790:	d1c4      	bne.n	800a71c <_scanf_i+0xc0>
 800a792:	2110      	movs	r1, #16
 800a794:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a798:	6061      	str	r1, [r4, #4]
 800a79a:	e7a2      	b.n	800a6e2 <_scanf_i+0x86>
 800a79c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800a7a0:	6022      	str	r2, [r4, #0]
 800a7a2:	780b      	ldrb	r3, [r1, #0]
 800a7a4:	f805 3b01 	strb.w	r3, [r5], #1
 800a7a8:	e7de      	b.n	800a768 <_scanf_i+0x10c>
 800a7aa:	4631      	mov	r1, r6
 800a7ac:	4650      	mov	r0, sl
 800a7ae:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a7b2:	4798      	blx	r3
 800a7b4:	2800      	cmp	r0, #0
 800a7b6:	d0df      	beq.n	800a778 <_scanf_i+0x11c>
 800a7b8:	6823      	ldr	r3, [r4, #0]
 800a7ba:	05d9      	lsls	r1, r3, #23
 800a7bc:	d50d      	bpl.n	800a7da <_scanf_i+0x17e>
 800a7be:	42bd      	cmp	r5, r7
 800a7c0:	d909      	bls.n	800a7d6 <_scanf_i+0x17a>
 800a7c2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a7c6:	4632      	mov	r2, r6
 800a7c8:	4650      	mov	r0, sl
 800a7ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a7ce:	f105 39ff 	add.w	r9, r5, #4294967295
 800a7d2:	4798      	blx	r3
 800a7d4:	464d      	mov	r5, r9
 800a7d6:	42bd      	cmp	r5, r7
 800a7d8:	d028      	beq.n	800a82c <_scanf_i+0x1d0>
 800a7da:	6822      	ldr	r2, [r4, #0]
 800a7dc:	f012 0210 	ands.w	r2, r2, #16
 800a7e0:	d113      	bne.n	800a80a <_scanf_i+0x1ae>
 800a7e2:	702a      	strb	r2, [r5, #0]
 800a7e4:	4639      	mov	r1, r7
 800a7e6:	6863      	ldr	r3, [r4, #4]
 800a7e8:	4650      	mov	r0, sl
 800a7ea:	9e01      	ldr	r6, [sp, #4]
 800a7ec:	47b0      	blx	r6
 800a7ee:	f8d8 3000 	ldr.w	r3, [r8]
 800a7f2:	6821      	ldr	r1, [r4, #0]
 800a7f4:	1d1a      	adds	r2, r3, #4
 800a7f6:	f8c8 2000 	str.w	r2, [r8]
 800a7fa:	f011 0f20 	tst.w	r1, #32
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	d00f      	beq.n	800a822 <_scanf_i+0x1c6>
 800a802:	6018      	str	r0, [r3, #0]
 800a804:	68e3      	ldr	r3, [r4, #12]
 800a806:	3301      	adds	r3, #1
 800a808:	60e3      	str	r3, [r4, #12]
 800a80a:	2000      	movs	r0, #0
 800a80c:	6923      	ldr	r3, [r4, #16]
 800a80e:	1bed      	subs	r5, r5, r7
 800a810:	445d      	add	r5, fp
 800a812:	442b      	add	r3, r5
 800a814:	6123      	str	r3, [r4, #16]
 800a816:	b007      	add	sp, #28
 800a818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a81c:	f04f 0b00 	mov.w	fp, #0
 800a820:	e7ca      	b.n	800a7b8 <_scanf_i+0x15c>
 800a822:	07ca      	lsls	r2, r1, #31
 800a824:	bf4c      	ite	mi
 800a826:	8018      	strhmi	r0, [r3, #0]
 800a828:	6018      	strpl	r0, [r3, #0]
 800a82a:	e7eb      	b.n	800a804 <_scanf_i+0x1a8>
 800a82c:	2001      	movs	r0, #1
 800a82e:	e7f2      	b.n	800a816 <_scanf_i+0x1ba>
 800a830:	0800ccc8 	.word	0x0800ccc8
 800a834:	08009c39 	.word	0x08009c39
 800a838:	0800bc35 	.word	0x0800bc35
 800a83c:	0800ce49 	.word	0x0800ce49

0800a840 <__sflush_r>:
 800a840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a846:	0716      	lsls	r6, r2, #28
 800a848:	4605      	mov	r5, r0
 800a84a:	460c      	mov	r4, r1
 800a84c:	d454      	bmi.n	800a8f8 <__sflush_r+0xb8>
 800a84e:	684b      	ldr	r3, [r1, #4]
 800a850:	2b00      	cmp	r3, #0
 800a852:	dc02      	bgt.n	800a85a <__sflush_r+0x1a>
 800a854:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a856:	2b00      	cmp	r3, #0
 800a858:	dd48      	ble.n	800a8ec <__sflush_r+0xac>
 800a85a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a85c:	2e00      	cmp	r6, #0
 800a85e:	d045      	beq.n	800a8ec <__sflush_r+0xac>
 800a860:	2300      	movs	r3, #0
 800a862:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a866:	682f      	ldr	r7, [r5, #0]
 800a868:	6a21      	ldr	r1, [r4, #32]
 800a86a:	602b      	str	r3, [r5, #0]
 800a86c:	d030      	beq.n	800a8d0 <__sflush_r+0x90>
 800a86e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a870:	89a3      	ldrh	r3, [r4, #12]
 800a872:	0759      	lsls	r1, r3, #29
 800a874:	d505      	bpl.n	800a882 <__sflush_r+0x42>
 800a876:	6863      	ldr	r3, [r4, #4]
 800a878:	1ad2      	subs	r2, r2, r3
 800a87a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a87c:	b10b      	cbz	r3, 800a882 <__sflush_r+0x42>
 800a87e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a880:	1ad2      	subs	r2, r2, r3
 800a882:	2300      	movs	r3, #0
 800a884:	4628      	mov	r0, r5
 800a886:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a888:	6a21      	ldr	r1, [r4, #32]
 800a88a:	47b0      	blx	r6
 800a88c:	1c43      	adds	r3, r0, #1
 800a88e:	89a3      	ldrh	r3, [r4, #12]
 800a890:	d106      	bne.n	800a8a0 <__sflush_r+0x60>
 800a892:	6829      	ldr	r1, [r5, #0]
 800a894:	291d      	cmp	r1, #29
 800a896:	d82b      	bhi.n	800a8f0 <__sflush_r+0xb0>
 800a898:	4a28      	ldr	r2, [pc, #160]	@ (800a93c <__sflush_r+0xfc>)
 800a89a:	40ca      	lsrs	r2, r1
 800a89c:	07d6      	lsls	r6, r2, #31
 800a89e:	d527      	bpl.n	800a8f0 <__sflush_r+0xb0>
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	6062      	str	r2, [r4, #4]
 800a8a4:	6922      	ldr	r2, [r4, #16]
 800a8a6:	04d9      	lsls	r1, r3, #19
 800a8a8:	6022      	str	r2, [r4, #0]
 800a8aa:	d504      	bpl.n	800a8b6 <__sflush_r+0x76>
 800a8ac:	1c42      	adds	r2, r0, #1
 800a8ae:	d101      	bne.n	800a8b4 <__sflush_r+0x74>
 800a8b0:	682b      	ldr	r3, [r5, #0]
 800a8b2:	b903      	cbnz	r3, 800a8b6 <__sflush_r+0x76>
 800a8b4:	6560      	str	r0, [r4, #84]	@ 0x54
 800a8b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8b8:	602f      	str	r7, [r5, #0]
 800a8ba:	b1b9      	cbz	r1, 800a8ec <__sflush_r+0xac>
 800a8bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8c0:	4299      	cmp	r1, r3
 800a8c2:	d002      	beq.n	800a8ca <__sflush_r+0x8a>
 800a8c4:	4628      	mov	r0, r5
 800a8c6:	f7fe fa3d 	bl	8008d44 <_free_r>
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8ce:	e00d      	b.n	800a8ec <__sflush_r+0xac>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	4628      	mov	r0, r5
 800a8d4:	47b0      	blx	r6
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	1c50      	adds	r0, r2, #1
 800a8da:	d1c9      	bne.n	800a870 <__sflush_r+0x30>
 800a8dc:	682b      	ldr	r3, [r5, #0]
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d0c6      	beq.n	800a870 <__sflush_r+0x30>
 800a8e2:	2b1d      	cmp	r3, #29
 800a8e4:	d001      	beq.n	800a8ea <__sflush_r+0xaa>
 800a8e6:	2b16      	cmp	r3, #22
 800a8e8:	d11d      	bne.n	800a926 <__sflush_r+0xe6>
 800a8ea:	602f      	str	r7, [r5, #0]
 800a8ec:	2000      	movs	r0, #0
 800a8ee:	e021      	b.n	800a934 <__sflush_r+0xf4>
 800a8f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8f4:	b21b      	sxth	r3, r3
 800a8f6:	e01a      	b.n	800a92e <__sflush_r+0xee>
 800a8f8:	690f      	ldr	r7, [r1, #16]
 800a8fa:	2f00      	cmp	r7, #0
 800a8fc:	d0f6      	beq.n	800a8ec <__sflush_r+0xac>
 800a8fe:	0793      	lsls	r3, r2, #30
 800a900:	bf18      	it	ne
 800a902:	2300      	movne	r3, #0
 800a904:	680e      	ldr	r6, [r1, #0]
 800a906:	bf08      	it	eq
 800a908:	694b      	ldreq	r3, [r1, #20]
 800a90a:	1bf6      	subs	r6, r6, r7
 800a90c:	600f      	str	r7, [r1, #0]
 800a90e:	608b      	str	r3, [r1, #8]
 800a910:	2e00      	cmp	r6, #0
 800a912:	ddeb      	ble.n	800a8ec <__sflush_r+0xac>
 800a914:	4633      	mov	r3, r6
 800a916:	463a      	mov	r2, r7
 800a918:	4628      	mov	r0, r5
 800a91a:	6a21      	ldr	r1, [r4, #32]
 800a91c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a920:	47e0      	blx	ip
 800a922:	2800      	cmp	r0, #0
 800a924:	dc07      	bgt.n	800a936 <__sflush_r+0xf6>
 800a926:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a92a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a92e:	f04f 30ff 	mov.w	r0, #4294967295
 800a932:	81a3      	strh	r3, [r4, #12]
 800a934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a936:	4407      	add	r7, r0
 800a938:	1a36      	subs	r6, r6, r0
 800a93a:	e7e9      	b.n	800a910 <__sflush_r+0xd0>
 800a93c:	20400001 	.word	0x20400001

0800a940 <_fflush_r>:
 800a940:	b538      	push	{r3, r4, r5, lr}
 800a942:	690b      	ldr	r3, [r1, #16]
 800a944:	4605      	mov	r5, r0
 800a946:	460c      	mov	r4, r1
 800a948:	b913      	cbnz	r3, 800a950 <_fflush_r+0x10>
 800a94a:	2500      	movs	r5, #0
 800a94c:	4628      	mov	r0, r5
 800a94e:	bd38      	pop	{r3, r4, r5, pc}
 800a950:	b118      	cbz	r0, 800a95a <_fflush_r+0x1a>
 800a952:	6a03      	ldr	r3, [r0, #32]
 800a954:	b90b      	cbnz	r3, 800a95a <_fflush_r+0x1a>
 800a956:	f7fd ff7d 	bl	8008854 <__sinit>
 800a95a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d0f3      	beq.n	800a94a <_fflush_r+0xa>
 800a962:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a964:	07d0      	lsls	r0, r2, #31
 800a966:	d404      	bmi.n	800a972 <_fflush_r+0x32>
 800a968:	0599      	lsls	r1, r3, #22
 800a96a:	d402      	bmi.n	800a972 <_fflush_r+0x32>
 800a96c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a96e:	f7fe f9b6 	bl	8008cde <__retarget_lock_acquire_recursive>
 800a972:	4628      	mov	r0, r5
 800a974:	4621      	mov	r1, r4
 800a976:	f7ff ff63 	bl	800a840 <__sflush_r>
 800a97a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a97c:	4605      	mov	r5, r0
 800a97e:	07da      	lsls	r2, r3, #31
 800a980:	d4e4      	bmi.n	800a94c <_fflush_r+0xc>
 800a982:	89a3      	ldrh	r3, [r4, #12]
 800a984:	059b      	lsls	r3, r3, #22
 800a986:	d4e1      	bmi.n	800a94c <_fflush_r+0xc>
 800a988:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a98a:	f7fe f9a9 	bl	8008ce0 <__retarget_lock_release_recursive>
 800a98e:	e7dd      	b.n	800a94c <_fflush_r+0xc>

0800a990 <fiprintf>:
 800a990:	b40e      	push	{r1, r2, r3}
 800a992:	b503      	push	{r0, r1, lr}
 800a994:	4601      	mov	r1, r0
 800a996:	ab03      	add	r3, sp, #12
 800a998:	4805      	ldr	r0, [pc, #20]	@ (800a9b0 <fiprintf+0x20>)
 800a99a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a99e:	6800      	ldr	r0, [r0, #0]
 800a9a0:	9301      	str	r3, [sp, #4]
 800a9a2:	f001 f97d 	bl	800bca0 <_vfiprintf_r>
 800a9a6:	b002      	add	sp, #8
 800a9a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9ac:	b003      	add	sp, #12
 800a9ae:	4770      	bx	lr
 800a9b0:	2000001c 	.word	0x2000001c

0800a9b4 <__sccl>:
 800a9b4:	b570      	push	{r4, r5, r6, lr}
 800a9b6:	780b      	ldrb	r3, [r1, #0]
 800a9b8:	4604      	mov	r4, r0
 800a9ba:	2b5e      	cmp	r3, #94	@ 0x5e
 800a9bc:	bf0b      	itete	eq
 800a9be:	784b      	ldrbeq	r3, [r1, #1]
 800a9c0:	1c4a      	addne	r2, r1, #1
 800a9c2:	1c8a      	addeq	r2, r1, #2
 800a9c4:	2100      	movne	r1, #0
 800a9c6:	bf08      	it	eq
 800a9c8:	2101      	moveq	r1, #1
 800a9ca:	3801      	subs	r0, #1
 800a9cc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800a9d0:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a9d4:	42a8      	cmp	r0, r5
 800a9d6:	d1fb      	bne.n	800a9d0 <__sccl+0x1c>
 800a9d8:	b90b      	cbnz	r3, 800a9de <__sccl+0x2a>
 800a9da:	1e50      	subs	r0, r2, #1
 800a9dc:	bd70      	pop	{r4, r5, r6, pc}
 800a9de:	f081 0101 	eor.w	r1, r1, #1
 800a9e2:	4610      	mov	r0, r2
 800a9e4:	54e1      	strb	r1, [r4, r3]
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a9ec:	2d2d      	cmp	r5, #45	@ 0x2d
 800a9ee:	d005      	beq.n	800a9fc <__sccl+0x48>
 800a9f0:	2d5d      	cmp	r5, #93	@ 0x5d
 800a9f2:	d016      	beq.n	800aa22 <__sccl+0x6e>
 800a9f4:	2d00      	cmp	r5, #0
 800a9f6:	d0f1      	beq.n	800a9dc <__sccl+0x28>
 800a9f8:	462b      	mov	r3, r5
 800a9fa:	e7f2      	b.n	800a9e2 <__sccl+0x2e>
 800a9fc:	7846      	ldrb	r6, [r0, #1]
 800a9fe:	2e5d      	cmp	r6, #93	@ 0x5d
 800aa00:	d0fa      	beq.n	800a9f8 <__sccl+0x44>
 800aa02:	42b3      	cmp	r3, r6
 800aa04:	dcf8      	bgt.n	800a9f8 <__sccl+0x44>
 800aa06:	461a      	mov	r2, r3
 800aa08:	3002      	adds	r0, #2
 800aa0a:	3201      	adds	r2, #1
 800aa0c:	4296      	cmp	r6, r2
 800aa0e:	54a1      	strb	r1, [r4, r2]
 800aa10:	dcfb      	bgt.n	800aa0a <__sccl+0x56>
 800aa12:	1af2      	subs	r2, r6, r3
 800aa14:	3a01      	subs	r2, #1
 800aa16:	42b3      	cmp	r3, r6
 800aa18:	bfa8      	it	ge
 800aa1a:	2200      	movge	r2, #0
 800aa1c:	1c5d      	adds	r5, r3, #1
 800aa1e:	18ab      	adds	r3, r5, r2
 800aa20:	e7e1      	b.n	800a9e6 <__sccl+0x32>
 800aa22:	4610      	mov	r0, r2
 800aa24:	e7da      	b.n	800a9dc <__sccl+0x28>

0800aa26 <__submore>:
 800aa26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa2a:	460c      	mov	r4, r1
 800aa2c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800aa2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa32:	4299      	cmp	r1, r3
 800aa34:	d11b      	bne.n	800aa6e <__submore+0x48>
 800aa36:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800aa3a:	f7fe f9f5 	bl	8008e28 <_malloc_r>
 800aa3e:	b918      	cbnz	r0, 800aa48 <__submore+0x22>
 800aa40:	f04f 30ff 	mov.w	r0, #4294967295
 800aa44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa4c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800aa4e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800aa52:	6360      	str	r0, [r4, #52]	@ 0x34
 800aa54:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800aa58:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800aa5c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800aa60:	7043      	strb	r3, [r0, #1]
 800aa62:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800aa66:	7003      	strb	r3, [r0, #0]
 800aa68:	6020      	str	r0, [r4, #0]
 800aa6a:	2000      	movs	r0, #0
 800aa6c:	e7ea      	b.n	800aa44 <__submore+0x1e>
 800aa6e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800aa70:	0077      	lsls	r7, r6, #1
 800aa72:	463a      	mov	r2, r7
 800aa74:	f001 f842 	bl	800bafc <_realloc_r>
 800aa78:	4605      	mov	r5, r0
 800aa7a:	2800      	cmp	r0, #0
 800aa7c:	d0e0      	beq.n	800aa40 <__submore+0x1a>
 800aa7e:	eb00 0806 	add.w	r8, r0, r6
 800aa82:	4601      	mov	r1, r0
 800aa84:	4632      	mov	r2, r6
 800aa86:	4640      	mov	r0, r8
 800aa88:	f7fe f92b 	bl	8008ce2 <memcpy>
 800aa8c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800aa90:	f8c4 8000 	str.w	r8, [r4]
 800aa94:	e7e9      	b.n	800aa6a <__submore+0x44>

0800aa96 <memmove>:
 800aa96:	4288      	cmp	r0, r1
 800aa98:	b510      	push	{r4, lr}
 800aa9a:	eb01 0402 	add.w	r4, r1, r2
 800aa9e:	d902      	bls.n	800aaa6 <memmove+0x10>
 800aaa0:	4284      	cmp	r4, r0
 800aaa2:	4623      	mov	r3, r4
 800aaa4:	d807      	bhi.n	800aab6 <memmove+0x20>
 800aaa6:	1e43      	subs	r3, r0, #1
 800aaa8:	42a1      	cmp	r1, r4
 800aaaa:	d008      	beq.n	800aabe <memmove+0x28>
 800aaac:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aab0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aab4:	e7f8      	b.n	800aaa8 <memmove+0x12>
 800aab6:	4601      	mov	r1, r0
 800aab8:	4402      	add	r2, r0
 800aaba:	428a      	cmp	r2, r1
 800aabc:	d100      	bne.n	800aac0 <memmove+0x2a>
 800aabe:	bd10      	pop	{r4, pc}
 800aac0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aac4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aac8:	e7f7      	b.n	800aaba <memmove+0x24>
	...

0800aacc <_sbrk_r>:
 800aacc:	b538      	push	{r3, r4, r5, lr}
 800aace:	2300      	movs	r3, #0
 800aad0:	4d05      	ldr	r5, [pc, #20]	@ (800aae8 <_sbrk_r+0x1c>)
 800aad2:	4604      	mov	r4, r0
 800aad4:	4608      	mov	r0, r1
 800aad6:	602b      	str	r3, [r5, #0]
 800aad8:	f7f7 fe68 	bl	80027ac <_sbrk>
 800aadc:	1c43      	adds	r3, r0, #1
 800aade:	d102      	bne.n	800aae6 <_sbrk_r+0x1a>
 800aae0:	682b      	ldr	r3, [r5, #0]
 800aae2:	b103      	cbz	r3, 800aae6 <_sbrk_r+0x1a>
 800aae4:	6023      	str	r3, [r4, #0]
 800aae6:	bd38      	pop	{r3, r4, r5, pc}
 800aae8:	20002104 	.word	0x20002104

0800aaec <memchr>:
 800aaec:	4603      	mov	r3, r0
 800aaee:	b510      	push	{r4, lr}
 800aaf0:	b2c9      	uxtb	r1, r1
 800aaf2:	4402      	add	r2, r0
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	d101      	bne.n	800aafe <memchr+0x12>
 800aafa:	2000      	movs	r0, #0
 800aafc:	e003      	b.n	800ab06 <memchr+0x1a>
 800aafe:	7804      	ldrb	r4, [r0, #0]
 800ab00:	3301      	adds	r3, #1
 800ab02:	428c      	cmp	r4, r1
 800ab04:	d1f6      	bne.n	800aaf4 <memchr+0x8>
 800ab06:	bd10      	pop	{r4, pc}

0800ab08 <nan>:
 800ab08:	2000      	movs	r0, #0
 800ab0a:	4901      	ldr	r1, [pc, #4]	@ (800ab10 <nan+0x8>)
 800ab0c:	4770      	bx	lr
 800ab0e:	bf00      	nop
 800ab10:	7ff80000 	.word	0x7ff80000

0800ab14 <abort>:
 800ab14:	2006      	movs	r0, #6
 800ab16:	b508      	push	{r3, lr}
 800ab18:	f001 fa96 	bl	800c048 <raise>
 800ab1c:	2001      	movs	r0, #1
 800ab1e:	f7f7 fdd0 	bl	80026c2 <_exit>

0800ab22 <rshift>:
 800ab22:	6903      	ldr	r3, [r0, #16]
 800ab24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab28:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ab2c:	f100 0414 	add.w	r4, r0, #20
 800ab30:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ab34:	dd46      	ble.n	800abc4 <rshift+0xa2>
 800ab36:	f011 011f 	ands.w	r1, r1, #31
 800ab3a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ab3e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ab42:	d10c      	bne.n	800ab5e <rshift+0x3c>
 800ab44:	4629      	mov	r1, r5
 800ab46:	f100 0710 	add.w	r7, r0, #16
 800ab4a:	42b1      	cmp	r1, r6
 800ab4c:	d335      	bcc.n	800abba <rshift+0x98>
 800ab4e:	1a9b      	subs	r3, r3, r2
 800ab50:	009b      	lsls	r3, r3, #2
 800ab52:	1eea      	subs	r2, r5, #3
 800ab54:	4296      	cmp	r6, r2
 800ab56:	bf38      	it	cc
 800ab58:	2300      	movcc	r3, #0
 800ab5a:	4423      	add	r3, r4
 800ab5c:	e015      	b.n	800ab8a <rshift+0x68>
 800ab5e:	46a1      	mov	r9, r4
 800ab60:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ab64:	f1c1 0820 	rsb	r8, r1, #32
 800ab68:	40cf      	lsrs	r7, r1
 800ab6a:	f105 0e04 	add.w	lr, r5, #4
 800ab6e:	4576      	cmp	r6, lr
 800ab70:	46f4      	mov	ip, lr
 800ab72:	d816      	bhi.n	800aba2 <rshift+0x80>
 800ab74:	1a9a      	subs	r2, r3, r2
 800ab76:	0092      	lsls	r2, r2, #2
 800ab78:	3a04      	subs	r2, #4
 800ab7a:	3501      	adds	r5, #1
 800ab7c:	42ae      	cmp	r6, r5
 800ab7e:	bf38      	it	cc
 800ab80:	2200      	movcc	r2, #0
 800ab82:	18a3      	adds	r3, r4, r2
 800ab84:	50a7      	str	r7, [r4, r2]
 800ab86:	b107      	cbz	r7, 800ab8a <rshift+0x68>
 800ab88:	3304      	adds	r3, #4
 800ab8a:	42a3      	cmp	r3, r4
 800ab8c:	eba3 0204 	sub.w	r2, r3, r4
 800ab90:	bf08      	it	eq
 800ab92:	2300      	moveq	r3, #0
 800ab94:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ab98:	6102      	str	r2, [r0, #16]
 800ab9a:	bf08      	it	eq
 800ab9c:	6143      	streq	r3, [r0, #20]
 800ab9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aba2:	f8dc c000 	ldr.w	ip, [ip]
 800aba6:	fa0c fc08 	lsl.w	ip, ip, r8
 800abaa:	ea4c 0707 	orr.w	r7, ip, r7
 800abae:	f849 7b04 	str.w	r7, [r9], #4
 800abb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800abb6:	40cf      	lsrs	r7, r1
 800abb8:	e7d9      	b.n	800ab6e <rshift+0x4c>
 800abba:	f851 cb04 	ldr.w	ip, [r1], #4
 800abbe:	f847 cf04 	str.w	ip, [r7, #4]!
 800abc2:	e7c2      	b.n	800ab4a <rshift+0x28>
 800abc4:	4623      	mov	r3, r4
 800abc6:	e7e0      	b.n	800ab8a <rshift+0x68>

0800abc8 <__hexdig_fun>:
 800abc8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800abcc:	2b09      	cmp	r3, #9
 800abce:	d802      	bhi.n	800abd6 <__hexdig_fun+0xe>
 800abd0:	3820      	subs	r0, #32
 800abd2:	b2c0      	uxtb	r0, r0
 800abd4:	4770      	bx	lr
 800abd6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800abda:	2b05      	cmp	r3, #5
 800abdc:	d801      	bhi.n	800abe2 <__hexdig_fun+0x1a>
 800abde:	3847      	subs	r0, #71	@ 0x47
 800abe0:	e7f7      	b.n	800abd2 <__hexdig_fun+0xa>
 800abe2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800abe6:	2b05      	cmp	r3, #5
 800abe8:	d801      	bhi.n	800abee <__hexdig_fun+0x26>
 800abea:	3827      	subs	r0, #39	@ 0x27
 800abec:	e7f1      	b.n	800abd2 <__hexdig_fun+0xa>
 800abee:	2000      	movs	r0, #0
 800abf0:	4770      	bx	lr
	...

0800abf4 <__gethex>:
 800abf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf8:	468a      	mov	sl, r1
 800abfa:	4690      	mov	r8, r2
 800abfc:	b085      	sub	sp, #20
 800abfe:	9302      	str	r3, [sp, #8]
 800ac00:	680b      	ldr	r3, [r1, #0]
 800ac02:	9001      	str	r0, [sp, #4]
 800ac04:	1c9c      	adds	r4, r3, #2
 800ac06:	46a1      	mov	r9, r4
 800ac08:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ac0c:	2830      	cmp	r0, #48	@ 0x30
 800ac0e:	d0fa      	beq.n	800ac06 <__gethex+0x12>
 800ac10:	eba9 0303 	sub.w	r3, r9, r3
 800ac14:	f1a3 0b02 	sub.w	fp, r3, #2
 800ac18:	f7ff ffd6 	bl	800abc8 <__hexdig_fun>
 800ac1c:	4605      	mov	r5, r0
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	d168      	bne.n	800acf4 <__gethex+0x100>
 800ac22:	2201      	movs	r2, #1
 800ac24:	4648      	mov	r0, r9
 800ac26:	499f      	ldr	r1, [pc, #636]	@ (800aea4 <__gethex+0x2b0>)
 800ac28:	f7fd fef2 	bl	8008a10 <strncmp>
 800ac2c:	4607      	mov	r7, r0
 800ac2e:	2800      	cmp	r0, #0
 800ac30:	d167      	bne.n	800ad02 <__gethex+0x10e>
 800ac32:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ac36:	4626      	mov	r6, r4
 800ac38:	f7ff ffc6 	bl	800abc8 <__hexdig_fun>
 800ac3c:	2800      	cmp	r0, #0
 800ac3e:	d062      	beq.n	800ad06 <__gethex+0x112>
 800ac40:	4623      	mov	r3, r4
 800ac42:	7818      	ldrb	r0, [r3, #0]
 800ac44:	4699      	mov	r9, r3
 800ac46:	2830      	cmp	r0, #48	@ 0x30
 800ac48:	f103 0301 	add.w	r3, r3, #1
 800ac4c:	d0f9      	beq.n	800ac42 <__gethex+0x4e>
 800ac4e:	f7ff ffbb 	bl	800abc8 <__hexdig_fun>
 800ac52:	fab0 f580 	clz	r5, r0
 800ac56:	f04f 0b01 	mov.w	fp, #1
 800ac5a:	096d      	lsrs	r5, r5, #5
 800ac5c:	464a      	mov	r2, r9
 800ac5e:	4616      	mov	r6, r2
 800ac60:	7830      	ldrb	r0, [r6, #0]
 800ac62:	3201      	adds	r2, #1
 800ac64:	f7ff ffb0 	bl	800abc8 <__hexdig_fun>
 800ac68:	2800      	cmp	r0, #0
 800ac6a:	d1f8      	bne.n	800ac5e <__gethex+0x6a>
 800ac6c:	2201      	movs	r2, #1
 800ac6e:	4630      	mov	r0, r6
 800ac70:	498c      	ldr	r1, [pc, #560]	@ (800aea4 <__gethex+0x2b0>)
 800ac72:	f7fd fecd 	bl	8008a10 <strncmp>
 800ac76:	2800      	cmp	r0, #0
 800ac78:	d13f      	bne.n	800acfa <__gethex+0x106>
 800ac7a:	b944      	cbnz	r4, 800ac8e <__gethex+0x9a>
 800ac7c:	1c74      	adds	r4, r6, #1
 800ac7e:	4622      	mov	r2, r4
 800ac80:	4616      	mov	r6, r2
 800ac82:	7830      	ldrb	r0, [r6, #0]
 800ac84:	3201      	adds	r2, #1
 800ac86:	f7ff ff9f 	bl	800abc8 <__hexdig_fun>
 800ac8a:	2800      	cmp	r0, #0
 800ac8c:	d1f8      	bne.n	800ac80 <__gethex+0x8c>
 800ac8e:	1ba4      	subs	r4, r4, r6
 800ac90:	00a7      	lsls	r7, r4, #2
 800ac92:	7833      	ldrb	r3, [r6, #0]
 800ac94:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ac98:	2b50      	cmp	r3, #80	@ 0x50
 800ac9a:	d13e      	bne.n	800ad1a <__gethex+0x126>
 800ac9c:	7873      	ldrb	r3, [r6, #1]
 800ac9e:	2b2b      	cmp	r3, #43	@ 0x2b
 800aca0:	d033      	beq.n	800ad0a <__gethex+0x116>
 800aca2:	2b2d      	cmp	r3, #45	@ 0x2d
 800aca4:	d034      	beq.n	800ad10 <__gethex+0x11c>
 800aca6:	2400      	movs	r4, #0
 800aca8:	1c71      	adds	r1, r6, #1
 800acaa:	7808      	ldrb	r0, [r1, #0]
 800acac:	f7ff ff8c 	bl	800abc8 <__hexdig_fun>
 800acb0:	1e43      	subs	r3, r0, #1
 800acb2:	b2db      	uxtb	r3, r3
 800acb4:	2b18      	cmp	r3, #24
 800acb6:	d830      	bhi.n	800ad1a <__gethex+0x126>
 800acb8:	f1a0 0210 	sub.w	r2, r0, #16
 800acbc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800acc0:	f7ff ff82 	bl	800abc8 <__hexdig_fun>
 800acc4:	f100 3cff 	add.w	ip, r0, #4294967295
 800acc8:	fa5f fc8c 	uxtb.w	ip, ip
 800accc:	f1bc 0f18 	cmp.w	ip, #24
 800acd0:	f04f 030a 	mov.w	r3, #10
 800acd4:	d91e      	bls.n	800ad14 <__gethex+0x120>
 800acd6:	b104      	cbz	r4, 800acda <__gethex+0xe6>
 800acd8:	4252      	negs	r2, r2
 800acda:	4417      	add	r7, r2
 800acdc:	f8ca 1000 	str.w	r1, [sl]
 800ace0:	b1ed      	cbz	r5, 800ad1e <__gethex+0x12a>
 800ace2:	f1bb 0f00 	cmp.w	fp, #0
 800ace6:	bf0c      	ite	eq
 800ace8:	2506      	moveq	r5, #6
 800acea:	2500      	movne	r5, #0
 800acec:	4628      	mov	r0, r5
 800acee:	b005      	add	sp, #20
 800acf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acf4:	2500      	movs	r5, #0
 800acf6:	462c      	mov	r4, r5
 800acf8:	e7b0      	b.n	800ac5c <__gethex+0x68>
 800acfa:	2c00      	cmp	r4, #0
 800acfc:	d1c7      	bne.n	800ac8e <__gethex+0x9a>
 800acfe:	4627      	mov	r7, r4
 800ad00:	e7c7      	b.n	800ac92 <__gethex+0x9e>
 800ad02:	464e      	mov	r6, r9
 800ad04:	462f      	mov	r7, r5
 800ad06:	2501      	movs	r5, #1
 800ad08:	e7c3      	b.n	800ac92 <__gethex+0x9e>
 800ad0a:	2400      	movs	r4, #0
 800ad0c:	1cb1      	adds	r1, r6, #2
 800ad0e:	e7cc      	b.n	800acaa <__gethex+0xb6>
 800ad10:	2401      	movs	r4, #1
 800ad12:	e7fb      	b.n	800ad0c <__gethex+0x118>
 800ad14:	fb03 0002 	mla	r0, r3, r2, r0
 800ad18:	e7ce      	b.n	800acb8 <__gethex+0xc4>
 800ad1a:	4631      	mov	r1, r6
 800ad1c:	e7de      	b.n	800acdc <__gethex+0xe8>
 800ad1e:	4629      	mov	r1, r5
 800ad20:	eba6 0309 	sub.w	r3, r6, r9
 800ad24:	3b01      	subs	r3, #1
 800ad26:	2b07      	cmp	r3, #7
 800ad28:	dc0a      	bgt.n	800ad40 <__gethex+0x14c>
 800ad2a:	9801      	ldr	r0, [sp, #4]
 800ad2c:	f000 fa46 	bl	800b1bc <_Balloc>
 800ad30:	4604      	mov	r4, r0
 800ad32:	b940      	cbnz	r0, 800ad46 <__gethex+0x152>
 800ad34:	4602      	mov	r2, r0
 800ad36:	21e4      	movs	r1, #228	@ 0xe4
 800ad38:	4b5b      	ldr	r3, [pc, #364]	@ (800aea8 <__gethex+0x2b4>)
 800ad3a:	485c      	ldr	r0, [pc, #368]	@ (800aeac <__gethex+0x2b8>)
 800ad3c:	f7fd ffe4 	bl	8008d08 <__assert_func>
 800ad40:	3101      	adds	r1, #1
 800ad42:	105b      	asrs	r3, r3, #1
 800ad44:	e7ef      	b.n	800ad26 <__gethex+0x132>
 800ad46:	2300      	movs	r3, #0
 800ad48:	f100 0a14 	add.w	sl, r0, #20
 800ad4c:	4655      	mov	r5, sl
 800ad4e:	469b      	mov	fp, r3
 800ad50:	45b1      	cmp	r9, r6
 800ad52:	d337      	bcc.n	800adc4 <__gethex+0x1d0>
 800ad54:	f845 bb04 	str.w	fp, [r5], #4
 800ad58:	eba5 050a 	sub.w	r5, r5, sl
 800ad5c:	10ad      	asrs	r5, r5, #2
 800ad5e:	6125      	str	r5, [r4, #16]
 800ad60:	4658      	mov	r0, fp
 800ad62:	f000 fb1d 	bl	800b3a0 <__hi0bits>
 800ad66:	016d      	lsls	r5, r5, #5
 800ad68:	f8d8 6000 	ldr.w	r6, [r8]
 800ad6c:	1a2d      	subs	r5, r5, r0
 800ad6e:	42b5      	cmp	r5, r6
 800ad70:	dd54      	ble.n	800ae1c <__gethex+0x228>
 800ad72:	1bad      	subs	r5, r5, r6
 800ad74:	4629      	mov	r1, r5
 800ad76:	4620      	mov	r0, r4
 800ad78:	f000 fe9f 	bl	800baba <__any_on>
 800ad7c:	4681      	mov	r9, r0
 800ad7e:	b178      	cbz	r0, 800ada0 <__gethex+0x1ac>
 800ad80:	f04f 0901 	mov.w	r9, #1
 800ad84:	1e6b      	subs	r3, r5, #1
 800ad86:	1159      	asrs	r1, r3, #5
 800ad88:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ad8c:	f003 021f 	and.w	r2, r3, #31
 800ad90:	fa09 f202 	lsl.w	r2, r9, r2
 800ad94:	420a      	tst	r2, r1
 800ad96:	d003      	beq.n	800ada0 <__gethex+0x1ac>
 800ad98:	454b      	cmp	r3, r9
 800ad9a:	dc36      	bgt.n	800ae0a <__gethex+0x216>
 800ad9c:	f04f 0902 	mov.w	r9, #2
 800ada0:	4629      	mov	r1, r5
 800ada2:	4620      	mov	r0, r4
 800ada4:	f7ff febd 	bl	800ab22 <rshift>
 800ada8:	442f      	add	r7, r5
 800adaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800adae:	42bb      	cmp	r3, r7
 800adb0:	da42      	bge.n	800ae38 <__gethex+0x244>
 800adb2:	4621      	mov	r1, r4
 800adb4:	9801      	ldr	r0, [sp, #4]
 800adb6:	f000 fa41 	bl	800b23c <_Bfree>
 800adba:	2300      	movs	r3, #0
 800adbc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800adbe:	25a3      	movs	r5, #163	@ 0xa3
 800adc0:	6013      	str	r3, [r2, #0]
 800adc2:	e793      	b.n	800acec <__gethex+0xf8>
 800adc4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800adc8:	2a2e      	cmp	r2, #46	@ 0x2e
 800adca:	d012      	beq.n	800adf2 <__gethex+0x1fe>
 800adcc:	2b20      	cmp	r3, #32
 800adce:	d104      	bne.n	800adda <__gethex+0x1e6>
 800add0:	f845 bb04 	str.w	fp, [r5], #4
 800add4:	f04f 0b00 	mov.w	fp, #0
 800add8:	465b      	mov	r3, fp
 800adda:	7830      	ldrb	r0, [r6, #0]
 800addc:	9303      	str	r3, [sp, #12]
 800adde:	f7ff fef3 	bl	800abc8 <__hexdig_fun>
 800ade2:	9b03      	ldr	r3, [sp, #12]
 800ade4:	f000 000f 	and.w	r0, r0, #15
 800ade8:	4098      	lsls	r0, r3
 800adea:	ea4b 0b00 	orr.w	fp, fp, r0
 800adee:	3304      	adds	r3, #4
 800adf0:	e7ae      	b.n	800ad50 <__gethex+0x15c>
 800adf2:	45b1      	cmp	r9, r6
 800adf4:	d8ea      	bhi.n	800adcc <__gethex+0x1d8>
 800adf6:	2201      	movs	r2, #1
 800adf8:	4630      	mov	r0, r6
 800adfa:	492a      	ldr	r1, [pc, #168]	@ (800aea4 <__gethex+0x2b0>)
 800adfc:	9303      	str	r3, [sp, #12]
 800adfe:	f7fd fe07 	bl	8008a10 <strncmp>
 800ae02:	9b03      	ldr	r3, [sp, #12]
 800ae04:	2800      	cmp	r0, #0
 800ae06:	d1e1      	bne.n	800adcc <__gethex+0x1d8>
 800ae08:	e7a2      	b.n	800ad50 <__gethex+0x15c>
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	1ea9      	subs	r1, r5, #2
 800ae0e:	f000 fe54 	bl	800baba <__any_on>
 800ae12:	2800      	cmp	r0, #0
 800ae14:	d0c2      	beq.n	800ad9c <__gethex+0x1a8>
 800ae16:	f04f 0903 	mov.w	r9, #3
 800ae1a:	e7c1      	b.n	800ada0 <__gethex+0x1ac>
 800ae1c:	da09      	bge.n	800ae32 <__gethex+0x23e>
 800ae1e:	1b75      	subs	r5, r6, r5
 800ae20:	4621      	mov	r1, r4
 800ae22:	462a      	mov	r2, r5
 800ae24:	9801      	ldr	r0, [sp, #4]
 800ae26:	f000 fc19 	bl	800b65c <__lshift>
 800ae2a:	4604      	mov	r4, r0
 800ae2c:	1b7f      	subs	r7, r7, r5
 800ae2e:	f100 0a14 	add.w	sl, r0, #20
 800ae32:	f04f 0900 	mov.w	r9, #0
 800ae36:	e7b8      	b.n	800adaa <__gethex+0x1b6>
 800ae38:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ae3c:	42bd      	cmp	r5, r7
 800ae3e:	dd6f      	ble.n	800af20 <__gethex+0x32c>
 800ae40:	1bed      	subs	r5, r5, r7
 800ae42:	42ae      	cmp	r6, r5
 800ae44:	dc34      	bgt.n	800aeb0 <__gethex+0x2bc>
 800ae46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ae4a:	2b02      	cmp	r3, #2
 800ae4c:	d022      	beq.n	800ae94 <__gethex+0x2a0>
 800ae4e:	2b03      	cmp	r3, #3
 800ae50:	d024      	beq.n	800ae9c <__gethex+0x2a8>
 800ae52:	2b01      	cmp	r3, #1
 800ae54:	d115      	bne.n	800ae82 <__gethex+0x28e>
 800ae56:	42ae      	cmp	r6, r5
 800ae58:	d113      	bne.n	800ae82 <__gethex+0x28e>
 800ae5a:	2e01      	cmp	r6, #1
 800ae5c:	d10b      	bne.n	800ae76 <__gethex+0x282>
 800ae5e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ae62:	9a02      	ldr	r2, [sp, #8]
 800ae64:	2562      	movs	r5, #98	@ 0x62
 800ae66:	6013      	str	r3, [r2, #0]
 800ae68:	2301      	movs	r3, #1
 800ae6a:	6123      	str	r3, [r4, #16]
 800ae6c:	f8ca 3000 	str.w	r3, [sl]
 800ae70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae72:	601c      	str	r4, [r3, #0]
 800ae74:	e73a      	b.n	800acec <__gethex+0xf8>
 800ae76:	4620      	mov	r0, r4
 800ae78:	1e71      	subs	r1, r6, #1
 800ae7a:	f000 fe1e 	bl	800baba <__any_on>
 800ae7e:	2800      	cmp	r0, #0
 800ae80:	d1ed      	bne.n	800ae5e <__gethex+0x26a>
 800ae82:	4621      	mov	r1, r4
 800ae84:	9801      	ldr	r0, [sp, #4]
 800ae86:	f000 f9d9 	bl	800b23c <_Bfree>
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae8e:	2550      	movs	r5, #80	@ 0x50
 800ae90:	6013      	str	r3, [r2, #0]
 800ae92:	e72b      	b.n	800acec <__gethex+0xf8>
 800ae94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d1f3      	bne.n	800ae82 <__gethex+0x28e>
 800ae9a:	e7e0      	b.n	800ae5e <__gethex+0x26a>
 800ae9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d1dd      	bne.n	800ae5e <__gethex+0x26a>
 800aea2:	e7ee      	b.n	800ae82 <__gethex+0x28e>
 800aea4:	0800cdf8 	.word	0x0800cdf8
 800aea8:	0800ce5c 	.word	0x0800ce5c
 800aeac:	0800ce6d 	.word	0x0800ce6d
 800aeb0:	1e6f      	subs	r7, r5, #1
 800aeb2:	f1b9 0f00 	cmp.w	r9, #0
 800aeb6:	d130      	bne.n	800af1a <__gethex+0x326>
 800aeb8:	b127      	cbz	r7, 800aec4 <__gethex+0x2d0>
 800aeba:	4639      	mov	r1, r7
 800aebc:	4620      	mov	r0, r4
 800aebe:	f000 fdfc 	bl	800baba <__any_on>
 800aec2:	4681      	mov	r9, r0
 800aec4:	2301      	movs	r3, #1
 800aec6:	4629      	mov	r1, r5
 800aec8:	1b76      	subs	r6, r6, r5
 800aeca:	2502      	movs	r5, #2
 800aecc:	117a      	asrs	r2, r7, #5
 800aece:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aed2:	f007 071f 	and.w	r7, r7, #31
 800aed6:	40bb      	lsls	r3, r7
 800aed8:	4213      	tst	r3, r2
 800aeda:	4620      	mov	r0, r4
 800aedc:	bf18      	it	ne
 800aede:	f049 0902 	orrne.w	r9, r9, #2
 800aee2:	f7ff fe1e 	bl	800ab22 <rshift>
 800aee6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aeea:	f1b9 0f00 	cmp.w	r9, #0
 800aeee:	d047      	beq.n	800af80 <__gethex+0x38c>
 800aef0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aef4:	2b02      	cmp	r3, #2
 800aef6:	d015      	beq.n	800af24 <__gethex+0x330>
 800aef8:	2b03      	cmp	r3, #3
 800aefa:	d017      	beq.n	800af2c <__gethex+0x338>
 800aefc:	2b01      	cmp	r3, #1
 800aefe:	d109      	bne.n	800af14 <__gethex+0x320>
 800af00:	f019 0f02 	tst.w	r9, #2
 800af04:	d006      	beq.n	800af14 <__gethex+0x320>
 800af06:	f8da 3000 	ldr.w	r3, [sl]
 800af0a:	ea49 0903 	orr.w	r9, r9, r3
 800af0e:	f019 0f01 	tst.w	r9, #1
 800af12:	d10e      	bne.n	800af32 <__gethex+0x33e>
 800af14:	f045 0510 	orr.w	r5, r5, #16
 800af18:	e032      	b.n	800af80 <__gethex+0x38c>
 800af1a:	f04f 0901 	mov.w	r9, #1
 800af1e:	e7d1      	b.n	800aec4 <__gethex+0x2d0>
 800af20:	2501      	movs	r5, #1
 800af22:	e7e2      	b.n	800aeea <__gethex+0x2f6>
 800af24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af26:	f1c3 0301 	rsb	r3, r3, #1
 800af2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800af2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d0f0      	beq.n	800af14 <__gethex+0x320>
 800af32:	f04f 0c00 	mov.w	ip, #0
 800af36:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800af3a:	f104 0314 	add.w	r3, r4, #20
 800af3e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800af42:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800af46:	4618      	mov	r0, r3
 800af48:	f853 2b04 	ldr.w	r2, [r3], #4
 800af4c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800af50:	d01b      	beq.n	800af8a <__gethex+0x396>
 800af52:	3201      	adds	r2, #1
 800af54:	6002      	str	r2, [r0, #0]
 800af56:	2d02      	cmp	r5, #2
 800af58:	f104 0314 	add.w	r3, r4, #20
 800af5c:	d13c      	bne.n	800afd8 <__gethex+0x3e4>
 800af5e:	f8d8 2000 	ldr.w	r2, [r8]
 800af62:	3a01      	subs	r2, #1
 800af64:	42b2      	cmp	r2, r6
 800af66:	d109      	bne.n	800af7c <__gethex+0x388>
 800af68:	2201      	movs	r2, #1
 800af6a:	1171      	asrs	r1, r6, #5
 800af6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800af70:	f006 061f 	and.w	r6, r6, #31
 800af74:	fa02 f606 	lsl.w	r6, r2, r6
 800af78:	421e      	tst	r6, r3
 800af7a:	d13a      	bne.n	800aff2 <__gethex+0x3fe>
 800af7c:	f045 0520 	orr.w	r5, r5, #32
 800af80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af82:	601c      	str	r4, [r3, #0]
 800af84:	9b02      	ldr	r3, [sp, #8]
 800af86:	601f      	str	r7, [r3, #0]
 800af88:	e6b0      	b.n	800acec <__gethex+0xf8>
 800af8a:	4299      	cmp	r1, r3
 800af8c:	f843 cc04 	str.w	ip, [r3, #-4]
 800af90:	d8d9      	bhi.n	800af46 <__gethex+0x352>
 800af92:	68a3      	ldr	r3, [r4, #8]
 800af94:	459b      	cmp	fp, r3
 800af96:	db17      	blt.n	800afc8 <__gethex+0x3d4>
 800af98:	6861      	ldr	r1, [r4, #4]
 800af9a:	9801      	ldr	r0, [sp, #4]
 800af9c:	3101      	adds	r1, #1
 800af9e:	f000 f90d 	bl	800b1bc <_Balloc>
 800afa2:	4681      	mov	r9, r0
 800afa4:	b918      	cbnz	r0, 800afae <__gethex+0x3ba>
 800afa6:	4602      	mov	r2, r0
 800afa8:	2184      	movs	r1, #132	@ 0x84
 800afaa:	4b19      	ldr	r3, [pc, #100]	@ (800b010 <__gethex+0x41c>)
 800afac:	e6c5      	b.n	800ad3a <__gethex+0x146>
 800afae:	6922      	ldr	r2, [r4, #16]
 800afb0:	f104 010c 	add.w	r1, r4, #12
 800afb4:	3202      	adds	r2, #2
 800afb6:	0092      	lsls	r2, r2, #2
 800afb8:	300c      	adds	r0, #12
 800afba:	f7fd fe92 	bl	8008ce2 <memcpy>
 800afbe:	4621      	mov	r1, r4
 800afc0:	9801      	ldr	r0, [sp, #4]
 800afc2:	f000 f93b 	bl	800b23c <_Bfree>
 800afc6:	464c      	mov	r4, r9
 800afc8:	6923      	ldr	r3, [r4, #16]
 800afca:	1c5a      	adds	r2, r3, #1
 800afcc:	6122      	str	r2, [r4, #16]
 800afce:	2201      	movs	r2, #1
 800afd0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800afd4:	615a      	str	r2, [r3, #20]
 800afd6:	e7be      	b.n	800af56 <__gethex+0x362>
 800afd8:	6922      	ldr	r2, [r4, #16]
 800afda:	455a      	cmp	r2, fp
 800afdc:	dd0b      	ble.n	800aff6 <__gethex+0x402>
 800afde:	2101      	movs	r1, #1
 800afe0:	4620      	mov	r0, r4
 800afe2:	f7ff fd9e 	bl	800ab22 <rshift>
 800afe6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800afea:	3701      	adds	r7, #1
 800afec:	42bb      	cmp	r3, r7
 800afee:	f6ff aee0 	blt.w	800adb2 <__gethex+0x1be>
 800aff2:	2501      	movs	r5, #1
 800aff4:	e7c2      	b.n	800af7c <__gethex+0x388>
 800aff6:	f016 061f 	ands.w	r6, r6, #31
 800affa:	d0fa      	beq.n	800aff2 <__gethex+0x3fe>
 800affc:	4453      	add	r3, sl
 800affe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b002:	f000 f9cd 	bl	800b3a0 <__hi0bits>
 800b006:	f1c6 0620 	rsb	r6, r6, #32
 800b00a:	42b0      	cmp	r0, r6
 800b00c:	dbe7      	blt.n	800afde <__gethex+0x3ea>
 800b00e:	e7f0      	b.n	800aff2 <__gethex+0x3fe>
 800b010:	0800ce5c 	.word	0x0800ce5c

0800b014 <L_shift>:
 800b014:	f1c2 0208 	rsb	r2, r2, #8
 800b018:	0092      	lsls	r2, r2, #2
 800b01a:	b570      	push	{r4, r5, r6, lr}
 800b01c:	f1c2 0620 	rsb	r6, r2, #32
 800b020:	6843      	ldr	r3, [r0, #4]
 800b022:	6804      	ldr	r4, [r0, #0]
 800b024:	fa03 f506 	lsl.w	r5, r3, r6
 800b028:	432c      	orrs	r4, r5
 800b02a:	40d3      	lsrs	r3, r2
 800b02c:	6004      	str	r4, [r0, #0]
 800b02e:	f840 3f04 	str.w	r3, [r0, #4]!
 800b032:	4288      	cmp	r0, r1
 800b034:	d3f4      	bcc.n	800b020 <L_shift+0xc>
 800b036:	bd70      	pop	{r4, r5, r6, pc}

0800b038 <__match>:
 800b038:	b530      	push	{r4, r5, lr}
 800b03a:	6803      	ldr	r3, [r0, #0]
 800b03c:	3301      	adds	r3, #1
 800b03e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b042:	b914      	cbnz	r4, 800b04a <__match+0x12>
 800b044:	6003      	str	r3, [r0, #0]
 800b046:	2001      	movs	r0, #1
 800b048:	bd30      	pop	{r4, r5, pc}
 800b04a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b04e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b052:	2d19      	cmp	r5, #25
 800b054:	bf98      	it	ls
 800b056:	3220      	addls	r2, #32
 800b058:	42a2      	cmp	r2, r4
 800b05a:	d0f0      	beq.n	800b03e <__match+0x6>
 800b05c:	2000      	movs	r0, #0
 800b05e:	e7f3      	b.n	800b048 <__match+0x10>

0800b060 <__hexnan>:
 800b060:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b064:	2500      	movs	r5, #0
 800b066:	680b      	ldr	r3, [r1, #0]
 800b068:	4682      	mov	sl, r0
 800b06a:	115e      	asrs	r6, r3, #5
 800b06c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b070:	f013 031f 	ands.w	r3, r3, #31
 800b074:	bf18      	it	ne
 800b076:	3604      	addne	r6, #4
 800b078:	1f37      	subs	r7, r6, #4
 800b07a:	4690      	mov	r8, r2
 800b07c:	46b9      	mov	r9, r7
 800b07e:	463c      	mov	r4, r7
 800b080:	46ab      	mov	fp, r5
 800b082:	b087      	sub	sp, #28
 800b084:	6801      	ldr	r1, [r0, #0]
 800b086:	9301      	str	r3, [sp, #4]
 800b088:	f846 5c04 	str.w	r5, [r6, #-4]
 800b08c:	9502      	str	r5, [sp, #8]
 800b08e:	784a      	ldrb	r2, [r1, #1]
 800b090:	1c4b      	adds	r3, r1, #1
 800b092:	9303      	str	r3, [sp, #12]
 800b094:	b342      	cbz	r2, 800b0e8 <__hexnan+0x88>
 800b096:	4610      	mov	r0, r2
 800b098:	9105      	str	r1, [sp, #20]
 800b09a:	9204      	str	r2, [sp, #16]
 800b09c:	f7ff fd94 	bl	800abc8 <__hexdig_fun>
 800b0a0:	2800      	cmp	r0, #0
 800b0a2:	d151      	bne.n	800b148 <__hexnan+0xe8>
 800b0a4:	9a04      	ldr	r2, [sp, #16]
 800b0a6:	9905      	ldr	r1, [sp, #20]
 800b0a8:	2a20      	cmp	r2, #32
 800b0aa:	d818      	bhi.n	800b0de <__hexnan+0x7e>
 800b0ac:	9b02      	ldr	r3, [sp, #8]
 800b0ae:	459b      	cmp	fp, r3
 800b0b0:	dd13      	ble.n	800b0da <__hexnan+0x7a>
 800b0b2:	454c      	cmp	r4, r9
 800b0b4:	d206      	bcs.n	800b0c4 <__hexnan+0x64>
 800b0b6:	2d07      	cmp	r5, #7
 800b0b8:	dc04      	bgt.n	800b0c4 <__hexnan+0x64>
 800b0ba:	462a      	mov	r2, r5
 800b0bc:	4649      	mov	r1, r9
 800b0be:	4620      	mov	r0, r4
 800b0c0:	f7ff ffa8 	bl	800b014 <L_shift>
 800b0c4:	4544      	cmp	r4, r8
 800b0c6:	d952      	bls.n	800b16e <__hexnan+0x10e>
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	f1a4 0904 	sub.w	r9, r4, #4
 800b0ce:	f844 3c04 	str.w	r3, [r4, #-4]
 800b0d2:	461d      	mov	r5, r3
 800b0d4:	464c      	mov	r4, r9
 800b0d6:	f8cd b008 	str.w	fp, [sp, #8]
 800b0da:	9903      	ldr	r1, [sp, #12]
 800b0dc:	e7d7      	b.n	800b08e <__hexnan+0x2e>
 800b0de:	2a29      	cmp	r2, #41	@ 0x29
 800b0e0:	d157      	bne.n	800b192 <__hexnan+0x132>
 800b0e2:	3102      	adds	r1, #2
 800b0e4:	f8ca 1000 	str.w	r1, [sl]
 800b0e8:	f1bb 0f00 	cmp.w	fp, #0
 800b0ec:	d051      	beq.n	800b192 <__hexnan+0x132>
 800b0ee:	454c      	cmp	r4, r9
 800b0f0:	d206      	bcs.n	800b100 <__hexnan+0xa0>
 800b0f2:	2d07      	cmp	r5, #7
 800b0f4:	dc04      	bgt.n	800b100 <__hexnan+0xa0>
 800b0f6:	462a      	mov	r2, r5
 800b0f8:	4649      	mov	r1, r9
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	f7ff ff8a 	bl	800b014 <L_shift>
 800b100:	4544      	cmp	r4, r8
 800b102:	d936      	bls.n	800b172 <__hexnan+0x112>
 800b104:	4623      	mov	r3, r4
 800b106:	f1a8 0204 	sub.w	r2, r8, #4
 800b10a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b10e:	429f      	cmp	r7, r3
 800b110:	f842 1f04 	str.w	r1, [r2, #4]!
 800b114:	d2f9      	bcs.n	800b10a <__hexnan+0xaa>
 800b116:	1b3b      	subs	r3, r7, r4
 800b118:	f023 0303 	bic.w	r3, r3, #3
 800b11c:	3304      	adds	r3, #4
 800b11e:	3401      	adds	r4, #1
 800b120:	3e03      	subs	r6, #3
 800b122:	42b4      	cmp	r4, r6
 800b124:	bf88      	it	hi
 800b126:	2304      	movhi	r3, #4
 800b128:	2200      	movs	r2, #0
 800b12a:	4443      	add	r3, r8
 800b12c:	f843 2b04 	str.w	r2, [r3], #4
 800b130:	429f      	cmp	r7, r3
 800b132:	d2fb      	bcs.n	800b12c <__hexnan+0xcc>
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	b91b      	cbnz	r3, 800b140 <__hexnan+0xe0>
 800b138:	4547      	cmp	r7, r8
 800b13a:	d128      	bne.n	800b18e <__hexnan+0x12e>
 800b13c:	2301      	movs	r3, #1
 800b13e:	603b      	str	r3, [r7, #0]
 800b140:	2005      	movs	r0, #5
 800b142:	b007      	add	sp, #28
 800b144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b148:	3501      	adds	r5, #1
 800b14a:	2d08      	cmp	r5, #8
 800b14c:	f10b 0b01 	add.w	fp, fp, #1
 800b150:	dd06      	ble.n	800b160 <__hexnan+0x100>
 800b152:	4544      	cmp	r4, r8
 800b154:	d9c1      	bls.n	800b0da <__hexnan+0x7a>
 800b156:	2300      	movs	r3, #0
 800b158:	2501      	movs	r5, #1
 800b15a:	f844 3c04 	str.w	r3, [r4, #-4]
 800b15e:	3c04      	subs	r4, #4
 800b160:	6822      	ldr	r2, [r4, #0]
 800b162:	f000 000f 	and.w	r0, r0, #15
 800b166:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b16a:	6020      	str	r0, [r4, #0]
 800b16c:	e7b5      	b.n	800b0da <__hexnan+0x7a>
 800b16e:	2508      	movs	r5, #8
 800b170:	e7b3      	b.n	800b0da <__hexnan+0x7a>
 800b172:	9b01      	ldr	r3, [sp, #4]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d0dd      	beq.n	800b134 <__hexnan+0xd4>
 800b178:	f04f 32ff 	mov.w	r2, #4294967295
 800b17c:	f1c3 0320 	rsb	r3, r3, #32
 800b180:	40da      	lsrs	r2, r3
 800b182:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b186:	4013      	ands	r3, r2
 800b188:	f846 3c04 	str.w	r3, [r6, #-4]
 800b18c:	e7d2      	b.n	800b134 <__hexnan+0xd4>
 800b18e:	3f04      	subs	r7, #4
 800b190:	e7d0      	b.n	800b134 <__hexnan+0xd4>
 800b192:	2004      	movs	r0, #4
 800b194:	e7d5      	b.n	800b142 <__hexnan+0xe2>

0800b196 <__ascii_mbtowc>:
 800b196:	b082      	sub	sp, #8
 800b198:	b901      	cbnz	r1, 800b19c <__ascii_mbtowc+0x6>
 800b19a:	a901      	add	r1, sp, #4
 800b19c:	b142      	cbz	r2, 800b1b0 <__ascii_mbtowc+0x1a>
 800b19e:	b14b      	cbz	r3, 800b1b4 <__ascii_mbtowc+0x1e>
 800b1a0:	7813      	ldrb	r3, [r2, #0]
 800b1a2:	600b      	str	r3, [r1, #0]
 800b1a4:	7812      	ldrb	r2, [r2, #0]
 800b1a6:	1e10      	subs	r0, r2, #0
 800b1a8:	bf18      	it	ne
 800b1aa:	2001      	movne	r0, #1
 800b1ac:	b002      	add	sp, #8
 800b1ae:	4770      	bx	lr
 800b1b0:	4610      	mov	r0, r2
 800b1b2:	e7fb      	b.n	800b1ac <__ascii_mbtowc+0x16>
 800b1b4:	f06f 0001 	mvn.w	r0, #1
 800b1b8:	e7f8      	b.n	800b1ac <__ascii_mbtowc+0x16>
	...

0800b1bc <_Balloc>:
 800b1bc:	b570      	push	{r4, r5, r6, lr}
 800b1be:	69c6      	ldr	r6, [r0, #28]
 800b1c0:	4604      	mov	r4, r0
 800b1c2:	460d      	mov	r5, r1
 800b1c4:	b976      	cbnz	r6, 800b1e4 <_Balloc+0x28>
 800b1c6:	2010      	movs	r0, #16
 800b1c8:	f7fd fe04 	bl	8008dd4 <malloc>
 800b1cc:	4602      	mov	r2, r0
 800b1ce:	61e0      	str	r0, [r4, #28]
 800b1d0:	b920      	cbnz	r0, 800b1dc <_Balloc+0x20>
 800b1d2:	216b      	movs	r1, #107	@ 0x6b
 800b1d4:	4b17      	ldr	r3, [pc, #92]	@ (800b234 <_Balloc+0x78>)
 800b1d6:	4818      	ldr	r0, [pc, #96]	@ (800b238 <_Balloc+0x7c>)
 800b1d8:	f7fd fd96 	bl	8008d08 <__assert_func>
 800b1dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b1e0:	6006      	str	r6, [r0, #0]
 800b1e2:	60c6      	str	r6, [r0, #12]
 800b1e4:	69e6      	ldr	r6, [r4, #28]
 800b1e6:	68f3      	ldr	r3, [r6, #12]
 800b1e8:	b183      	cbz	r3, 800b20c <_Balloc+0x50>
 800b1ea:	69e3      	ldr	r3, [r4, #28]
 800b1ec:	68db      	ldr	r3, [r3, #12]
 800b1ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b1f2:	b9b8      	cbnz	r0, 800b224 <_Balloc+0x68>
 800b1f4:	2101      	movs	r1, #1
 800b1f6:	fa01 f605 	lsl.w	r6, r1, r5
 800b1fa:	1d72      	adds	r2, r6, #5
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	0092      	lsls	r2, r2, #2
 800b200:	f000 ff3e 	bl	800c080 <_calloc_r>
 800b204:	b160      	cbz	r0, 800b220 <_Balloc+0x64>
 800b206:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b20a:	e00e      	b.n	800b22a <_Balloc+0x6e>
 800b20c:	2221      	movs	r2, #33	@ 0x21
 800b20e:	2104      	movs	r1, #4
 800b210:	4620      	mov	r0, r4
 800b212:	f000 ff35 	bl	800c080 <_calloc_r>
 800b216:	69e3      	ldr	r3, [r4, #28]
 800b218:	60f0      	str	r0, [r6, #12]
 800b21a:	68db      	ldr	r3, [r3, #12]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d1e4      	bne.n	800b1ea <_Balloc+0x2e>
 800b220:	2000      	movs	r0, #0
 800b222:	bd70      	pop	{r4, r5, r6, pc}
 800b224:	6802      	ldr	r2, [r0, #0]
 800b226:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b22a:	2300      	movs	r3, #0
 800b22c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b230:	e7f7      	b.n	800b222 <_Balloc+0x66>
 800b232:	bf00      	nop
 800b234:	0800cd4b 	.word	0x0800cd4b
 800b238:	0800cecd 	.word	0x0800cecd

0800b23c <_Bfree>:
 800b23c:	b570      	push	{r4, r5, r6, lr}
 800b23e:	69c6      	ldr	r6, [r0, #28]
 800b240:	4605      	mov	r5, r0
 800b242:	460c      	mov	r4, r1
 800b244:	b976      	cbnz	r6, 800b264 <_Bfree+0x28>
 800b246:	2010      	movs	r0, #16
 800b248:	f7fd fdc4 	bl	8008dd4 <malloc>
 800b24c:	4602      	mov	r2, r0
 800b24e:	61e8      	str	r0, [r5, #28]
 800b250:	b920      	cbnz	r0, 800b25c <_Bfree+0x20>
 800b252:	218f      	movs	r1, #143	@ 0x8f
 800b254:	4b08      	ldr	r3, [pc, #32]	@ (800b278 <_Bfree+0x3c>)
 800b256:	4809      	ldr	r0, [pc, #36]	@ (800b27c <_Bfree+0x40>)
 800b258:	f7fd fd56 	bl	8008d08 <__assert_func>
 800b25c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b260:	6006      	str	r6, [r0, #0]
 800b262:	60c6      	str	r6, [r0, #12]
 800b264:	b13c      	cbz	r4, 800b276 <_Bfree+0x3a>
 800b266:	69eb      	ldr	r3, [r5, #28]
 800b268:	6862      	ldr	r2, [r4, #4]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b270:	6021      	str	r1, [r4, #0]
 800b272:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b276:	bd70      	pop	{r4, r5, r6, pc}
 800b278:	0800cd4b 	.word	0x0800cd4b
 800b27c:	0800cecd 	.word	0x0800cecd

0800b280 <__multadd>:
 800b280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b284:	4607      	mov	r7, r0
 800b286:	460c      	mov	r4, r1
 800b288:	461e      	mov	r6, r3
 800b28a:	2000      	movs	r0, #0
 800b28c:	690d      	ldr	r5, [r1, #16]
 800b28e:	f101 0c14 	add.w	ip, r1, #20
 800b292:	f8dc 3000 	ldr.w	r3, [ip]
 800b296:	3001      	adds	r0, #1
 800b298:	b299      	uxth	r1, r3
 800b29a:	fb02 6101 	mla	r1, r2, r1, r6
 800b29e:	0c1e      	lsrs	r6, r3, #16
 800b2a0:	0c0b      	lsrs	r3, r1, #16
 800b2a2:	fb02 3306 	mla	r3, r2, r6, r3
 800b2a6:	b289      	uxth	r1, r1
 800b2a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b2ac:	4285      	cmp	r5, r0
 800b2ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b2b2:	f84c 1b04 	str.w	r1, [ip], #4
 800b2b6:	dcec      	bgt.n	800b292 <__multadd+0x12>
 800b2b8:	b30e      	cbz	r6, 800b2fe <__multadd+0x7e>
 800b2ba:	68a3      	ldr	r3, [r4, #8]
 800b2bc:	42ab      	cmp	r3, r5
 800b2be:	dc19      	bgt.n	800b2f4 <__multadd+0x74>
 800b2c0:	6861      	ldr	r1, [r4, #4]
 800b2c2:	4638      	mov	r0, r7
 800b2c4:	3101      	adds	r1, #1
 800b2c6:	f7ff ff79 	bl	800b1bc <_Balloc>
 800b2ca:	4680      	mov	r8, r0
 800b2cc:	b928      	cbnz	r0, 800b2da <__multadd+0x5a>
 800b2ce:	4602      	mov	r2, r0
 800b2d0:	21ba      	movs	r1, #186	@ 0xba
 800b2d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b304 <__multadd+0x84>)
 800b2d4:	480c      	ldr	r0, [pc, #48]	@ (800b308 <__multadd+0x88>)
 800b2d6:	f7fd fd17 	bl	8008d08 <__assert_func>
 800b2da:	6922      	ldr	r2, [r4, #16]
 800b2dc:	f104 010c 	add.w	r1, r4, #12
 800b2e0:	3202      	adds	r2, #2
 800b2e2:	0092      	lsls	r2, r2, #2
 800b2e4:	300c      	adds	r0, #12
 800b2e6:	f7fd fcfc 	bl	8008ce2 <memcpy>
 800b2ea:	4621      	mov	r1, r4
 800b2ec:	4638      	mov	r0, r7
 800b2ee:	f7ff ffa5 	bl	800b23c <_Bfree>
 800b2f2:	4644      	mov	r4, r8
 800b2f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b2f8:	3501      	adds	r5, #1
 800b2fa:	615e      	str	r6, [r3, #20]
 800b2fc:	6125      	str	r5, [r4, #16]
 800b2fe:	4620      	mov	r0, r4
 800b300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b304:	0800ce5c 	.word	0x0800ce5c
 800b308:	0800cecd 	.word	0x0800cecd

0800b30c <__s2b>:
 800b30c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b310:	4615      	mov	r5, r2
 800b312:	2209      	movs	r2, #9
 800b314:	461f      	mov	r7, r3
 800b316:	3308      	adds	r3, #8
 800b318:	460c      	mov	r4, r1
 800b31a:	fb93 f3f2 	sdiv	r3, r3, r2
 800b31e:	4606      	mov	r6, r0
 800b320:	2201      	movs	r2, #1
 800b322:	2100      	movs	r1, #0
 800b324:	429a      	cmp	r2, r3
 800b326:	db09      	blt.n	800b33c <__s2b+0x30>
 800b328:	4630      	mov	r0, r6
 800b32a:	f7ff ff47 	bl	800b1bc <_Balloc>
 800b32e:	b940      	cbnz	r0, 800b342 <__s2b+0x36>
 800b330:	4602      	mov	r2, r0
 800b332:	21d3      	movs	r1, #211	@ 0xd3
 800b334:	4b18      	ldr	r3, [pc, #96]	@ (800b398 <__s2b+0x8c>)
 800b336:	4819      	ldr	r0, [pc, #100]	@ (800b39c <__s2b+0x90>)
 800b338:	f7fd fce6 	bl	8008d08 <__assert_func>
 800b33c:	0052      	lsls	r2, r2, #1
 800b33e:	3101      	adds	r1, #1
 800b340:	e7f0      	b.n	800b324 <__s2b+0x18>
 800b342:	9b08      	ldr	r3, [sp, #32]
 800b344:	2d09      	cmp	r5, #9
 800b346:	6143      	str	r3, [r0, #20]
 800b348:	f04f 0301 	mov.w	r3, #1
 800b34c:	6103      	str	r3, [r0, #16]
 800b34e:	dd16      	ble.n	800b37e <__s2b+0x72>
 800b350:	f104 0909 	add.w	r9, r4, #9
 800b354:	46c8      	mov	r8, r9
 800b356:	442c      	add	r4, r5
 800b358:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b35c:	4601      	mov	r1, r0
 800b35e:	220a      	movs	r2, #10
 800b360:	4630      	mov	r0, r6
 800b362:	3b30      	subs	r3, #48	@ 0x30
 800b364:	f7ff ff8c 	bl	800b280 <__multadd>
 800b368:	45a0      	cmp	r8, r4
 800b36a:	d1f5      	bne.n	800b358 <__s2b+0x4c>
 800b36c:	f1a5 0408 	sub.w	r4, r5, #8
 800b370:	444c      	add	r4, r9
 800b372:	1b2d      	subs	r5, r5, r4
 800b374:	1963      	adds	r3, r4, r5
 800b376:	42bb      	cmp	r3, r7
 800b378:	db04      	blt.n	800b384 <__s2b+0x78>
 800b37a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b37e:	2509      	movs	r5, #9
 800b380:	340a      	adds	r4, #10
 800b382:	e7f6      	b.n	800b372 <__s2b+0x66>
 800b384:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b388:	4601      	mov	r1, r0
 800b38a:	220a      	movs	r2, #10
 800b38c:	4630      	mov	r0, r6
 800b38e:	3b30      	subs	r3, #48	@ 0x30
 800b390:	f7ff ff76 	bl	800b280 <__multadd>
 800b394:	e7ee      	b.n	800b374 <__s2b+0x68>
 800b396:	bf00      	nop
 800b398:	0800ce5c 	.word	0x0800ce5c
 800b39c:	0800cecd 	.word	0x0800cecd

0800b3a0 <__hi0bits>:
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b3a6:	bf3a      	itte	cc
 800b3a8:	0403      	lslcc	r3, r0, #16
 800b3aa:	2010      	movcc	r0, #16
 800b3ac:	2000      	movcs	r0, #0
 800b3ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b3b2:	bf3c      	itt	cc
 800b3b4:	021b      	lslcc	r3, r3, #8
 800b3b6:	3008      	addcc	r0, #8
 800b3b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b3bc:	bf3c      	itt	cc
 800b3be:	011b      	lslcc	r3, r3, #4
 800b3c0:	3004      	addcc	r0, #4
 800b3c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b3c6:	bf3c      	itt	cc
 800b3c8:	009b      	lslcc	r3, r3, #2
 800b3ca:	3002      	addcc	r0, #2
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	db05      	blt.n	800b3dc <__hi0bits+0x3c>
 800b3d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b3d4:	f100 0001 	add.w	r0, r0, #1
 800b3d8:	bf08      	it	eq
 800b3da:	2020      	moveq	r0, #32
 800b3dc:	4770      	bx	lr

0800b3de <__lo0bits>:
 800b3de:	6803      	ldr	r3, [r0, #0]
 800b3e0:	4602      	mov	r2, r0
 800b3e2:	f013 0007 	ands.w	r0, r3, #7
 800b3e6:	d00b      	beq.n	800b400 <__lo0bits+0x22>
 800b3e8:	07d9      	lsls	r1, r3, #31
 800b3ea:	d421      	bmi.n	800b430 <__lo0bits+0x52>
 800b3ec:	0798      	lsls	r0, r3, #30
 800b3ee:	bf49      	itett	mi
 800b3f0:	085b      	lsrmi	r3, r3, #1
 800b3f2:	089b      	lsrpl	r3, r3, #2
 800b3f4:	2001      	movmi	r0, #1
 800b3f6:	6013      	strmi	r3, [r2, #0]
 800b3f8:	bf5c      	itt	pl
 800b3fa:	2002      	movpl	r0, #2
 800b3fc:	6013      	strpl	r3, [r2, #0]
 800b3fe:	4770      	bx	lr
 800b400:	b299      	uxth	r1, r3
 800b402:	b909      	cbnz	r1, 800b408 <__lo0bits+0x2a>
 800b404:	2010      	movs	r0, #16
 800b406:	0c1b      	lsrs	r3, r3, #16
 800b408:	b2d9      	uxtb	r1, r3
 800b40a:	b909      	cbnz	r1, 800b410 <__lo0bits+0x32>
 800b40c:	3008      	adds	r0, #8
 800b40e:	0a1b      	lsrs	r3, r3, #8
 800b410:	0719      	lsls	r1, r3, #28
 800b412:	bf04      	itt	eq
 800b414:	091b      	lsreq	r3, r3, #4
 800b416:	3004      	addeq	r0, #4
 800b418:	0799      	lsls	r1, r3, #30
 800b41a:	bf04      	itt	eq
 800b41c:	089b      	lsreq	r3, r3, #2
 800b41e:	3002      	addeq	r0, #2
 800b420:	07d9      	lsls	r1, r3, #31
 800b422:	d403      	bmi.n	800b42c <__lo0bits+0x4e>
 800b424:	085b      	lsrs	r3, r3, #1
 800b426:	f100 0001 	add.w	r0, r0, #1
 800b42a:	d003      	beq.n	800b434 <__lo0bits+0x56>
 800b42c:	6013      	str	r3, [r2, #0]
 800b42e:	4770      	bx	lr
 800b430:	2000      	movs	r0, #0
 800b432:	4770      	bx	lr
 800b434:	2020      	movs	r0, #32
 800b436:	4770      	bx	lr

0800b438 <__i2b>:
 800b438:	b510      	push	{r4, lr}
 800b43a:	460c      	mov	r4, r1
 800b43c:	2101      	movs	r1, #1
 800b43e:	f7ff febd 	bl	800b1bc <_Balloc>
 800b442:	4602      	mov	r2, r0
 800b444:	b928      	cbnz	r0, 800b452 <__i2b+0x1a>
 800b446:	f240 1145 	movw	r1, #325	@ 0x145
 800b44a:	4b04      	ldr	r3, [pc, #16]	@ (800b45c <__i2b+0x24>)
 800b44c:	4804      	ldr	r0, [pc, #16]	@ (800b460 <__i2b+0x28>)
 800b44e:	f7fd fc5b 	bl	8008d08 <__assert_func>
 800b452:	2301      	movs	r3, #1
 800b454:	6144      	str	r4, [r0, #20]
 800b456:	6103      	str	r3, [r0, #16]
 800b458:	bd10      	pop	{r4, pc}
 800b45a:	bf00      	nop
 800b45c:	0800ce5c 	.word	0x0800ce5c
 800b460:	0800cecd 	.word	0x0800cecd

0800b464 <__multiply>:
 800b464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b468:	4617      	mov	r7, r2
 800b46a:	690a      	ldr	r2, [r1, #16]
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	4689      	mov	r9, r1
 800b470:	429a      	cmp	r2, r3
 800b472:	bfa2      	ittt	ge
 800b474:	463b      	movge	r3, r7
 800b476:	460f      	movge	r7, r1
 800b478:	4699      	movge	r9, r3
 800b47a:	693d      	ldr	r5, [r7, #16]
 800b47c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	6879      	ldr	r1, [r7, #4]
 800b484:	eb05 060a 	add.w	r6, r5, sl
 800b488:	42b3      	cmp	r3, r6
 800b48a:	b085      	sub	sp, #20
 800b48c:	bfb8      	it	lt
 800b48e:	3101      	addlt	r1, #1
 800b490:	f7ff fe94 	bl	800b1bc <_Balloc>
 800b494:	b930      	cbnz	r0, 800b4a4 <__multiply+0x40>
 800b496:	4602      	mov	r2, r0
 800b498:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b49c:	4b40      	ldr	r3, [pc, #256]	@ (800b5a0 <__multiply+0x13c>)
 800b49e:	4841      	ldr	r0, [pc, #260]	@ (800b5a4 <__multiply+0x140>)
 800b4a0:	f7fd fc32 	bl	8008d08 <__assert_func>
 800b4a4:	f100 0414 	add.w	r4, r0, #20
 800b4a8:	4623      	mov	r3, r4
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b4b0:	4573      	cmp	r3, lr
 800b4b2:	d320      	bcc.n	800b4f6 <__multiply+0x92>
 800b4b4:	f107 0814 	add.w	r8, r7, #20
 800b4b8:	f109 0114 	add.w	r1, r9, #20
 800b4bc:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b4c0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b4c4:	9302      	str	r3, [sp, #8]
 800b4c6:	1beb      	subs	r3, r5, r7
 800b4c8:	3b15      	subs	r3, #21
 800b4ca:	f023 0303 	bic.w	r3, r3, #3
 800b4ce:	3304      	adds	r3, #4
 800b4d0:	3715      	adds	r7, #21
 800b4d2:	42bd      	cmp	r5, r7
 800b4d4:	bf38      	it	cc
 800b4d6:	2304      	movcc	r3, #4
 800b4d8:	9301      	str	r3, [sp, #4]
 800b4da:	9b02      	ldr	r3, [sp, #8]
 800b4dc:	9103      	str	r1, [sp, #12]
 800b4de:	428b      	cmp	r3, r1
 800b4e0:	d80c      	bhi.n	800b4fc <__multiply+0x98>
 800b4e2:	2e00      	cmp	r6, #0
 800b4e4:	dd03      	ble.n	800b4ee <__multiply+0x8a>
 800b4e6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d055      	beq.n	800b59a <__multiply+0x136>
 800b4ee:	6106      	str	r6, [r0, #16]
 800b4f0:	b005      	add	sp, #20
 800b4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4f6:	f843 2b04 	str.w	r2, [r3], #4
 800b4fa:	e7d9      	b.n	800b4b0 <__multiply+0x4c>
 800b4fc:	f8b1 a000 	ldrh.w	sl, [r1]
 800b500:	f1ba 0f00 	cmp.w	sl, #0
 800b504:	d01f      	beq.n	800b546 <__multiply+0xe2>
 800b506:	46c4      	mov	ip, r8
 800b508:	46a1      	mov	r9, r4
 800b50a:	2700      	movs	r7, #0
 800b50c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b510:	f8d9 3000 	ldr.w	r3, [r9]
 800b514:	fa1f fb82 	uxth.w	fp, r2
 800b518:	b29b      	uxth	r3, r3
 800b51a:	fb0a 330b 	mla	r3, sl, fp, r3
 800b51e:	443b      	add	r3, r7
 800b520:	f8d9 7000 	ldr.w	r7, [r9]
 800b524:	0c12      	lsrs	r2, r2, #16
 800b526:	0c3f      	lsrs	r7, r7, #16
 800b528:	fb0a 7202 	mla	r2, sl, r2, r7
 800b52c:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b530:	b29b      	uxth	r3, r3
 800b532:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b536:	4565      	cmp	r5, ip
 800b538:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b53c:	f849 3b04 	str.w	r3, [r9], #4
 800b540:	d8e4      	bhi.n	800b50c <__multiply+0xa8>
 800b542:	9b01      	ldr	r3, [sp, #4]
 800b544:	50e7      	str	r7, [r4, r3]
 800b546:	9b03      	ldr	r3, [sp, #12]
 800b548:	3104      	adds	r1, #4
 800b54a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b54e:	f1b9 0f00 	cmp.w	r9, #0
 800b552:	d020      	beq.n	800b596 <__multiply+0x132>
 800b554:	4647      	mov	r7, r8
 800b556:	46a4      	mov	ip, r4
 800b558:	f04f 0a00 	mov.w	sl, #0
 800b55c:	6823      	ldr	r3, [r4, #0]
 800b55e:	f8b7 b000 	ldrh.w	fp, [r7]
 800b562:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b566:	b29b      	uxth	r3, r3
 800b568:	fb09 220b 	mla	r2, r9, fp, r2
 800b56c:	4452      	add	r2, sl
 800b56e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b572:	f84c 3b04 	str.w	r3, [ip], #4
 800b576:	f857 3b04 	ldr.w	r3, [r7], #4
 800b57a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b57e:	f8bc 3000 	ldrh.w	r3, [ip]
 800b582:	42bd      	cmp	r5, r7
 800b584:	fb09 330a 	mla	r3, r9, sl, r3
 800b588:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b58c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b590:	d8e5      	bhi.n	800b55e <__multiply+0xfa>
 800b592:	9a01      	ldr	r2, [sp, #4]
 800b594:	50a3      	str	r3, [r4, r2]
 800b596:	3404      	adds	r4, #4
 800b598:	e79f      	b.n	800b4da <__multiply+0x76>
 800b59a:	3e01      	subs	r6, #1
 800b59c:	e7a1      	b.n	800b4e2 <__multiply+0x7e>
 800b59e:	bf00      	nop
 800b5a0:	0800ce5c 	.word	0x0800ce5c
 800b5a4:	0800cecd 	.word	0x0800cecd

0800b5a8 <__pow5mult>:
 800b5a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5ac:	4615      	mov	r5, r2
 800b5ae:	f012 0203 	ands.w	r2, r2, #3
 800b5b2:	4607      	mov	r7, r0
 800b5b4:	460e      	mov	r6, r1
 800b5b6:	d007      	beq.n	800b5c8 <__pow5mult+0x20>
 800b5b8:	4c25      	ldr	r4, [pc, #148]	@ (800b650 <__pow5mult+0xa8>)
 800b5ba:	3a01      	subs	r2, #1
 800b5bc:	2300      	movs	r3, #0
 800b5be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b5c2:	f7ff fe5d 	bl	800b280 <__multadd>
 800b5c6:	4606      	mov	r6, r0
 800b5c8:	10ad      	asrs	r5, r5, #2
 800b5ca:	d03d      	beq.n	800b648 <__pow5mult+0xa0>
 800b5cc:	69fc      	ldr	r4, [r7, #28]
 800b5ce:	b97c      	cbnz	r4, 800b5f0 <__pow5mult+0x48>
 800b5d0:	2010      	movs	r0, #16
 800b5d2:	f7fd fbff 	bl	8008dd4 <malloc>
 800b5d6:	4602      	mov	r2, r0
 800b5d8:	61f8      	str	r0, [r7, #28]
 800b5da:	b928      	cbnz	r0, 800b5e8 <__pow5mult+0x40>
 800b5dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b5e0:	4b1c      	ldr	r3, [pc, #112]	@ (800b654 <__pow5mult+0xac>)
 800b5e2:	481d      	ldr	r0, [pc, #116]	@ (800b658 <__pow5mult+0xb0>)
 800b5e4:	f7fd fb90 	bl	8008d08 <__assert_func>
 800b5e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b5ec:	6004      	str	r4, [r0, #0]
 800b5ee:	60c4      	str	r4, [r0, #12]
 800b5f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b5f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b5f8:	b94c      	cbnz	r4, 800b60e <__pow5mult+0x66>
 800b5fa:	f240 2171 	movw	r1, #625	@ 0x271
 800b5fe:	4638      	mov	r0, r7
 800b600:	f7ff ff1a 	bl	800b438 <__i2b>
 800b604:	2300      	movs	r3, #0
 800b606:	4604      	mov	r4, r0
 800b608:	f8c8 0008 	str.w	r0, [r8, #8]
 800b60c:	6003      	str	r3, [r0, #0]
 800b60e:	f04f 0900 	mov.w	r9, #0
 800b612:	07eb      	lsls	r3, r5, #31
 800b614:	d50a      	bpl.n	800b62c <__pow5mult+0x84>
 800b616:	4631      	mov	r1, r6
 800b618:	4622      	mov	r2, r4
 800b61a:	4638      	mov	r0, r7
 800b61c:	f7ff ff22 	bl	800b464 <__multiply>
 800b620:	4680      	mov	r8, r0
 800b622:	4631      	mov	r1, r6
 800b624:	4638      	mov	r0, r7
 800b626:	f7ff fe09 	bl	800b23c <_Bfree>
 800b62a:	4646      	mov	r6, r8
 800b62c:	106d      	asrs	r5, r5, #1
 800b62e:	d00b      	beq.n	800b648 <__pow5mult+0xa0>
 800b630:	6820      	ldr	r0, [r4, #0]
 800b632:	b938      	cbnz	r0, 800b644 <__pow5mult+0x9c>
 800b634:	4622      	mov	r2, r4
 800b636:	4621      	mov	r1, r4
 800b638:	4638      	mov	r0, r7
 800b63a:	f7ff ff13 	bl	800b464 <__multiply>
 800b63e:	6020      	str	r0, [r4, #0]
 800b640:	f8c0 9000 	str.w	r9, [r0]
 800b644:	4604      	mov	r4, r0
 800b646:	e7e4      	b.n	800b612 <__pow5mult+0x6a>
 800b648:	4630      	mov	r0, r6
 800b64a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b64e:	bf00      	nop
 800b650:	0800d07c 	.word	0x0800d07c
 800b654:	0800cd4b 	.word	0x0800cd4b
 800b658:	0800cecd 	.word	0x0800cecd

0800b65c <__lshift>:
 800b65c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b660:	460c      	mov	r4, r1
 800b662:	4607      	mov	r7, r0
 800b664:	4691      	mov	r9, r2
 800b666:	6923      	ldr	r3, [r4, #16]
 800b668:	6849      	ldr	r1, [r1, #4]
 800b66a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b66e:	68a3      	ldr	r3, [r4, #8]
 800b670:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b674:	f108 0601 	add.w	r6, r8, #1
 800b678:	42b3      	cmp	r3, r6
 800b67a:	db0b      	blt.n	800b694 <__lshift+0x38>
 800b67c:	4638      	mov	r0, r7
 800b67e:	f7ff fd9d 	bl	800b1bc <_Balloc>
 800b682:	4605      	mov	r5, r0
 800b684:	b948      	cbnz	r0, 800b69a <__lshift+0x3e>
 800b686:	4602      	mov	r2, r0
 800b688:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b68c:	4b27      	ldr	r3, [pc, #156]	@ (800b72c <__lshift+0xd0>)
 800b68e:	4828      	ldr	r0, [pc, #160]	@ (800b730 <__lshift+0xd4>)
 800b690:	f7fd fb3a 	bl	8008d08 <__assert_func>
 800b694:	3101      	adds	r1, #1
 800b696:	005b      	lsls	r3, r3, #1
 800b698:	e7ee      	b.n	800b678 <__lshift+0x1c>
 800b69a:	2300      	movs	r3, #0
 800b69c:	f100 0114 	add.w	r1, r0, #20
 800b6a0:	f100 0210 	add.w	r2, r0, #16
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	4553      	cmp	r3, sl
 800b6a8:	db33      	blt.n	800b712 <__lshift+0xb6>
 800b6aa:	6920      	ldr	r0, [r4, #16]
 800b6ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b6b0:	f104 0314 	add.w	r3, r4, #20
 800b6b4:	f019 091f 	ands.w	r9, r9, #31
 800b6b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b6bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b6c0:	d02b      	beq.n	800b71a <__lshift+0xbe>
 800b6c2:	468a      	mov	sl, r1
 800b6c4:	2200      	movs	r2, #0
 800b6c6:	f1c9 0e20 	rsb	lr, r9, #32
 800b6ca:	6818      	ldr	r0, [r3, #0]
 800b6cc:	fa00 f009 	lsl.w	r0, r0, r9
 800b6d0:	4310      	orrs	r0, r2
 800b6d2:	f84a 0b04 	str.w	r0, [sl], #4
 800b6d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6da:	459c      	cmp	ip, r3
 800b6dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b6e0:	d8f3      	bhi.n	800b6ca <__lshift+0x6e>
 800b6e2:	ebac 0304 	sub.w	r3, ip, r4
 800b6e6:	3b15      	subs	r3, #21
 800b6e8:	f023 0303 	bic.w	r3, r3, #3
 800b6ec:	3304      	adds	r3, #4
 800b6ee:	f104 0015 	add.w	r0, r4, #21
 800b6f2:	4560      	cmp	r0, ip
 800b6f4:	bf88      	it	hi
 800b6f6:	2304      	movhi	r3, #4
 800b6f8:	50ca      	str	r2, [r1, r3]
 800b6fa:	b10a      	cbz	r2, 800b700 <__lshift+0xa4>
 800b6fc:	f108 0602 	add.w	r6, r8, #2
 800b700:	3e01      	subs	r6, #1
 800b702:	4638      	mov	r0, r7
 800b704:	4621      	mov	r1, r4
 800b706:	612e      	str	r6, [r5, #16]
 800b708:	f7ff fd98 	bl	800b23c <_Bfree>
 800b70c:	4628      	mov	r0, r5
 800b70e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b712:	f842 0f04 	str.w	r0, [r2, #4]!
 800b716:	3301      	adds	r3, #1
 800b718:	e7c5      	b.n	800b6a6 <__lshift+0x4a>
 800b71a:	3904      	subs	r1, #4
 800b71c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b720:	459c      	cmp	ip, r3
 800b722:	f841 2f04 	str.w	r2, [r1, #4]!
 800b726:	d8f9      	bhi.n	800b71c <__lshift+0xc0>
 800b728:	e7ea      	b.n	800b700 <__lshift+0xa4>
 800b72a:	bf00      	nop
 800b72c:	0800ce5c 	.word	0x0800ce5c
 800b730:	0800cecd 	.word	0x0800cecd

0800b734 <__mcmp>:
 800b734:	4603      	mov	r3, r0
 800b736:	690a      	ldr	r2, [r1, #16]
 800b738:	6900      	ldr	r0, [r0, #16]
 800b73a:	b530      	push	{r4, r5, lr}
 800b73c:	1a80      	subs	r0, r0, r2
 800b73e:	d10e      	bne.n	800b75e <__mcmp+0x2a>
 800b740:	3314      	adds	r3, #20
 800b742:	3114      	adds	r1, #20
 800b744:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b748:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b74c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b750:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b754:	4295      	cmp	r5, r2
 800b756:	d003      	beq.n	800b760 <__mcmp+0x2c>
 800b758:	d205      	bcs.n	800b766 <__mcmp+0x32>
 800b75a:	f04f 30ff 	mov.w	r0, #4294967295
 800b75e:	bd30      	pop	{r4, r5, pc}
 800b760:	42a3      	cmp	r3, r4
 800b762:	d3f3      	bcc.n	800b74c <__mcmp+0x18>
 800b764:	e7fb      	b.n	800b75e <__mcmp+0x2a>
 800b766:	2001      	movs	r0, #1
 800b768:	e7f9      	b.n	800b75e <__mcmp+0x2a>
	...

0800b76c <__mdiff>:
 800b76c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b770:	4689      	mov	r9, r1
 800b772:	4606      	mov	r6, r0
 800b774:	4611      	mov	r1, r2
 800b776:	4648      	mov	r0, r9
 800b778:	4614      	mov	r4, r2
 800b77a:	f7ff ffdb 	bl	800b734 <__mcmp>
 800b77e:	1e05      	subs	r5, r0, #0
 800b780:	d112      	bne.n	800b7a8 <__mdiff+0x3c>
 800b782:	4629      	mov	r1, r5
 800b784:	4630      	mov	r0, r6
 800b786:	f7ff fd19 	bl	800b1bc <_Balloc>
 800b78a:	4602      	mov	r2, r0
 800b78c:	b928      	cbnz	r0, 800b79a <__mdiff+0x2e>
 800b78e:	f240 2137 	movw	r1, #567	@ 0x237
 800b792:	4b3e      	ldr	r3, [pc, #248]	@ (800b88c <__mdiff+0x120>)
 800b794:	483e      	ldr	r0, [pc, #248]	@ (800b890 <__mdiff+0x124>)
 800b796:	f7fd fab7 	bl	8008d08 <__assert_func>
 800b79a:	2301      	movs	r3, #1
 800b79c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b7a0:	4610      	mov	r0, r2
 800b7a2:	b003      	add	sp, #12
 800b7a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7a8:	bfbc      	itt	lt
 800b7aa:	464b      	movlt	r3, r9
 800b7ac:	46a1      	movlt	r9, r4
 800b7ae:	4630      	mov	r0, r6
 800b7b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b7b4:	bfba      	itte	lt
 800b7b6:	461c      	movlt	r4, r3
 800b7b8:	2501      	movlt	r5, #1
 800b7ba:	2500      	movge	r5, #0
 800b7bc:	f7ff fcfe 	bl	800b1bc <_Balloc>
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	b918      	cbnz	r0, 800b7cc <__mdiff+0x60>
 800b7c4:	f240 2145 	movw	r1, #581	@ 0x245
 800b7c8:	4b30      	ldr	r3, [pc, #192]	@ (800b88c <__mdiff+0x120>)
 800b7ca:	e7e3      	b.n	800b794 <__mdiff+0x28>
 800b7cc:	f100 0b14 	add.w	fp, r0, #20
 800b7d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b7d4:	f109 0310 	add.w	r3, r9, #16
 800b7d8:	60c5      	str	r5, [r0, #12]
 800b7da:	f04f 0c00 	mov.w	ip, #0
 800b7de:	f109 0514 	add.w	r5, r9, #20
 800b7e2:	46d9      	mov	r9, fp
 800b7e4:	6926      	ldr	r6, [r4, #16]
 800b7e6:	f104 0e14 	add.w	lr, r4, #20
 800b7ea:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b7ee:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b7f2:	9301      	str	r3, [sp, #4]
 800b7f4:	9b01      	ldr	r3, [sp, #4]
 800b7f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b7fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b7fe:	b281      	uxth	r1, r0
 800b800:	9301      	str	r3, [sp, #4]
 800b802:	fa1f f38a 	uxth.w	r3, sl
 800b806:	1a5b      	subs	r3, r3, r1
 800b808:	0c00      	lsrs	r0, r0, #16
 800b80a:	4463      	add	r3, ip
 800b80c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b810:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b814:	b29b      	uxth	r3, r3
 800b816:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b81a:	4576      	cmp	r6, lr
 800b81c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b820:	f849 3b04 	str.w	r3, [r9], #4
 800b824:	d8e6      	bhi.n	800b7f4 <__mdiff+0x88>
 800b826:	1b33      	subs	r3, r6, r4
 800b828:	3b15      	subs	r3, #21
 800b82a:	f023 0303 	bic.w	r3, r3, #3
 800b82e:	3415      	adds	r4, #21
 800b830:	3304      	adds	r3, #4
 800b832:	42a6      	cmp	r6, r4
 800b834:	bf38      	it	cc
 800b836:	2304      	movcc	r3, #4
 800b838:	441d      	add	r5, r3
 800b83a:	445b      	add	r3, fp
 800b83c:	461e      	mov	r6, r3
 800b83e:	462c      	mov	r4, r5
 800b840:	4544      	cmp	r4, r8
 800b842:	d30e      	bcc.n	800b862 <__mdiff+0xf6>
 800b844:	f108 0103 	add.w	r1, r8, #3
 800b848:	1b49      	subs	r1, r1, r5
 800b84a:	f021 0103 	bic.w	r1, r1, #3
 800b84e:	3d03      	subs	r5, #3
 800b850:	45a8      	cmp	r8, r5
 800b852:	bf38      	it	cc
 800b854:	2100      	movcc	r1, #0
 800b856:	440b      	add	r3, r1
 800b858:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b85c:	b199      	cbz	r1, 800b886 <__mdiff+0x11a>
 800b85e:	6117      	str	r7, [r2, #16]
 800b860:	e79e      	b.n	800b7a0 <__mdiff+0x34>
 800b862:	46e6      	mov	lr, ip
 800b864:	f854 1b04 	ldr.w	r1, [r4], #4
 800b868:	fa1f fc81 	uxth.w	ip, r1
 800b86c:	44f4      	add	ip, lr
 800b86e:	0c08      	lsrs	r0, r1, #16
 800b870:	4471      	add	r1, lr
 800b872:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b876:	b289      	uxth	r1, r1
 800b878:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b87c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b880:	f846 1b04 	str.w	r1, [r6], #4
 800b884:	e7dc      	b.n	800b840 <__mdiff+0xd4>
 800b886:	3f01      	subs	r7, #1
 800b888:	e7e6      	b.n	800b858 <__mdiff+0xec>
 800b88a:	bf00      	nop
 800b88c:	0800ce5c 	.word	0x0800ce5c
 800b890:	0800cecd 	.word	0x0800cecd

0800b894 <__ulp>:
 800b894:	4b0e      	ldr	r3, [pc, #56]	@ (800b8d0 <__ulp+0x3c>)
 800b896:	400b      	ands	r3, r1
 800b898:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	dc08      	bgt.n	800b8b2 <__ulp+0x1e>
 800b8a0:	425b      	negs	r3, r3
 800b8a2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b8a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b8aa:	da04      	bge.n	800b8b6 <__ulp+0x22>
 800b8ac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b8b0:	4113      	asrs	r3, r2
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	e008      	b.n	800b8c8 <__ulp+0x34>
 800b8b6:	f1a2 0314 	sub.w	r3, r2, #20
 800b8ba:	2b1e      	cmp	r3, #30
 800b8bc:	bfd6      	itet	le
 800b8be:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b8c2:	2201      	movgt	r2, #1
 800b8c4:	40da      	lsrle	r2, r3
 800b8c6:	2300      	movs	r3, #0
 800b8c8:	4619      	mov	r1, r3
 800b8ca:	4610      	mov	r0, r2
 800b8cc:	4770      	bx	lr
 800b8ce:	bf00      	nop
 800b8d0:	7ff00000 	.word	0x7ff00000

0800b8d4 <__b2d>:
 800b8d4:	6902      	ldr	r2, [r0, #16]
 800b8d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8d8:	f100 0614 	add.w	r6, r0, #20
 800b8dc:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800b8e0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800b8e4:	4f1e      	ldr	r7, [pc, #120]	@ (800b960 <__b2d+0x8c>)
 800b8e6:	4620      	mov	r0, r4
 800b8e8:	f7ff fd5a 	bl	800b3a0 <__hi0bits>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	f1c0 0020 	rsb	r0, r0, #32
 800b8f2:	2b0a      	cmp	r3, #10
 800b8f4:	f1a2 0504 	sub.w	r5, r2, #4
 800b8f8:	6008      	str	r0, [r1, #0]
 800b8fa:	dc12      	bgt.n	800b922 <__b2d+0x4e>
 800b8fc:	42ae      	cmp	r6, r5
 800b8fe:	bf2c      	ite	cs
 800b900:	2200      	movcs	r2, #0
 800b902:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800b906:	f1c3 0c0b 	rsb	ip, r3, #11
 800b90a:	3315      	adds	r3, #21
 800b90c:	fa24 fe0c 	lsr.w	lr, r4, ip
 800b910:	fa04 f303 	lsl.w	r3, r4, r3
 800b914:	fa22 f20c 	lsr.w	r2, r2, ip
 800b918:	ea4e 0107 	orr.w	r1, lr, r7
 800b91c:	431a      	orrs	r2, r3
 800b91e:	4610      	mov	r0, r2
 800b920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b922:	42ae      	cmp	r6, r5
 800b924:	bf36      	itet	cc
 800b926:	f1a2 0508 	subcc.w	r5, r2, #8
 800b92a:	2200      	movcs	r2, #0
 800b92c:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800b930:	3b0b      	subs	r3, #11
 800b932:	d012      	beq.n	800b95a <__b2d+0x86>
 800b934:	f1c3 0720 	rsb	r7, r3, #32
 800b938:	fa22 f107 	lsr.w	r1, r2, r7
 800b93c:	409c      	lsls	r4, r3
 800b93e:	430c      	orrs	r4, r1
 800b940:	42b5      	cmp	r5, r6
 800b942:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800b946:	bf94      	ite	ls
 800b948:	2400      	movls	r4, #0
 800b94a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800b94e:	409a      	lsls	r2, r3
 800b950:	40fc      	lsrs	r4, r7
 800b952:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800b956:	4322      	orrs	r2, r4
 800b958:	e7e1      	b.n	800b91e <__b2d+0x4a>
 800b95a:	ea44 0107 	orr.w	r1, r4, r7
 800b95e:	e7de      	b.n	800b91e <__b2d+0x4a>
 800b960:	3ff00000 	.word	0x3ff00000

0800b964 <__d2b>:
 800b964:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800b968:	2101      	movs	r1, #1
 800b96a:	4690      	mov	r8, r2
 800b96c:	4699      	mov	r9, r3
 800b96e:	9e08      	ldr	r6, [sp, #32]
 800b970:	f7ff fc24 	bl	800b1bc <_Balloc>
 800b974:	4604      	mov	r4, r0
 800b976:	b930      	cbnz	r0, 800b986 <__d2b+0x22>
 800b978:	4602      	mov	r2, r0
 800b97a:	f240 310f 	movw	r1, #783	@ 0x30f
 800b97e:	4b23      	ldr	r3, [pc, #140]	@ (800ba0c <__d2b+0xa8>)
 800b980:	4823      	ldr	r0, [pc, #140]	@ (800ba10 <__d2b+0xac>)
 800b982:	f7fd f9c1 	bl	8008d08 <__assert_func>
 800b986:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b98a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b98e:	b10d      	cbz	r5, 800b994 <__d2b+0x30>
 800b990:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b994:	9301      	str	r3, [sp, #4]
 800b996:	f1b8 0300 	subs.w	r3, r8, #0
 800b99a:	d024      	beq.n	800b9e6 <__d2b+0x82>
 800b99c:	4668      	mov	r0, sp
 800b99e:	9300      	str	r3, [sp, #0]
 800b9a0:	f7ff fd1d 	bl	800b3de <__lo0bits>
 800b9a4:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b9a8:	b1d8      	cbz	r0, 800b9e2 <__d2b+0x7e>
 800b9aa:	f1c0 0320 	rsb	r3, r0, #32
 800b9ae:	fa02 f303 	lsl.w	r3, r2, r3
 800b9b2:	430b      	orrs	r3, r1
 800b9b4:	40c2      	lsrs	r2, r0
 800b9b6:	6163      	str	r3, [r4, #20]
 800b9b8:	9201      	str	r2, [sp, #4]
 800b9ba:	9b01      	ldr	r3, [sp, #4]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	bf0c      	ite	eq
 800b9c0:	2201      	moveq	r2, #1
 800b9c2:	2202      	movne	r2, #2
 800b9c4:	61a3      	str	r3, [r4, #24]
 800b9c6:	6122      	str	r2, [r4, #16]
 800b9c8:	b1ad      	cbz	r5, 800b9f6 <__d2b+0x92>
 800b9ca:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b9ce:	4405      	add	r5, r0
 800b9d0:	6035      	str	r5, [r6, #0]
 800b9d2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b9d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9d8:	6018      	str	r0, [r3, #0]
 800b9da:	4620      	mov	r0, r4
 800b9dc:	b002      	add	sp, #8
 800b9de:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800b9e2:	6161      	str	r1, [r4, #20]
 800b9e4:	e7e9      	b.n	800b9ba <__d2b+0x56>
 800b9e6:	a801      	add	r0, sp, #4
 800b9e8:	f7ff fcf9 	bl	800b3de <__lo0bits>
 800b9ec:	9b01      	ldr	r3, [sp, #4]
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	6163      	str	r3, [r4, #20]
 800b9f2:	3020      	adds	r0, #32
 800b9f4:	e7e7      	b.n	800b9c6 <__d2b+0x62>
 800b9f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b9fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b9fe:	6030      	str	r0, [r6, #0]
 800ba00:	6918      	ldr	r0, [r3, #16]
 800ba02:	f7ff fccd 	bl	800b3a0 <__hi0bits>
 800ba06:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ba0a:	e7e4      	b.n	800b9d6 <__d2b+0x72>
 800ba0c:	0800ce5c 	.word	0x0800ce5c
 800ba10:	0800cecd 	.word	0x0800cecd

0800ba14 <__ratio>:
 800ba14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba18:	b085      	sub	sp, #20
 800ba1a:	e9cd 1000 	strd	r1, r0, [sp]
 800ba1e:	a902      	add	r1, sp, #8
 800ba20:	f7ff ff58 	bl	800b8d4 <__b2d>
 800ba24:	468b      	mov	fp, r1
 800ba26:	4606      	mov	r6, r0
 800ba28:	460f      	mov	r7, r1
 800ba2a:	9800      	ldr	r0, [sp, #0]
 800ba2c:	a903      	add	r1, sp, #12
 800ba2e:	f7ff ff51 	bl	800b8d4 <__b2d>
 800ba32:	460d      	mov	r5, r1
 800ba34:	9b01      	ldr	r3, [sp, #4]
 800ba36:	4689      	mov	r9, r1
 800ba38:	6919      	ldr	r1, [r3, #16]
 800ba3a:	9b00      	ldr	r3, [sp, #0]
 800ba3c:	4604      	mov	r4, r0
 800ba3e:	691b      	ldr	r3, [r3, #16]
 800ba40:	4630      	mov	r0, r6
 800ba42:	1ac9      	subs	r1, r1, r3
 800ba44:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ba48:	1a9b      	subs	r3, r3, r2
 800ba4a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	bfcd      	iteet	gt
 800ba52:	463a      	movgt	r2, r7
 800ba54:	462a      	movle	r2, r5
 800ba56:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ba5a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800ba5e:	bfd8      	it	le
 800ba60:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ba64:	464b      	mov	r3, r9
 800ba66:	4622      	mov	r2, r4
 800ba68:	4659      	mov	r1, fp
 800ba6a:	f7f4 fe69 	bl	8000740 <__aeabi_ddiv>
 800ba6e:	b005      	add	sp, #20
 800ba70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ba74 <__copybits>:
 800ba74:	3901      	subs	r1, #1
 800ba76:	b570      	push	{r4, r5, r6, lr}
 800ba78:	1149      	asrs	r1, r1, #5
 800ba7a:	6914      	ldr	r4, [r2, #16]
 800ba7c:	3101      	adds	r1, #1
 800ba7e:	f102 0314 	add.w	r3, r2, #20
 800ba82:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ba86:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ba8a:	1f05      	subs	r5, r0, #4
 800ba8c:	42a3      	cmp	r3, r4
 800ba8e:	d30c      	bcc.n	800baaa <__copybits+0x36>
 800ba90:	1aa3      	subs	r3, r4, r2
 800ba92:	3b11      	subs	r3, #17
 800ba94:	f023 0303 	bic.w	r3, r3, #3
 800ba98:	3211      	adds	r2, #17
 800ba9a:	42a2      	cmp	r2, r4
 800ba9c:	bf88      	it	hi
 800ba9e:	2300      	movhi	r3, #0
 800baa0:	4418      	add	r0, r3
 800baa2:	2300      	movs	r3, #0
 800baa4:	4288      	cmp	r0, r1
 800baa6:	d305      	bcc.n	800bab4 <__copybits+0x40>
 800baa8:	bd70      	pop	{r4, r5, r6, pc}
 800baaa:	f853 6b04 	ldr.w	r6, [r3], #4
 800baae:	f845 6f04 	str.w	r6, [r5, #4]!
 800bab2:	e7eb      	b.n	800ba8c <__copybits+0x18>
 800bab4:	f840 3b04 	str.w	r3, [r0], #4
 800bab8:	e7f4      	b.n	800baa4 <__copybits+0x30>

0800baba <__any_on>:
 800baba:	f100 0214 	add.w	r2, r0, #20
 800babe:	6900      	ldr	r0, [r0, #16]
 800bac0:	114b      	asrs	r3, r1, #5
 800bac2:	4298      	cmp	r0, r3
 800bac4:	b510      	push	{r4, lr}
 800bac6:	db11      	blt.n	800baec <__any_on+0x32>
 800bac8:	dd0a      	ble.n	800bae0 <__any_on+0x26>
 800baca:	f011 011f 	ands.w	r1, r1, #31
 800bace:	d007      	beq.n	800bae0 <__any_on+0x26>
 800bad0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bad4:	fa24 f001 	lsr.w	r0, r4, r1
 800bad8:	fa00 f101 	lsl.w	r1, r0, r1
 800badc:	428c      	cmp	r4, r1
 800bade:	d10b      	bne.n	800baf8 <__any_on+0x3e>
 800bae0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800bae4:	4293      	cmp	r3, r2
 800bae6:	d803      	bhi.n	800baf0 <__any_on+0x36>
 800bae8:	2000      	movs	r0, #0
 800baea:	bd10      	pop	{r4, pc}
 800baec:	4603      	mov	r3, r0
 800baee:	e7f7      	b.n	800bae0 <__any_on+0x26>
 800baf0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800baf4:	2900      	cmp	r1, #0
 800baf6:	d0f5      	beq.n	800bae4 <__any_on+0x2a>
 800baf8:	2001      	movs	r0, #1
 800bafa:	e7f6      	b.n	800baea <__any_on+0x30>

0800bafc <_realloc_r>:
 800bafc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb00:	4607      	mov	r7, r0
 800bb02:	4614      	mov	r4, r2
 800bb04:	460d      	mov	r5, r1
 800bb06:	b921      	cbnz	r1, 800bb12 <_realloc_r+0x16>
 800bb08:	4611      	mov	r1, r2
 800bb0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb0e:	f7fd b98b 	b.w	8008e28 <_malloc_r>
 800bb12:	b92a      	cbnz	r2, 800bb20 <_realloc_r+0x24>
 800bb14:	f7fd f916 	bl	8008d44 <_free_r>
 800bb18:	4625      	mov	r5, r4
 800bb1a:	4628      	mov	r0, r5
 800bb1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb20:	f000 fac2 	bl	800c0a8 <_malloc_usable_size_r>
 800bb24:	4284      	cmp	r4, r0
 800bb26:	4606      	mov	r6, r0
 800bb28:	d802      	bhi.n	800bb30 <_realloc_r+0x34>
 800bb2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bb2e:	d8f4      	bhi.n	800bb1a <_realloc_r+0x1e>
 800bb30:	4621      	mov	r1, r4
 800bb32:	4638      	mov	r0, r7
 800bb34:	f7fd f978 	bl	8008e28 <_malloc_r>
 800bb38:	4680      	mov	r8, r0
 800bb3a:	b908      	cbnz	r0, 800bb40 <_realloc_r+0x44>
 800bb3c:	4645      	mov	r5, r8
 800bb3e:	e7ec      	b.n	800bb1a <_realloc_r+0x1e>
 800bb40:	42b4      	cmp	r4, r6
 800bb42:	4622      	mov	r2, r4
 800bb44:	4629      	mov	r1, r5
 800bb46:	bf28      	it	cs
 800bb48:	4632      	movcs	r2, r6
 800bb4a:	f7fd f8ca 	bl	8008ce2 <memcpy>
 800bb4e:	4629      	mov	r1, r5
 800bb50:	4638      	mov	r0, r7
 800bb52:	f7fd f8f7 	bl	8008d44 <_free_r>
 800bb56:	e7f1      	b.n	800bb3c <_realloc_r+0x40>

0800bb58 <_strtoul_l.isra.0>:
 800bb58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bb5c:	4686      	mov	lr, r0
 800bb5e:	460d      	mov	r5, r1
 800bb60:	4e33      	ldr	r6, [pc, #204]	@ (800bc30 <_strtoul_l.isra.0+0xd8>)
 800bb62:	4628      	mov	r0, r5
 800bb64:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb68:	5d37      	ldrb	r7, [r6, r4]
 800bb6a:	f017 0708 	ands.w	r7, r7, #8
 800bb6e:	d1f8      	bne.n	800bb62 <_strtoul_l.isra.0+0xa>
 800bb70:	2c2d      	cmp	r4, #45	@ 0x2d
 800bb72:	d110      	bne.n	800bb96 <_strtoul_l.isra.0+0x3e>
 800bb74:	2701      	movs	r7, #1
 800bb76:	782c      	ldrb	r4, [r5, #0]
 800bb78:	1c85      	adds	r5, r0, #2
 800bb7a:	f033 0010 	bics.w	r0, r3, #16
 800bb7e:	d115      	bne.n	800bbac <_strtoul_l.isra.0+0x54>
 800bb80:	2c30      	cmp	r4, #48	@ 0x30
 800bb82:	d10d      	bne.n	800bba0 <_strtoul_l.isra.0+0x48>
 800bb84:	7828      	ldrb	r0, [r5, #0]
 800bb86:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800bb8a:	2858      	cmp	r0, #88	@ 0x58
 800bb8c:	d108      	bne.n	800bba0 <_strtoul_l.isra.0+0x48>
 800bb8e:	786c      	ldrb	r4, [r5, #1]
 800bb90:	3502      	adds	r5, #2
 800bb92:	2310      	movs	r3, #16
 800bb94:	e00a      	b.n	800bbac <_strtoul_l.isra.0+0x54>
 800bb96:	2c2b      	cmp	r4, #43	@ 0x2b
 800bb98:	bf04      	itt	eq
 800bb9a:	782c      	ldrbeq	r4, [r5, #0]
 800bb9c:	1c85      	addeq	r5, r0, #2
 800bb9e:	e7ec      	b.n	800bb7a <_strtoul_l.isra.0+0x22>
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d1f6      	bne.n	800bb92 <_strtoul_l.isra.0+0x3a>
 800bba4:	2c30      	cmp	r4, #48	@ 0x30
 800bba6:	bf14      	ite	ne
 800bba8:	230a      	movne	r3, #10
 800bbaa:	2308      	moveq	r3, #8
 800bbac:	f04f 38ff 	mov.w	r8, #4294967295
 800bbb0:	fbb8 f8f3 	udiv	r8, r8, r3
 800bbb4:	2600      	movs	r6, #0
 800bbb6:	fb03 f908 	mul.w	r9, r3, r8
 800bbba:	4630      	mov	r0, r6
 800bbbc:	ea6f 0909 	mvn.w	r9, r9
 800bbc0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800bbc4:	f1bc 0f09 	cmp.w	ip, #9
 800bbc8:	d810      	bhi.n	800bbec <_strtoul_l.isra.0+0x94>
 800bbca:	4664      	mov	r4, ip
 800bbcc:	42a3      	cmp	r3, r4
 800bbce:	dd1e      	ble.n	800bc0e <_strtoul_l.isra.0+0xb6>
 800bbd0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800bbd4:	d007      	beq.n	800bbe6 <_strtoul_l.isra.0+0x8e>
 800bbd6:	4580      	cmp	r8, r0
 800bbd8:	d316      	bcc.n	800bc08 <_strtoul_l.isra.0+0xb0>
 800bbda:	d101      	bne.n	800bbe0 <_strtoul_l.isra.0+0x88>
 800bbdc:	45a1      	cmp	r9, r4
 800bbde:	db13      	blt.n	800bc08 <_strtoul_l.isra.0+0xb0>
 800bbe0:	2601      	movs	r6, #1
 800bbe2:	fb00 4003 	mla	r0, r0, r3, r4
 800bbe6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bbea:	e7e9      	b.n	800bbc0 <_strtoul_l.isra.0+0x68>
 800bbec:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800bbf0:	f1bc 0f19 	cmp.w	ip, #25
 800bbf4:	d801      	bhi.n	800bbfa <_strtoul_l.isra.0+0xa2>
 800bbf6:	3c37      	subs	r4, #55	@ 0x37
 800bbf8:	e7e8      	b.n	800bbcc <_strtoul_l.isra.0+0x74>
 800bbfa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800bbfe:	f1bc 0f19 	cmp.w	ip, #25
 800bc02:	d804      	bhi.n	800bc0e <_strtoul_l.isra.0+0xb6>
 800bc04:	3c57      	subs	r4, #87	@ 0x57
 800bc06:	e7e1      	b.n	800bbcc <_strtoul_l.isra.0+0x74>
 800bc08:	f04f 36ff 	mov.w	r6, #4294967295
 800bc0c:	e7eb      	b.n	800bbe6 <_strtoul_l.isra.0+0x8e>
 800bc0e:	1c73      	adds	r3, r6, #1
 800bc10:	d106      	bne.n	800bc20 <_strtoul_l.isra.0+0xc8>
 800bc12:	2322      	movs	r3, #34	@ 0x22
 800bc14:	4630      	mov	r0, r6
 800bc16:	f8ce 3000 	str.w	r3, [lr]
 800bc1a:	b932      	cbnz	r2, 800bc2a <_strtoul_l.isra.0+0xd2>
 800bc1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc20:	b107      	cbz	r7, 800bc24 <_strtoul_l.isra.0+0xcc>
 800bc22:	4240      	negs	r0, r0
 800bc24:	2a00      	cmp	r2, #0
 800bc26:	d0f9      	beq.n	800bc1c <_strtoul_l.isra.0+0xc4>
 800bc28:	b106      	cbz	r6, 800bc2c <_strtoul_l.isra.0+0xd4>
 800bc2a:	1e69      	subs	r1, r5, #1
 800bc2c:	6011      	str	r1, [r2, #0]
 800bc2e:	e7f5      	b.n	800bc1c <_strtoul_l.isra.0+0xc4>
 800bc30:	0800cf79 	.word	0x0800cf79

0800bc34 <_strtoul_r>:
 800bc34:	f7ff bf90 	b.w	800bb58 <_strtoul_l.isra.0>

0800bc38 <__ascii_wctomb>:
 800bc38:	4603      	mov	r3, r0
 800bc3a:	4608      	mov	r0, r1
 800bc3c:	b141      	cbz	r1, 800bc50 <__ascii_wctomb+0x18>
 800bc3e:	2aff      	cmp	r2, #255	@ 0xff
 800bc40:	d904      	bls.n	800bc4c <__ascii_wctomb+0x14>
 800bc42:	228a      	movs	r2, #138	@ 0x8a
 800bc44:	f04f 30ff 	mov.w	r0, #4294967295
 800bc48:	601a      	str	r2, [r3, #0]
 800bc4a:	4770      	bx	lr
 800bc4c:	2001      	movs	r0, #1
 800bc4e:	700a      	strb	r2, [r1, #0]
 800bc50:	4770      	bx	lr

0800bc52 <__sfputc_r>:
 800bc52:	6893      	ldr	r3, [r2, #8]
 800bc54:	b410      	push	{r4}
 800bc56:	3b01      	subs	r3, #1
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	6093      	str	r3, [r2, #8]
 800bc5c:	da07      	bge.n	800bc6e <__sfputc_r+0x1c>
 800bc5e:	6994      	ldr	r4, [r2, #24]
 800bc60:	42a3      	cmp	r3, r4
 800bc62:	db01      	blt.n	800bc68 <__sfputc_r+0x16>
 800bc64:	290a      	cmp	r1, #10
 800bc66:	d102      	bne.n	800bc6e <__sfputc_r+0x1c>
 800bc68:	bc10      	pop	{r4}
 800bc6a:	f000 b931 	b.w	800bed0 <__swbuf_r>
 800bc6e:	6813      	ldr	r3, [r2, #0]
 800bc70:	1c58      	adds	r0, r3, #1
 800bc72:	6010      	str	r0, [r2, #0]
 800bc74:	7019      	strb	r1, [r3, #0]
 800bc76:	4608      	mov	r0, r1
 800bc78:	bc10      	pop	{r4}
 800bc7a:	4770      	bx	lr

0800bc7c <__sfputs_r>:
 800bc7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc7e:	4606      	mov	r6, r0
 800bc80:	460f      	mov	r7, r1
 800bc82:	4614      	mov	r4, r2
 800bc84:	18d5      	adds	r5, r2, r3
 800bc86:	42ac      	cmp	r4, r5
 800bc88:	d101      	bne.n	800bc8e <__sfputs_r+0x12>
 800bc8a:	2000      	movs	r0, #0
 800bc8c:	e007      	b.n	800bc9e <__sfputs_r+0x22>
 800bc8e:	463a      	mov	r2, r7
 800bc90:	4630      	mov	r0, r6
 800bc92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc96:	f7ff ffdc 	bl	800bc52 <__sfputc_r>
 800bc9a:	1c43      	adds	r3, r0, #1
 800bc9c:	d1f3      	bne.n	800bc86 <__sfputs_r+0xa>
 800bc9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bca0 <_vfiprintf_r>:
 800bca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bca4:	460d      	mov	r5, r1
 800bca6:	4614      	mov	r4, r2
 800bca8:	4698      	mov	r8, r3
 800bcaa:	4606      	mov	r6, r0
 800bcac:	b09d      	sub	sp, #116	@ 0x74
 800bcae:	b118      	cbz	r0, 800bcb8 <_vfiprintf_r+0x18>
 800bcb0:	6a03      	ldr	r3, [r0, #32]
 800bcb2:	b90b      	cbnz	r3, 800bcb8 <_vfiprintf_r+0x18>
 800bcb4:	f7fc fdce 	bl	8008854 <__sinit>
 800bcb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bcba:	07d9      	lsls	r1, r3, #31
 800bcbc:	d405      	bmi.n	800bcca <_vfiprintf_r+0x2a>
 800bcbe:	89ab      	ldrh	r3, [r5, #12]
 800bcc0:	059a      	lsls	r2, r3, #22
 800bcc2:	d402      	bmi.n	800bcca <_vfiprintf_r+0x2a>
 800bcc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bcc6:	f7fd f80a 	bl	8008cde <__retarget_lock_acquire_recursive>
 800bcca:	89ab      	ldrh	r3, [r5, #12]
 800bccc:	071b      	lsls	r3, r3, #28
 800bcce:	d501      	bpl.n	800bcd4 <_vfiprintf_r+0x34>
 800bcd0:	692b      	ldr	r3, [r5, #16]
 800bcd2:	b99b      	cbnz	r3, 800bcfc <_vfiprintf_r+0x5c>
 800bcd4:	4629      	mov	r1, r5
 800bcd6:	4630      	mov	r0, r6
 800bcd8:	f000 f938 	bl	800bf4c <__swsetup_r>
 800bcdc:	b170      	cbz	r0, 800bcfc <_vfiprintf_r+0x5c>
 800bcde:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bce0:	07dc      	lsls	r4, r3, #31
 800bce2:	d504      	bpl.n	800bcee <_vfiprintf_r+0x4e>
 800bce4:	f04f 30ff 	mov.w	r0, #4294967295
 800bce8:	b01d      	add	sp, #116	@ 0x74
 800bcea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcee:	89ab      	ldrh	r3, [r5, #12]
 800bcf0:	0598      	lsls	r0, r3, #22
 800bcf2:	d4f7      	bmi.n	800bce4 <_vfiprintf_r+0x44>
 800bcf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bcf6:	f7fc fff3 	bl	8008ce0 <__retarget_lock_release_recursive>
 800bcfa:	e7f3      	b.n	800bce4 <_vfiprintf_r+0x44>
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd00:	2320      	movs	r3, #32
 800bd02:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bd06:	2330      	movs	r3, #48	@ 0x30
 800bd08:	f04f 0901 	mov.w	r9, #1
 800bd0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd10:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800bebc <_vfiprintf_r+0x21c>
 800bd14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bd18:	4623      	mov	r3, r4
 800bd1a:	469a      	mov	sl, r3
 800bd1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd20:	b10a      	cbz	r2, 800bd26 <_vfiprintf_r+0x86>
 800bd22:	2a25      	cmp	r2, #37	@ 0x25
 800bd24:	d1f9      	bne.n	800bd1a <_vfiprintf_r+0x7a>
 800bd26:	ebba 0b04 	subs.w	fp, sl, r4
 800bd2a:	d00b      	beq.n	800bd44 <_vfiprintf_r+0xa4>
 800bd2c:	465b      	mov	r3, fp
 800bd2e:	4622      	mov	r2, r4
 800bd30:	4629      	mov	r1, r5
 800bd32:	4630      	mov	r0, r6
 800bd34:	f7ff ffa2 	bl	800bc7c <__sfputs_r>
 800bd38:	3001      	adds	r0, #1
 800bd3a:	f000 80a7 	beq.w	800be8c <_vfiprintf_r+0x1ec>
 800bd3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd40:	445a      	add	r2, fp
 800bd42:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd44:	f89a 3000 	ldrb.w	r3, [sl]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	f000 809f 	beq.w	800be8c <_vfiprintf_r+0x1ec>
 800bd4e:	2300      	movs	r3, #0
 800bd50:	f04f 32ff 	mov.w	r2, #4294967295
 800bd54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd58:	f10a 0a01 	add.w	sl, sl, #1
 800bd5c:	9304      	str	r3, [sp, #16]
 800bd5e:	9307      	str	r3, [sp, #28]
 800bd60:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd64:	931a      	str	r3, [sp, #104]	@ 0x68
 800bd66:	4654      	mov	r4, sl
 800bd68:	2205      	movs	r2, #5
 800bd6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd6e:	4853      	ldr	r0, [pc, #332]	@ (800bebc <_vfiprintf_r+0x21c>)
 800bd70:	f7fe febc 	bl	800aaec <memchr>
 800bd74:	9a04      	ldr	r2, [sp, #16]
 800bd76:	b9d8      	cbnz	r0, 800bdb0 <_vfiprintf_r+0x110>
 800bd78:	06d1      	lsls	r1, r2, #27
 800bd7a:	bf44      	itt	mi
 800bd7c:	2320      	movmi	r3, #32
 800bd7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd82:	0713      	lsls	r3, r2, #28
 800bd84:	bf44      	itt	mi
 800bd86:	232b      	movmi	r3, #43	@ 0x2b
 800bd88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd8c:	f89a 3000 	ldrb.w	r3, [sl]
 800bd90:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd92:	d015      	beq.n	800bdc0 <_vfiprintf_r+0x120>
 800bd94:	4654      	mov	r4, sl
 800bd96:	2000      	movs	r0, #0
 800bd98:	f04f 0c0a 	mov.w	ip, #10
 800bd9c:	9a07      	ldr	r2, [sp, #28]
 800bd9e:	4621      	mov	r1, r4
 800bda0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bda4:	3b30      	subs	r3, #48	@ 0x30
 800bda6:	2b09      	cmp	r3, #9
 800bda8:	d94b      	bls.n	800be42 <_vfiprintf_r+0x1a2>
 800bdaa:	b1b0      	cbz	r0, 800bdda <_vfiprintf_r+0x13a>
 800bdac:	9207      	str	r2, [sp, #28]
 800bdae:	e014      	b.n	800bdda <_vfiprintf_r+0x13a>
 800bdb0:	eba0 0308 	sub.w	r3, r0, r8
 800bdb4:	fa09 f303 	lsl.w	r3, r9, r3
 800bdb8:	4313      	orrs	r3, r2
 800bdba:	46a2      	mov	sl, r4
 800bdbc:	9304      	str	r3, [sp, #16]
 800bdbe:	e7d2      	b.n	800bd66 <_vfiprintf_r+0xc6>
 800bdc0:	9b03      	ldr	r3, [sp, #12]
 800bdc2:	1d19      	adds	r1, r3, #4
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	9103      	str	r1, [sp, #12]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	bfbb      	ittet	lt
 800bdcc:	425b      	neglt	r3, r3
 800bdce:	f042 0202 	orrlt.w	r2, r2, #2
 800bdd2:	9307      	strge	r3, [sp, #28]
 800bdd4:	9307      	strlt	r3, [sp, #28]
 800bdd6:	bfb8      	it	lt
 800bdd8:	9204      	strlt	r2, [sp, #16]
 800bdda:	7823      	ldrb	r3, [r4, #0]
 800bddc:	2b2e      	cmp	r3, #46	@ 0x2e
 800bdde:	d10a      	bne.n	800bdf6 <_vfiprintf_r+0x156>
 800bde0:	7863      	ldrb	r3, [r4, #1]
 800bde2:	2b2a      	cmp	r3, #42	@ 0x2a
 800bde4:	d132      	bne.n	800be4c <_vfiprintf_r+0x1ac>
 800bde6:	9b03      	ldr	r3, [sp, #12]
 800bde8:	3402      	adds	r4, #2
 800bdea:	1d1a      	adds	r2, r3, #4
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	9203      	str	r2, [sp, #12]
 800bdf0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bdf4:	9305      	str	r3, [sp, #20]
 800bdf6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800bec0 <_vfiprintf_r+0x220>
 800bdfa:	2203      	movs	r2, #3
 800bdfc:	4650      	mov	r0, sl
 800bdfe:	7821      	ldrb	r1, [r4, #0]
 800be00:	f7fe fe74 	bl	800aaec <memchr>
 800be04:	b138      	cbz	r0, 800be16 <_vfiprintf_r+0x176>
 800be06:	2240      	movs	r2, #64	@ 0x40
 800be08:	9b04      	ldr	r3, [sp, #16]
 800be0a:	eba0 000a 	sub.w	r0, r0, sl
 800be0e:	4082      	lsls	r2, r0
 800be10:	4313      	orrs	r3, r2
 800be12:	3401      	adds	r4, #1
 800be14:	9304      	str	r3, [sp, #16]
 800be16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be1a:	2206      	movs	r2, #6
 800be1c:	4829      	ldr	r0, [pc, #164]	@ (800bec4 <_vfiprintf_r+0x224>)
 800be1e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800be22:	f7fe fe63 	bl	800aaec <memchr>
 800be26:	2800      	cmp	r0, #0
 800be28:	d03f      	beq.n	800beaa <_vfiprintf_r+0x20a>
 800be2a:	4b27      	ldr	r3, [pc, #156]	@ (800bec8 <_vfiprintf_r+0x228>)
 800be2c:	bb1b      	cbnz	r3, 800be76 <_vfiprintf_r+0x1d6>
 800be2e:	9b03      	ldr	r3, [sp, #12]
 800be30:	3307      	adds	r3, #7
 800be32:	f023 0307 	bic.w	r3, r3, #7
 800be36:	3308      	adds	r3, #8
 800be38:	9303      	str	r3, [sp, #12]
 800be3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be3c:	443b      	add	r3, r7
 800be3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800be40:	e76a      	b.n	800bd18 <_vfiprintf_r+0x78>
 800be42:	460c      	mov	r4, r1
 800be44:	2001      	movs	r0, #1
 800be46:	fb0c 3202 	mla	r2, ip, r2, r3
 800be4a:	e7a8      	b.n	800bd9e <_vfiprintf_r+0xfe>
 800be4c:	2300      	movs	r3, #0
 800be4e:	f04f 0c0a 	mov.w	ip, #10
 800be52:	4619      	mov	r1, r3
 800be54:	3401      	adds	r4, #1
 800be56:	9305      	str	r3, [sp, #20]
 800be58:	4620      	mov	r0, r4
 800be5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be5e:	3a30      	subs	r2, #48	@ 0x30
 800be60:	2a09      	cmp	r2, #9
 800be62:	d903      	bls.n	800be6c <_vfiprintf_r+0x1cc>
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0c6      	beq.n	800bdf6 <_vfiprintf_r+0x156>
 800be68:	9105      	str	r1, [sp, #20]
 800be6a:	e7c4      	b.n	800bdf6 <_vfiprintf_r+0x156>
 800be6c:	4604      	mov	r4, r0
 800be6e:	2301      	movs	r3, #1
 800be70:	fb0c 2101 	mla	r1, ip, r1, r2
 800be74:	e7f0      	b.n	800be58 <_vfiprintf_r+0x1b8>
 800be76:	ab03      	add	r3, sp, #12
 800be78:	9300      	str	r3, [sp, #0]
 800be7a:	462a      	mov	r2, r5
 800be7c:	4630      	mov	r0, r6
 800be7e:	4b13      	ldr	r3, [pc, #76]	@ (800becc <_vfiprintf_r+0x22c>)
 800be80:	a904      	add	r1, sp, #16
 800be82:	f3af 8000 	nop.w
 800be86:	4607      	mov	r7, r0
 800be88:	1c78      	adds	r0, r7, #1
 800be8a:	d1d6      	bne.n	800be3a <_vfiprintf_r+0x19a>
 800be8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800be8e:	07d9      	lsls	r1, r3, #31
 800be90:	d405      	bmi.n	800be9e <_vfiprintf_r+0x1fe>
 800be92:	89ab      	ldrh	r3, [r5, #12]
 800be94:	059a      	lsls	r2, r3, #22
 800be96:	d402      	bmi.n	800be9e <_vfiprintf_r+0x1fe>
 800be98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800be9a:	f7fc ff21 	bl	8008ce0 <__retarget_lock_release_recursive>
 800be9e:	89ab      	ldrh	r3, [r5, #12]
 800bea0:	065b      	lsls	r3, r3, #25
 800bea2:	f53f af1f 	bmi.w	800bce4 <_vfiprintf_r+0x44>
 800bea6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bea8:	e71e      	b.n	800bce8 <_vfiprintf_r+0x48>
 800beaa:	ab03      	add	r3, sp, #12
 800beac:	9300      	str	r3, [sp, #0]
 800beae:	462a      	mov	r2, r5
 800beb0:	4630      	mov	r0, r6
 800beb2:	4b06      	ldr	r3, [pc, #24]	@ (800becc <_vfiprintf_r+0x22c>)
 800beb4:	a904      	add	r1, sp, #16
 800beb6:	f7fe fa59 	bl	800a36c <_printf_i>
 800beba:	e7e4      	b.n	800be86 <_vfiprintf_r+0x1e6>
 800bebc:	0800ce06 	.word	0x0800ce06
 800bec0:	0800ce0c 	.word	0x0800ce0c
 800bec4:	0800ce10 	.word	0x0800ce10
 800bec8:	00000000 	.word	0x00000000
 800becc:	0800bc7d 	.word	0x0800bc7d

0800bed0 <__swbuf_r>:
 800bed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bed2:	460e      	mov	r6, r1
 800bed4:	4614      	mov	r4, r2
 800bed6:	4605      	mov	r5, r0
 800bed8:	b118      	cbz	r0, 800bee2 <__swbuf_r+0x12>
 800beda:	6a03      	ldr	r3, [r0, #32]
 800bedc:	b90b      	cbnz	r3, 800bee2 <__swbuf_r+0x12>
 800bede:	f7fc fcb9 	bl	8008854 <__sinit>
 800bee2:	69a3      	ldr	r3, [r4, #24]
 800bee4:	60a3      	str	r3, [r4, #8]
 800bee6:	89a3      	ldrh	r3, [r4, #12]
 800bee8:	071a      	lsls	r2, r3, #28
 800beea:	d501      	bpl.n	800bef0 <__swbuf_r+0x20>
 800beec:	6923      	ldr	r3, [r4, #16]
 800beee:	b943      	cbnz	r3, 800bf02 <__swbuf_r+0x32>
 800bef0:	4621      	mov	r1, r4
 800bef2:	4628      	mov	r0, r5
 800bef4:	f000 f82a 	bl	800bf4c <__swsetup_r>
 800bef8:	b118      	cbz	r0, 800bf02 <__swbuf_r+0x32>
 800befa:	f04f 37ff 	mov.w	r7, #4294967295
 800befe:	4638      	mov	r0, r7
 800bf00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf02:	6823      	ldr	r3, [r4, #0]
 800bf04:	6922      	ldr	r2, [r4, #16]
 800bf06:	b2f6      	uxtb	r6, r6
 800bf08:	1a98      	subs	r0, r3, r2
 800bf0a:	6963      	ldr	r3, [r4, #20]
 800bf0c:	4637      	mov	r7, r6
 800bf0e:	4283      	cmp	r3, r0
 800bf10:	dc05      	bgt.n	800bf1e <__swbuf_r+0x4e>
 800bf12:	4621      	mov	r1, r4
 800bf14:	4628      	mov	r0, r5
 800bf16:	f7fe fd13 	bl	800a940 <_fflush_r>
 800bf1a:	2800      	cmp	r0, #0
 800bf1c:	d1ed      	bne.n	800befa <__swbuf_r+0x2a>
 800bf1e:	68a3      	ldr	r3, [r4, #8]
 800bf20:	3b01      	subs	r3, #1
 800bf22:	60a3      	str	r3, [r4, #8]
 800bf24:	6823      	ldr	r3, [r4, #0]
 800bf26:	1c5a      	adds	r2, r3, #1
 800bf28:	6022      	str	r2, [r4, #0]
 800bf2a:	701e      	strb	r6, [r3, #0]
 800bf2c:	6962      	ldr	r2, [r4, #20]
 800bf2e:	1c43      	adds	r3, r0, #1
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d004      	beq.n	800bf3e <__swbuf_r+0x6e>
 800bf34:	89a3      	ldrh	r3, [r4, #12]
 800bf36:	07db      	lsls	r3, r3, #31
 800bf38:	d5e1      	bpl.n	800befe <__swbuf_r+0x2e>
 800bf3a:	2e0a      	cmp	r6, #10
 800bf3c:	d1df      	bne.n	800befe <__swbuf_r+0x2e>
 800bf3e:	4621      	mov	r1, r4
 800bf40:	4628      	mov	r0, r5
 800bf42:	f7fe fcfd 	bl	800a940 <_fflush_r>
 800bf46:	2800      	cmp	r0, #0
 800bf48:	d0d9      	beq.n	800befe <__swbuf_r+0x2e>
 800bf4a:	e7d6      	b.n	800befa <__swbuf_r+0x2a>

0800bf4c <__swsetup_r>:
 800bf4c:	b538      	push	{r3, r4, r5, lr}
 800bf4e:	4b29      	ldr	r3, [pc, #164]	@ (800bff4 <__swsetup_r+0xa8>)
 800bf50:	4605      	mov	r5, r0
 800bf52:	6818      	ldr	r0, [r3, #0]
 800bf54:	460c      	mov	r4, r1
 800bf56:	b118      	cbz	r0, 800bf60 <__swsetup_r+0x14>
 800bf58:	6a03      	ldr	r3, [r0, #32]
 800bf5a:	b90b      	cbnz	r3, 800bf60 <__swsetup_r+0x14>
 800bf5c:	f7fc fc7a 	bl	8008854 <__sinit>
 800bf60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf64:	0719      	lsls	r1, r3, #28
 800bf66:	d422      	bmi.n	800bfae <__swsetup_r+0x62>
 800bf68:	06da      	lsls	r2, r3, #27
 800bf6a:	d407      	bmi.n	800bf7c <__swsetup_r+0x30>
 800bf6c:	2209      	movs	r2, #9
 800bf6e:	602a      	str	r2, [r5, #0]
 800bf70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bf74:	f04f 30ff 	mov.w	r0, #4294967295
 800bf78:	81a3      	strh	r3, [r4, #12]
 800bf7a:	e033      	b.n	800bfe4 <__swsetup_r+0x98>
 800bf7c:	0758      	lsls	r0, r3, #29
 800bf7e:	d512      	bpl.n	800bfa6 <__swsetup_r+0x5a>
 800bf80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bf82:	b141      	cbz	r1, 800bf96 <__swsetup_r+0x4a>
 800bf84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bf88:	4299      	cmp	r1, r3
 800bf8a:	d002      	beq.n	800bf92 <__swsetup_r+0x46>
 800bf8c:	4628      	mov	r0, r5
 800bf8e:	f7fc fed9 	bl	8008d44 <_free_r>
 800bf92:	2300      	movs	r3, #0
 800bf94:	6363      	str	r3, [r4, #52]	@ 0x34
 800bf96:	89a3      	ldrh	r3, [r4, #12]
 800bf98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bf9c:	81a3      	strh	r3, [r4, #12]
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	6063      	str	r3, [r4, #4]
 800bfa2:	6923      	ldr	r3, [r4, #16]
 800bfa4:	6023      	str	r3, [r4, #0]
 800bfa6:	89a3      	ldrh	r3, [r4, #12]
 800bfa8:	f043 0308 	orr.w	r3, r3, #8
 800bfac:	81a3      	strh	r3, [r4, #12]
 800bfae:	6923      	ldr	r3, [r4, #16]
 800bfb0:	b94b      	cbnz	r3, 800bfc6 <__swsetup_r+0x7a>
 800bfb2:	89a3      	ldrh	r3, [r4, #12]
 800bfb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bfb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bfbc:	d003      	beq.n	800bfc6 <__swsetup_r+0x7a>
 800bfbe:	4621      	mov	r1, r4
 800bfc0:	4628      	mov	r0, r5
 800bfc2:	f000 f89e 	bl	800c102 <__smakebuf_r>
 800bfc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfca:	f013 0201 	ands.w	r2, r3, #1
 800bfce:	d00a      	beq.n	800bfe6 <__swsetup_r+0x9a>
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	60a2      	str	r2, [r4, #8]
 800bfd4:	6962      	ldr	r2, [r4, #20]
 800bfd6:	4252      	negs	r2, r2
 800bfd8:	61a2      	str	r2, [r4, #24]
 800bfda:	6922      	ldr	r2, [r4, #16]
 800bfdc:	b942      	cbnz	r2, 800bff0 <__swsetup_r+0xa4>
 800bfde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bfe2:	d1c5      	bne.n	800bf70 <__swsetup_r+0x24>
 800bfe4:	bd38      	pop	{r3, r4, r5, pc}
 800bfe6:	0799      	lsls	r1, r3, #30
 800bfe8:	bf58      	it	pl
 800bfea:	6962      	ldrpl	r2, [r4, #20]
 800bfec:	60a2      	str	r2, [r4, #8]
 800bfee:	e7f4      	b.n	800bfda <__swsetup_r+0x8e>
 800bff0:	2000      	movs	r0, #0
 800bff2:	e7f7      	b.n	800bfe4 <__swsetup_r+0x98>
 800bff4:	2000001c 	.word	0x2000001c

0800bff8 <_raise_r>:
 800bff8:	291f      	cmp	r1, #31
 800bffa:	b538      	push	{r3, r4, r5, lr}
 800bffc:	4605      	mov	r5, r0
 800bffe:	460c      	mov	r4, r1
 800c000:	d904      	bls.n	800c00c <_raise_r+0x14>
 800c002:	2316      	movs	r3, #22
 800c004:	6003      	str	r3, [r0, #0]
 800c006:	f04f 30ff 	mov.w	r0, #4294967295
 800c00a:	bd38      	pop	{r3, r4, r5, pc}
 800c00c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c00e:	b112      	cbz	r2, 800c016 <_raise_r+0x1e>
 800c010:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c014:	b94b      	cbnz	r3, 800c02a <_raise_r+0x32>
 800c016:	4628      	mov	r0, r5
 800c018:	f000 f830 	bl	800c07c <_getpid_r>
 800c01c:	4622      	mov	r2, r4
 800c01e:	4601      	mov	r1, r0
 800c020:	4628      	mov	r0, r5
 800c022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c026:	f000 b817 	b.w	800c058 <_kill_r>
 800c02a:	2b01      	cmp	r3, #1
 800c02c:	d00a      	beq.n	800c044 <_raise_r+0x4c>
 800c02e:	1c59      	adds	r1, r3, #1
 800c030:	d103      	bne.n	800c03a <_raise_r+0x42>
 800c032:	2316      	movs	r3, #22
 800c034:	6003      	str	r3, [r0, #0]
 800c036:	2001      	movs	r0, #1
 800c038:	e7e7      	b.n	800c00a <_raise_r+0x12>
 800c03a:	2100      	movs	r1, #0
 800c03c:	4620      	mov	r0, r4
 800c03e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c042:	4798      	blx	r3
 800c044:	2000      	movs	r0, #0
 800c046:	e7e0      	b.n	800c00a <_raise_r+0x12>

0800c048 <raise>:
 800c048:	4b02      	ldr	r3, [pc, #8]	@ (800c054 <raise+0xc>)
 800c04a:	4601      	mov	r1, r0
 800c04c:	6818      	ldr	r0, [r3, #0]
 800c04e:	f7ff bfd3 	b.w	800bff8 <_raise_r>
 800c052:	bf00      	nop
 800c054:	2000001c 	.word	0x2000001c

0800c058 <_kill_r>:
 800c058:	b538      	push	{r3, r4, r5, lr}
 800c05a:	2300      	movs	r3, #0
 800c05c:	4d06      	ldr	r5, [pc, #24]	@ (800c078 <_kill_r+0x20>)
 800c05e:	4604      	mov	r4, r0
 800c060:	4608      	mov	r0, r1
 800c062:	4611      	mov	r1, r2
 800c064:	602b      	str	r3, [r5, #0]
 800c066:	f7f6 fb1c 	bl	80026a2 <_kill>
 800c06a:	1c43      	adds	r3, r0, #1
 800c06c:	d102      	bne.n	800c074 <_kill_r+0x1c>
 800c06e:	682b      	ldr	r3, [r5, #0]
 800c070:	b103      	cbz	r3, 800c074 <_kill_r+0x1c>
 800c072:	6023      	str	r3, [r4, #0]
 800c074:	bd38      	pop	{r3, r4, r5, pc}
 800c076:	bf00      	nop
 800c078:	20002104 	.word	0x20002104

0800c07c <_getpid_r>:
 800c07c:	f7f6 bb0a 	b.w	8002694 <_getpid>

0800c080 <_calloc_r>:
 800c080:	b570      	push	{r4, r5, r6, lr}
 800c082:	fba1 5402 	umull	r5, r4, r1, r2
 800c086:	b934      	cbnz	r4, 800c096 <_calloc_r+0x16>
 800c088:	4629      	mov	r1, r5
 800c08a:	f7fc fecd 	bl	8008e28 <_malloc_r>
 800c08e:	4606      	mov	r6, r0
 800c090:	b928      	cbnz	r0, 800c09e <_calloc_r+0x1e>
 800c092:	4630      	mov	r0, r6
 800c094:	bd70      	pop	{r4, r5, r6, pc}
 800c096:	220c      	movs	r2, #12
 800c098:	2600      	movs	r6, #0
 800c09a:	6002      	str	r2, [r0, #0]
 800c09c:	e7f9      	b.n	800c092 <_calloc_r+0x12>
 800c09e:	462a      	mov	r2, r5
 800c0a0:	4621      	mov	r1, r4
 800c0a2:	f7fc fca0 	bl	80089e6 <memset>
 800c0a6:	e7f4      	b.n	800c092 <_calloc_r+0x12>

0800c0a8 <_malloc_usable_size_r>:
 800c0a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c0ac:	1f18      	subs	r0, r3, #4
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	bfbc      	itt	lt
 800c0b2:	580b      	ldrlt	r3, [r1, r0]
 800c0b4:	18c0      	addlt	r0, r0, r3
 800c0b6:	4770      	bx	lr

0800c0b8 <__swhatbuf_r>:
 800c0b8:	b570      	push	{r4, r5, r6, lr}
 800c0ba:	460c      	mov	r4, r1
 800c0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0c0:	4615      	mov	r5, r2
 800c0c2:	2900      	cmp	r1, #0
 800c0c4:	461e      	mov	r6, r3
 800c0c6:	b096      	sub	sp, #88	@ 0x58
 800c0c8:	da0c      	bge.n	800c0e4 <__swhatbuf_r+0x2c>
 800c0ca:	89a3      	ldrh	r3, [r4, #12]
 800c0cc:	2100      	movs	r1, #0
 800c0ce:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c0d2:	bf14      	ite	ne
 800c0d4:	2340      	movne	r3, #64	@ 0x40
 800c0d6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c0da:	2000      	movs	r0, #0
 800c0dc:	6031      	str	r1, [r6, #0]
 800c0de:	602b      	str	r3, [r5, #0]
 800c0e0:	b016      	add	sp, #88	@ 0x58
 800c0e2:	bd70      	pop	{r4, r5, r6, pc}
 800c0e4:	466a      	mov	r2, sp
 800c0e6:	f000 f849 	bl	800c17c <_fstat_r>
 800c0ea:	2800      	cmp	r0, #0
 800c0ec:	dbed      	blt.n	800c0ca <__swhatbuf_r+0x12>
 800c0ee:	9901      	ldr	r1, [sp, #4]
 800c0f0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c0f4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c0f8:	4259      	negs	r1, r3
 800c0fa:	4159      	adcs	r1, r3
 800c0fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c100:	e7eb      	b.n	800c0da <__swhatbuf_r+0x22>

0800c102 <__smakebuf_r>:
 800c102:	898b      	ldrh	r3, [r1, #12]
 800c104:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c106:	079d      	lsls	r5, r3, #30
 800c108:	4606      	mov	r6, r0
 800c10a:	460c      	mov	r4, r1
 800c10c:	d507      	bpl.n	800c11e <__smakebuf_r+0x1c>
 800c10e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c112:	6023      	str	r3, [r4, #0]
 800c114:	6123      	str	r3, [r4, #16]
 800c116:	2301      	movs	r3, #1
 800c118:	6163      	str	r3, [r4, #20]
 800c11a:	b003      	add	sp, #12
 800c11c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c11e:	466a      	mov	r2, sp
 800c120:	ab01      	add	r3, sp, #4
 800c122:	f7ff ffc9 	bl	800c0b8 <__swhatbuf_r>
 800c126:	9f00      	ldr	r7, [sp, #0]
 800c128:	4605      	mov	r5, r0
 800c12a:	4639      	mov	r1, r7
 800c12c:	4630      	mov	r0, r6
 800c12e:	f7fc fe7b 	bl	8008e28 <_malloc_r>
 800c132:	b948      	cbnz	r0, 800c148 <__smakebuf_r+0x46>
 800c134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c138:	059a      	lsls	r2, r3, #22
 800c13a:	d4ee      	bmi.n	800c11a <__smakebuf_r+0x18>
 800c13c:	f023 0303 	bic.w	r3, r3, #3
 800c140:	f043 0302 	orr.w	r3, r3, #2
 800c144:	81a3      	strh	r3, [r4, #12]
 800c146:	e7e2      	b.n	800c10e <__smakebuf_r+0xc>
 800c148:	89a3      	ldrh	r3, [r4, #12]
 800c14a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c14e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c152:	81a3      	strh	r3, [r4, #12]
 800c154:	9b01      	ldr	r3, [sp, #4]
 800c156:	6020      	str	r0, [r4, #0]
 800c158:	b15b      	cbz	r3, 800c172 <__smakebuf_r+0x70>
 800c15a:	4630      	mov	r0, r6
 800c15c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c160:	f000 f81e 	bl	800c1a0 <_isatty_r>
 800c164:	b128      	cbz	r0, 800c172 <__smakebuf_r+0x70>
 800c166:	89a3      	ldrh	r3, [r4, #12]
 800c168:	f023 0303 	bic.w	r3, r3, #3
 800c16c:	f043 0301 	orr.w	r3, r3, #1
 800c170:	81a3      	strh	r3, [r4, #12]
 800c172:	89a3      	ldrh	r3, [r4, #12]
 800c174:	431d      	orrs	r5, r3
 800c176:	81a5      	strh	r5, [r4, #12]
 800c178:	e7cf      	b.n	800c11a <__smakebuf_r+0x18>
	...

0800c17c <_fstat_r>:
 800c17c:	b538      	push	{r3, r4, r5, lr}
 800c17e:	2300      	movs	r3, #0
 800c180:	4d06      	ldr	r5, [pc, #24]	@ (800c19c <_fstat_r+0x20>)
 800c182:	4604      	mov	r4, r0
 800c184:	4608      	mov	r0, r1
 800c186:	4611      	mov	r1, r2
 800c188:	602b      	str	r3, [r5, #0]
 800c18a:	f7f6 fae9 	bl	8002760 <_fstat>
 800c18e:	1c43      	adds	r3, r0, #1
 800c190:	d102      	bne.n	800c198 <_fstat_r+0x1c>
 800c192:	682b      	ldr	r3, [r5, #0]
 800c194:	b103      	cbz	r3, 800c198 <_fstat_r+0x1c>
 800c196:	6023      	str	r3, [r4, #0]
 800c198:	bd38      	pop	{r3, r4, r5, pc}
 800c19a:	bf00      	nop
 800c19c:	20002104 	.word	0x20002104

0800c1a0 <_isatty_r>:
 800c1a0:	b538      	push	{r3, r4, r5, lr}
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	4d05      	ldr	r5, [pc, #20]	@ (800c1bc <_isatty_r+0x1c>)
 800c1a6:	4604      	mov	r4, r0
 800c1a8:	4608      	mov	r0, r1
 800c1aa:	602b      	str	r3, [r5, #0]
 800c1ac:	f7f6 fae7 	bl	800277e <_isatty>
 800c1b0:	1c43      	adds	r3, r0, #1
 800c1b2:	d102      	bne.n	800c1ba <_isatty_r+0x1a>
 800c1b4:	682b      	ldr	r3, [r5, #0]
 800c1b6:	b103      	cbz	r3, 800c1ba <_isatty_r+0x1a>
 800c1b8:	6023      	str	r3, [r4, #0]
 800c1ba:	bd38      	pop	{r3, r4, r5, pc}
 800c1bc:	20002104 	.word	0x20002104

0800c1c0 <_init>:
 800c1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1c2:	bf00      	nop
 800c1c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1c6:	bc08      	pop	{r3}
 800c1c8:	469e      	mov	lr, r3
 800c1ca:	4770      	bx	lr

0800c1cc <_fini>:
 800c1cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1ce:	bf00      	nop
 800c1d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c1d2:	bc08      	pop	{r3}
 800c1d4:	469e      	mov	lr, r3
 800c1d6:	4770      	bx	lr
