==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 871.422 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_code/aes_encrypt_blocks.cpp' ... 
ERROR: [HLS 207-812] 'mc_scverify.h' file not found: ../hls_code/aes_encrypt_blocks.cpp:7:10
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.581 seconds; current allocated memory: 92.232 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.367 seconds; peak allocated memory: 871.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 871.423 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_code/aes_encrypt.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:151:9
WARNING: [HLS 207-5301] unused parameter 'd': ../hls_code/ac_int.h:162:34
WARNING: [HLS 207-5301] unused parameter 'condition': ../hls_code/ac_int.h:166:30
WARNING: [HLS 207-5301] unused parameter 'file': ../hls_code/ac_int.h:166:53
WARNING: [HLS 207-5301] unused parameter 'line': ../hls_code/ac_int.h:166:65
WARNING: [HLS 207-5301] unused parameter 'msg': ../hls_code/ac_int.h:166:85
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:1793:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:1863:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:2449:9
WARNING: [HLS 207-5301] unused parameter 'x': ../hls_code/ac_int.h:2727:72
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/aes_encrypt.cpp:140:9
WARNING: [HLS 207-5301] unused parameter 'argc': ../hls_code/aes_encrypt.cpp:156:26
WARNING: [HLS 207-5301] unused parameter 'argv': ../hls_code/aes_encrypt.cpp:156:38
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.735 seconds; current allocated memory: 93.716 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<5, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<5>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' into 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7)' into 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor_n<1>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' (../hls_code/ac_int.h:999:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3)' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<1, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<1>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.61)' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.61)' into 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false>::bit_adjust() (.37.43.58)' into 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_uint64() const (.52)' into 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' (../hls_code/ac_int.h:1537:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::iv(int)' into 'ac_private::iv_conv<1, false, true>::iv_conv<int>(int const&) (.74)' (../hls_code/ac_int.h:1540:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::iv_conv<int>(int const&) (.74)' into 'ac_int<8, false>::ac_int(int)' (../hls_code/ac_int.h:1993:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false>::ac_int(int)' (../hls_code/ac_int.h:1993:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::ac_int(int)' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_and_n<1>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_and<1, 1, 1>(int const*, int const*, int*)' (../hls_code/ac_int.h:943:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_and<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_and<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1438:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_and<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const' into 'ac_int<8, false>::rt<32, true>::logic ac_int<8, false>::operator&<32, true>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2244:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::logic ac_int<8, false>::operator&<32, true>(ac_int<32, true> const&) const' into 'ac_int<8, false>::rt<32, true>::logic operator&<8, false>(ac_int<8, false> const&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_int64() const' into 'ac_private::iv_conv<1, true, true>::operator long long() const' (../hls_code/ac_int.h:1546:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_l2<1, 1, true>(int const*, int, int*)' into 'void ac_private::iv<1>::shift_l2<1>(int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1414:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::to_int() const' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::shift_l2<1>(int, ac_private::iv<1>&) const' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' into 'ac_int<8, false>::rt<32, true>::arg1 operator<<<8, false>(ac_int<8, false> const&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' into 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' (../hls_code/ac_int.h:2279:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' (../hls_code/ac_int.h:2279:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' into 'ac_int<8, false>& operator^=<8, false>(ac_int<8, false>&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185.189)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.138)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.138)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.142.170)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.119)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.119)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.104.113.180)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195.209)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195.209)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20.167)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20.167)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3.14)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::logic operator&<8, false>(ac_int<8, false> const&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, true, true>::operator long long() const' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::arg1 operator<<<8, false>(ac_int<8, false> const&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>& operator^=<8, false>(ac_int<8, false>&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185.189)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.142.170)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.104.113.180)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3.14)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<5, 2>(int const*, unsigned int, int*)' into 'void ac_private::iv<5>::shift_r<2>(unsigned int, ac_private::iv<2>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::shift_r<2>(unsigned int, ac_private::iv<2>&) const' into 'ac_int<32, false> const ac_int<128, false>::slc<32>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::bit_adjust() (.362.391)' into 'ac_int<32, false> const ac_int<128, false>::slc<32>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<2, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' into 'ac_int<8, false> const ac_int<32, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false> const ac_int<32, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::ac_int<8, false>(ac_int<8, false> const&) (.337.349)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_assign_uint64<2>(int*, unsigned long long)' into 'ac_private::iv<2>::iv(unsigned long long)' (../hls_code/ac_int.h:1333:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2>::to_uint64() const' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_uint64() const' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2>::iv(unsigned long long)' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, true>::ac_int<8, false>(ac_int<8, false> const&) (.337.349)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::bit_adjust() (.362.391)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<2, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.324)' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.324)' into 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false>::bit_adjust() (.37.43.58)' into 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor_n<2>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' (../hls_code/ac_int.h:999:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' into 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const (.454)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const (.454)' into 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const (.451)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' into 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const' into 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_copy<1>(int const*, int*)' into 'ac_private::iv<1>::iv<2>(ac_private::iv<2> const&)' (../hls_code/ac_int.h:1325:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::iv<2>(ac_private::iv<2> const&)' into 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<128, false>::bit_adjust()' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::ac_int(int)' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const (.451)' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ShiftRows(ac_int<8, false> (*) [4])' into 'encrypt(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:141:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&) (.1)' (../hls_code/aes_encrypt.cpp:33:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'SubBytes(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:78:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:131:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:134:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:133:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:132:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.012 seconds; current allocated memory: 96.822 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 96.822 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 112.814 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ac_int<32, false>::set_slc<8, false>' into 'key_generation' (../hls_code/aes_encrypt.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 137.511 MB.
INFO: [XFORM 203-510] Pipelining loop 'ENCRYPT' (../hls_code/aes_encrypt.cpp:143) in function 'encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'key_generation' (../hls_code/aes_encrypt.cpp:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'XorRoundKey' (../hls_code/aes_encrypt.cpp:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (../hls_code/aes_encrypt.cpp:74).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (../hls_code/aes_encrypt.cpp:112).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ac_int<128, false>::slc<32>' (../hls_code/ac_int.h:1033:54).
INFO: [HLS 200-489] Unrolling loop 'KEY_GENERATION' (../hls_code/aes_encrypt.cpp:55) in function 'key_generation' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_ROUND_KEY_j' (../hls_code/aes_encrypt.cpp:30) in function 'XorRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_ROUND_KEY_i' (../hls_code/aes_encrypt.cpp:30) in function 'XorRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SUB_BYTES_i' (../hls_code/aes_encrypt.cpp:75) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SUB_BYTES_j' (../hls_code/aes_encrypt.cpp:76) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MIX_COL_j' (../hls_code/aes_encrypt.cpp:116) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MIX_COL_g' (../hls_code/aes_encrypt.cpp:117) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1038_1' (../hls_code/ac_int.h:1037) in function 'ac_int<128, false>::slc<32>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1044_2' (../hls_code/ac_int.h:1044) in function 'ac_int<128, false>::slc<32>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'b.v' (../hls_code/aes_encrypt.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v' (../hls_code/aes_encrypt.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.0' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.1' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.2' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.3' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.0' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.1' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.2' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.3' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.v' (../hls_code/aes_encrypt.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'sub_word.v' (../hls_code/aes_encrypt.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp13' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp16' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp19' automatically.
INFO: [XFORM 203-102] Partitioning array 'Rcon' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ac_int<32, false>::set_slc<8, false>' into 'key_generation' (../hls_code/aes_encrypt.cpp:49) automatically.
INFO: [XFORM 203-602] Inlining function 'key_generation' into 'encrypt' (../hls_code/aes_encrypt.cpp:147) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ac_int<128, false>::set_slc<32, false>' (../hls_code/ac_int.h:232:20)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (../hls_code/aes_encrypt.cpp:112)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.853 seconds; current allocated memory: 179.970 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (../hls_code/ac_int.h:1045:14)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (../hls_code/ac_int.h:1872:18)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v.1' (../hls_code/aes_encrypt.cpp:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v.1' (../hls_code/aes_encrypt.cpp:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v.1' (../hls_code/aes_encrypt.cpp:66:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:66:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.794 seconds; current allocated memory: 229.060 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'slc<32>' to 'slc_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'set_slc<32, false>' to 'set_slc_32_false_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'XorRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'XorRoundKey'.
WARNING: [HLS 200-880] The II Violation in module 'XorRoundKey' (function 'XorRoundKey'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_array_addr_write_ln33', ../hls_code/aes_encrypt.cpp:33) of variable 'xor_ln991', ../hls_code/ac_int.h:991 on array 'state_array' and 'load' operation ('state_array_load', ../hls_code/ac_int.h:991) on array 'state_array'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_27', ../hls_code/ac_int.h:991) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 16, function 'XorRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 229.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 229.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_array_addr_write_ln78', ../hls_code/aes_encrypt.cpp:78) of variable 'zext_ln78', ../hls_code/aes_encrypt.cpp:78 on array 'state_array' and 'load' operation ('state_array_load', ../hls_code/ac_int.h:1035) on array 'state_array'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_array_addr_write_ln78', ../hls_code/aes_encrypt.cpp:78) of variable 'zext_ln78', ../hls_code/aes_encrypt.cpp:78 on array 'state_array' and 'load' operation ('state_array_load', ../hls_code/ac_int.h:1035) on array 'state_array'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_44', ../hls_code/ac_int.h:1035) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('sbox_load', ../hls_code/aes_encrypt.cpp:78) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 18, Depth = 18, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.097 seconds; current allocated memory: 230.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 230.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_array_addr_write_ln131', ../hls_code/aes_encrypt.cpp:131) of variable 'xor_ln991_22', ../hls_code/ac_int.h:991 on array 'state_array' and 'load' operation ('state_array_load', ../hls_code/aes_encrypt.cpp:119) on array 'state_array'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_54', ../hls_code/aes_encrypt.cpp:119) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 16, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 231.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 231.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slc_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'slc<32>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'slc<32>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 232.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 232.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_slc_32_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'set_slc<32, false>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'set_slc<32, false>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 232.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 233.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT'.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('tmp_3_i2', ../hls_code/aes_encrypt.cpp:71->../hls_code/aes_encrypt.cpp:147) to 'set_slc<32, false>' and 'load' operation ('W_v_1_load', ../hls_code/ac_int.h:995) on array 'W.v', ../hls_code/aes_encrypt.cpp:45->../hls_code/aes_encrypt.cpp:147.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'load' operation ('temp1', ../hls_code/aes_encrypt.cpp:87) on array 'state_array' and 'call' operation ('_ln144', ../hls_code/aes_encrypt.cpp:144) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln148', ../hls_code/aes_encrypt.cpp:148) to 'XorRoundKey' and 'load' operation ('temp1', ../hls_code/aes_encrypt.cpp:87) on array 'state_array'.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln148', ../hls_code/aes_encrypt.cpp:148) to 'XorRoundKey' and 'load' operation ('temp1', ../hls_code/aes_encrypt.cpp:87) on array 'state_array'.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln148', ../hls_code/aes_encrypt.cpp:148) to 'XorRoundKey' and 'call' operation ('_ln144', ../hls_code/aes_encrypt.cpp:144) to 'SubBytes'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_22', ../hls_code/aes_encrypt.cpp:105) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 62, Depth = 63, loop 'ENCRYPT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 234.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.032 seconds; current allocated memory: 235.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'XorRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'XorRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 235.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 237.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 240.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slc_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'slc_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.168 seconds; current allocated memory: 243.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_slc_32_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_slc_32_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 245.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt/state_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt/Rkey' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encrypt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 250.409 MB.
INFO: [RTMG 210-279] Implementing memory 'encrypt_SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'encrypt_W_v_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.722 seconds; current allocated memory: 258.578 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 3 seconds. Elapsed time: 24.906 seconds; current allocated memory: 259.021 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 4 seconds. Total elapsed time: 26.737 seconds; peak allocated memory: 871.423 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 871.423 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_code/aes_encrypt.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:151:9
WARNING: [HLS 207-5301] unused parameter 'd': ../hls_code/ac_int.h:162:34
WARNING: [HLS 207-5301] unused parameter 'condition': ../hls_code/ac_int.h:166:30
WARNING: [HLS 207-5301] unused parameter 'file': ../hls_code/ac_int.h:166:53
WARNING: [HLS 207-5301] unused parameter 'line': ../hls_code/ac_int.h:166:65
WARNING: [HLS 207-5301] unused parameter 'msg': ../hls_code/ac_int.h:166:85
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:1793:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:1863:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:2449:9
WARNING: [HLS 207-5301] unused parameter 'x': ../hls_code/ac_int.h:2727:72
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/aes_encrypt.cpp:139:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.881 seconds; current allocated memory: 93.642 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<5, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<5>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' into 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7)' into 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor_n<1>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' (../hls_code/ac_int.h:999:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3)' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<1, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<1>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.61)' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.61)' into 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false>::bit_adjust() (.37.43.58)' into 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_uint64() const (.52)' into 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' (../hls_code/ac_int.h:1537:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::iv(int)' into 'ac_private::iv_conv<1, false, true>::iv_conv<int>(int const&) (.74)' (../hls_code/ac_int.h:1540:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::iv_conv<int>(int const&) (.74)' into 'ac_int<8, false>::ac_int(int)' (../hls_code/ac_int.h:1993:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false>::ac_int(int)' (../hls_code/ac_int.h:1993:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::ac_int(int)' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:73:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_and_n<1>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_and<1, 1, 1>(int const*, int const*, int*)' (../hls_code/ac_int.h:943:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_and<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_and<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1438:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_and<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const' into 'ac_int<8, false>::rt<32, true>::logic ac_int<8, false>::operator&<32, true>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2244:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::logic ac_int<8, false>::operator&<32, true>(ac_int<32, true> const&) const' into 'ac_int<8, false>::rt<32, true>::logic operator&<8, false>(ac_int<8, false> const&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_int64() const' into 'ac_private::iv_conv<1, true, true>::operator long long() const' (../hls_code/ac_int.h:1546:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_l2<1, 1, true>(int const*, int, int*)' into 'void ac_private::iv<1>::shift_l2<1>(int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1414:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::to_int() const' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::shift_l2<1>(int, ac_private::iv<1>&) const' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' into 'ac_int<8, false>::rt<32, true>::arg1 operator<<<8, false>(ac_int<8, false> const&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' into 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' (../hls_code/ac_int.h:2279:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' (../hls_code/ac_int.h:2279:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' into 'ac_int<8, false>& operator^=<8, false>(ac_int<8, false>&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185.189)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.138)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.138)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.142.170)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.119)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.119)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.104.113.180)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195.209)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195.209)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20.167)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20.167)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3.14)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::logic operator&<8, false>(ac_int<8, false> const&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, true, true>::operator long long() const' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::arg1 operator<<<8, false>(ac_int<8, false> const&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>& operator^=<8, false>(ac_int<8, false>&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185.189)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.142.170)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.104.113.180)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3.14)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<5, 2>(int const*, unsigned int, int*)' into 'void ac_private::iv<5>::shift_r<2>(unsigned int, ac_private::iv<2>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::shift_r<2>(unsigned int, ac_private::iv<2>&) const' into 'ac_int<32, false> const ac_int<128, false>::slc<32>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::bit_adjust() (.362.391)' into 'ac_int<32, false> const ac_int<128, false>::slc<32>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<2, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' into 'ac_int<8, false> const ac_int<32, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false> const ac_int<32, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::ac_int<8, false>(ac_int<8, false> const&) (.337.349)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_assign_uint64<2>(int*, unsigned long long)' into 'ac_private::iv<2>::iv(unsigned long long)' (../hls_code/ac_int.h:1333:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2>::to_uint64() const' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_uint64() const' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2>::iv(unsigned long long)' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, true>::ac_int<8, false>(ac_int<8, false> const&) (.337.349)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::bit_adjust() (.362.391)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<2, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.324)' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.324)' into 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false>::bit_adjust() (.37.43.58)' into 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor_n<2>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' (../hls_code/ac_int.h:999:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' into 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const (.454)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const (.454)' into 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const (.451)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' into 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const' into 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_copy<1>(int const*, int*)' into 'ac_private::iv<1>::iv<2>(ac_private::iv<2> const&)' (../hls_code/ac_int.h:1325:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::iv<2>(ac_private::iv<2> const&)' into 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<128, false>::bit_adjust()' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::ac_int(int)' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const (.451)' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'ShiftRows(ac_int<8, false> (*) [4])' into 'encrypt(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:140:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&) (.1)' (../hls_code/aes_encrypt.cpp:32:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'SubBytes(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:77:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:130:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:133:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:132:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:131:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.04 seconds; current allocated memory: 96.798 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 96.798 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 112.790 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ac_int<32, false>::set_slc<8, false>' into 'key_generation' (../hls_code/aes_encrypt.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 137.487 MB.
INFO: [XFORM 203-510] Pipelining loop 'ENCRYPT' (../hls_code/aes_encrypt.cpp:142) in function 'encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'key_generation' (../hls_code/aes_encrypt.cpp:38).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'XorRoundKey' (../hls_code/aes_encrypt.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (../hls_code/aes_encrypt.cpp:73).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (../hls_code/aes_encrypt.cpp:111).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ac_int<128, false>::slc<32>' (../hls_code/ac_int.h:1033:54).
INFO: [HLS 200-489] Unrolling loop 'KEY_GENERATION' (../hls_code/aes_encrypt.cpp:54) in function 'key_generation' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_ROUND_KEY_j' (../hls_code/aes_encrypt.cpp:29) in function 'XorRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_ROUND_KEY_i' (../hls_code/aes_encrypt.cpp:29) in function 'XorRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SUB_BYTES_i' (../hls_code/aes_encrypt.cpp:74) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SUB_BYTES_j' (../hls_code/aes_encrypt.cpp:75) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MIX_COL_j' (../hls_code/aes_encrypt.cpp:115) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MIX_COL_g' (../hls_code/aes_encrypt.cpp:116) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1038_1' (../hls_code/ac_int.h:1037) in function 'ac_int<128, false>::slc<32>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1044_2' (../hls_code/ac_int.h:1044) in function 'ac_int<128, false>::slc<32>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'b.v' (../hls_code/aes_encrypt.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v' (../hls_code/aes_encrypt.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.0' (../hls_code/aes_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.1' (../hls_code/aes_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.2' (../hls_code/aes_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.3' (../hls_code/aes_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.0' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.1' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.2' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.3' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.v' (../hls_code/aes_encrypt.cpp:41) automatically.
INFO: [XFORM 203-102] Partitioning array 'sub_word.v' (../hls_code/aes_encrypt.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp13' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp16' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp19' automatically.
INFO: [XFORM 203-102] Partitioning array 'Rcon' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ac_int<32, false>::set_slc<8, false>' into 'key_generation' (../hls_code/aes_encrypt.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'key_generation' into 'encrypt' (../hls_code/aes_encrypt.cpp:146) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ac_int<128, false>::set_slc<32, false>' (../hls_code/ac_int.h:232:20)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (../hls_code/aes_encrypt.cpp:111)...64 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 179.946 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (../hls_code/ac_int.h:1045:14)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (../hls_code/ac_int.h:1872:18)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v.1' (../hls_code/aes_encrypt.cpp:63:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v.1' (../hls_code/aes_encrypt.cpp:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v.1' (../hls_code/aes_encrypt.cpp:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:63:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:65:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 229.036 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'slc<32>' to 'slc_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'set_slc<32, false>' to 'set_slc_32_false_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'XorRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'XorRoundKey'.
WARNING: [HLS 200-880] The II Violation in module 'XorRoundKey' (function 'XorRoundKey'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_array_addr_write_ln32', ../hls_code/aes_encrypt.cpp:32) of variable 'xor_ln991', ../hls_code/ac_int.h:991 on array 'state_array' and 'load' operation ('state_array_load', ../hls_code/ac_int.h:991) on array 'state_array'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_27', ../hls_code/ac_int.h:991) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 16, function 'XorRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 229.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 229.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_array_addr_write_ln77', ../hls_code/aes_encrypt.cpp:77) of variable 'zext_ln77', ../hls_code/aes_encrypt.cpp:77 on array 'state_array' and 'load' operation ('state_array_load', ../hls_code/ac_int.h:1035) on array 'state_array'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_array_addr_write_ln77', ../hls_code/aes_encrypt.cpp:77) of variable 'zext_ln77', ../hls_code/aes_encrypt.cpp:77 on array 'state_array' and 'load' operation ('state_array_load', ../hls_code/ac_int.h:1035) on array 'state_array'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_44', ../hls_code/ac_int.h:1035) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('sbox_load', ../hls_code/aes_encrypt.cpp:77) on array 'sbox' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 18, Depth = 18, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 230.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 230.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_array_addr_write_ln130', ../hls_code/aes_encrypt.cpp:130) of variable 'xor_ln991_22', ../hls_code/ac_int.h:991 on array 'state_array' and 'load' operation ('state_array_load', ../hls_code/aes_encrypt.cpp:118) on array 'state_array'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_54', ../hls_code/aes_encrypt.cpp:118) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 16, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 231.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 231.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slc_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'slc<32>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'slc<32>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 232.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 232.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_slc_32_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'set_slc<32, false>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'set_slc<32, false>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 232.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 233.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ENCRYPT'.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('tmp_3_i2', ../hls_code/aes_encrypt.cpp:70->../hls_code/aes_encrypt.cpp:146) to 'set_slc<32, false>' and 'load' operation ('W_v_1_load', ../hls_code/ac_int.h:995) on array 'W.v', ../hls_code/aes_encrypt.cpp:44->../hls_code/aes_encrypt.cpp:146.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'load' operation ('temp1', ../hls_code/aes_encrypt.cpp:86) on array 'state_array' and 'call' operation ('_ln143', ../hls_code/aes_encrypt.cpp:143) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln147', ../hls_code/aes_encrypt.cpp:147) to 'XorRoundKey' and 'load' operation ('temp1', ../hls_code/aes_encrypt.cpp:86) on array 'state_array'.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln147', ../hls_code/aes_encrypt.cpp:147) to 'XorRoundKey' and 'load' operation ('temp1', ../hls_code/aes_encrypt.cpp:86) on array 'state_array'.
WARNING: [HLS 200-880] The II Violation in module 'encrypt' (loop 'ENCRYPT'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln147', ../hls_code/aes_encrypt.cpp:147) to 'XorRoundKey' and 'call' operation ('_ln143', ../hls_code/aes_encrypt.cpp:143) to 'SubBytes'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_22', ../hls_code/aes_encrypt.cpp:104) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 62, Depth = 63, loop 'ENCRYPT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 234.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 235.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'XorRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'XorRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 235.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 237.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 240.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slc_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'slc_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.258 seconds; current allocated memory: 243.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_slc_32_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_slc_32_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 245.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt/state_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt/Rkey' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encrypt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 250.385 MB.
INFO: [RTMG 210-279] Implementing memory 'encrypt_SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'encrypt_W_v_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.681 seconds; current allocated memory: 258.538 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 3 seconds. Elapsed time: 22.742 seconds; current allocated memory: 258.982 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 4 seconds. Total elapsed time: 24.967 seconds; peak allocated memory: 871.423 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 871.423 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_code/aes_encrypt.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../hls_code/aes_encrypt.cpp:145:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../hls_code/aes_encrypt.cpp
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:151:9
WARNING: [HLS 207-5301] unused parameter 'd': ../hls_code/ac_int.h:162:34
WARNING: [HLS 207-5301] unused parameter 'condition': ../hls_code/ac_int.h:166:30
WARNING: [HLS 207-5301] unused parameter 'file': ../hls_code/ac_int.h:166:53
WARNING: [HLS 207-5301] unused parameter 'line': ../hls_code/ac_int.h:166:65
WARNING: [HLS 207-5301] unused parameter 'msg': ../hls_code/ac_int.h:166:85
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:1793:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:1863:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:2449:9
WARNING: [HLS 207-5301] unused parameter 'x': ../hls_code/ac_int.h:2727:72
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: ../hls_code/aes_encrypt.cpp:30:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: ../hls_code/aes_encrypt.cpp:75:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: ../hls_code/aes_encrypt.cpp:85:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: ../hls_code/aes_encrypt.cpp:116:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/aes_encrypt.cpp:141:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.727 seconds; current allocated memory: 93.569 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<5, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<5>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' into 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7)' into 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor_n<1>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' (../hls_code/ac_int.h:999:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3)' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<1, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<1>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.61)' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.61)' into 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false>::bit_adjust() (.37.43.58)' into 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_uint64() const (.52)' into 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' (../hls_code/ac_int.h:1537:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::iv(int)' into 'ac_private::iv_conv<1, false, true>::iv_conv<int>(int const&) (.74)' (../hls_code/ac_int.h:1540:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::iv_conv<int>(int const&) (.74)' into 'ac_int<8, false>::ac_int(int)' (../hls_code/ac_int.h:1993:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false>::ac_int(int)' (../hls_code/ac_int.h:1993:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::ac_int(int)' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_and_n<1>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_and<1, 1, 1>(int const*, int const*, int*)' (../hls_code/ac_int.h:943:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_and<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_and<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1438:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_and<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const' into 'ac_int<8, false>::rt<32, true>::logic ac_int<8, false>::operator&<32, true>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2244:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::logic ac_int<8, false>::operator&<32, true>(ac_int<32, true> const&) const' into 'ac_int<8, false>::rt<32, true>::logic operator&<8, false>(ac_int<8, false> const&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_int64() const' into 'ac_private::iv_conv<1, true, true>::operator long long() const' (../hls_code/ac_int.h:1546:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_l2<1, 1, true>(int const*, int, int*)' into 'void ac_private::iv<1>::shift_l2<1>(int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1414:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::to_int() const' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::shift_l2<1>(int, ac_private::iv<1>&) const' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' into 'ac_int<8, false>::rt<32, true>::arg1 operator<<<8, false>(ac_int<8, false> const&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' into 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' (../hls_code/ac_int.h:2279:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' (../hls_code/ac_int.h:2279:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' into 'ac_int<8, false>& operator^=<8, false>(ac_int<8, false>&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185.189)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.138)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.138)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.142.170)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.119)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.119)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.104.113.180)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195.209)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195.209)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20.167)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20.167)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3.14)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::logic operator&<8, false>(ac_int<8, false> const&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, true, true>::operator long long() const' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::arg1 operator<<<8, false>(ac_int<8, false> const&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>& operator^=<8, false>(ac_int<8, false>&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185.189)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.142.170)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.104.113.180)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3.14)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<5, 2>(int const*, unsigned int, int*)' into 'void ac_private::iv<5>::shift_r<2>(unsigned int, ac_private::iv<2>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::shift_r<2>(unsigned int, ac_private::iv<2>&) const' into 'ac_int<32, false> const ac_int<128, false>::slc<32>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::bit_adjust() (.362.391)' into 'ac_int<32, false> const ac_int<128, false>::slc<32>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<2, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' into 'ac_int<8, false> const ac_int<32, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false> const ac_int<32, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::ac_int<8, false>(ac_int<8, false> const&) (.337.349)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_assign_uint64<2>(int*, unsigned long long)' into 'ac_private::iv<2>::iv(unsigned long long)' (../hls_code/ac_int.h:1333:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2>::to_uint64() const' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_uint64() const' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2>::iv(unsigned long long)' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, true>::ac_int<8, false>(ac_int<8, false> const&) (.337.349)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::bit_adjust() (.362.391)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<2, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.324)' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.324)' into 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false>::bit_adjust() (.37.43.58)' into 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor_n<2>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' (../hls_code/ac_int.h:999:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' into 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const (.454)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const (.454)' into 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const (.451)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' into 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const' into 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_copy<1>(int const*, int*)' into 'ac_private::iv<1>::iv<2>(ac_private::iv<2> const&)' (../hls_code/ac_int.h:1325:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::iv<2>(ac_private::iv<2> const&)' into 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<128, false>::bit_adjust()' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::ac_int(int)' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const (.451)' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ShiftRows(ac_int<8, false> (*) [4])' into 'encrypt(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:142:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&) (.1)' (../hls_code/aes_encrypt.cpp:33:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'SubBytes(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:78:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:132:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:135:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:134:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:133:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.762 seconds; current allocated memory: 96.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 96.587 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 112.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ac_int<32, false>::set_slc<8, false>' into 'key_generation' (../hls_code/aes_encrypt.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 137.320 MB.
INFO: [XFORM 203-510] Pipelining loop 'ENCRYPT' (../hls_code/aes_encrypt.cpp:83) in function 'encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'key_generation' (../hls_code/aes_encrypt.cpp:39).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'XorRoundKey' (../hls_code/aes_encrypt.cpp:28).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (../hls_code/aes_encrypt.cpp:74).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (../hls_code/aes_encrypt.cpp:112).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ac_int<128, false>::slc<32>' (../hls_code/ac_int.h:1033:54).
INFO: [HLS 200-489] Unrolling loop 'KEY_GENERATION' (../hls_code/aes_encrypt.cpp:55) in function 'key_generation' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_ROUND_KEY_j' (../hls_code/aes_encrypt.cpp:29) in function 'XorRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'XOR_ROUND_KEY_i' (../hls_code/aes_encrypt.cpp:29) in function 'XorRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SUB_BYTES_i' (../hls_code/aes_encrypt.cpp:76) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SUB_BYTES_j' (../hls_code/aes_encrypt.cpp:77) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MIX_COL_j' (../hls_code/aes_encrypt.cpp:117) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MIX_COL_g' (../hls_code/aes_encrypt.cpp:118) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1038_1' (../hls_code/ac_int.h:1037) in function 'ac_int<128, false>::slc<32>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1044_2' (../hls_code/ac_int.h:1044) in function 'ac_int<128, false>::slc<32>' completely with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'b.v' (../hls_code/aes_encrypt.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v' (../hls_code/aes_encrypt.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.0' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.1' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.2' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.3' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.0' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.1' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.2' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.3' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.v' (../hls_code/aes_encrypt.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'sub_word.v' (../hls_code/aes_encrypt.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp13' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp16' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp19' automatically.
INFO: [XFORM 203-102] Partitioning array 'Rcon' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ac_int<32, false>::set_slc<8, false>' into 'key_generation' (../hls_code/aes_encrypt.cpp:49) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_ENCRYPT_proc' (../hls_code/aes_encrypt.cpp:83) to a process function for dataflow in function 'encrypt'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'encrypt' (../hls_code/aes_encrypt.cpp:142)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Argument 'state_array' (../hls_code/aes_encrypt.cpp:142) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'XorRoundKey29' (../hls_code/aes_encrypt.cpp:0:1) (around ../hls_code/aes_encrypt.cpp:143).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'Loop_ENCRYPT_proc' (../hls_code/aes_encrypt.cpp:0:10).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'ShiftRows' (../hls_code/aes_encrypt.cpp:83) (around ../hls_code/aes_encrypt.cpp:153).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'XorRoundKey31' (../hls_code/aes_encrypt.cpp:0:1) (around ../hls_code/aes_encrypt.cpp:155).
ERROR: [HLS 200-976] Argument 'state_array' (../hls_code/aes_encrypt.cpp:142) failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'XorRoundKey29' (../hls_code/aes_encrypt.cpp:0:1) (around ../hls_code/aes_encrypt.cpp:143).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'Loop_ENCRYPT_proc' (../hls_code/aes_encrypt.cpp:0:10).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'ShiftRows' (../hls_code/aes_encrypt.cpp:83) (around ../hls_code/aes_encrypt.cpp:153).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'XorRoundKey31' (../hls_code/aes_encrypt.cpp:0:1) (around ../hls_code/aes_encrypt.cpp:155).
ERROR: [HLS 200-971] Array 'state_array' (../hls_code/aes_encrypt.cpp:142) failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'XorRoundKey29' (../hls_code/aes_encrypt.cpp:0:1) (around ../hls_code/aes_encrypt.cpp:143).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'Loop_ENCRYPT_proc' (../hls_code/aes_encrypt.cpp:0:10).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'ShiftRows' (../hls_code/aes_encrypt.cpp:83) (around ../hls_code/aes_encrypt.cpp:153).
INFO: [HLS 200-992] Argument 'state_array' has read and write operations in process function 'XorRoundKey31' (../hls_code/aes_encrypt.cpp:0:1) (around ../hls_code/aes_encrypt.cpp:155).
ERROR: [HLS 200-976] Argument 'Rkey' failed dataflow checking: Cannot read as well as write over function parameter. Check if the variable used as a channel can be declared inside the dataflow region.
INFO: [HLS 200-992] Argument 'Rkey' has read operations in process function 'XorRoundKey29' (../hls_code/aes_encrypt.cpp:0:1) (around ../hls_code/aes_encrypt.cpp:143).
INFO: [HLS 200-992] Argument 'Rkey' has read and write operations in process function 'Loop_ENCRYPT_proc' (../hls_code/aes_encrypt.cpp:0:10).
INFO: [HLS 200-992] Argument 'Rkey' has read and write operations in process function 'key_generation30' (../hls_code/aes_encrypt.cpp:45:1) (around ../hls_code/aes_encrypt.cpp:154).
INFO: [HLS 200-992] Argument 'Rkey' has read operations in process function 'XorRoundKey31' (../hls_code/aes_encrypt.cpp:0:1) (around ../hls_code/aes_encrypt.cpp:155).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.61 seconds; current allocated memory: 157.104 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.388 seconds; peak allocated memory: 871.423 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 871.423 MB.
INFO: [HLS 200-10] Analyzing design file '../hls_code/aes_encrypt.cpp' ... 
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:151:9
WARNING: [HLS 207-5301] unused parameter 'd': ../hls_code/ac_int.h:162:34
WARNING: [HLS 207-5301] unused parameter 'condition': ../hls_code/ac_int.h:166:30
WARNING: [HLS 207-5301] unused parameter 'file': ../hls_code/ac_int.h:166:53
WARNING: [HLS 207-5301] unused parameter 'line': ../hls_code/ac_int.h:166:65
WARNING: [HLS 207-5301] unused parameter 'msg': ../hls_code/ac_int.h:166:85
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:1793:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:1863:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/ac_int.h:2449:9
WARNING: [HLS 207-5301] unused parameter 'x': ../hls_code/ac_int.h:2727:72
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: ../hls_code/aes_encrypt.cpp:30:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: ../hls_code/aes_encrypt.cpp:75:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: ../hls_code/aes_encrypt.cpp:85:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: ../hls_code/aes_encrypt.cpp:116:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../hls_code/aes_encrypt.cpp:141:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.611 seconds; current allocated memory: 93.661 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'ENCRYPT' (../hls_code/aes_encrypt.cpp:144:13) in function 'encrypt' completely with a factor of 9 (../hls_code/aes_encrypt.cpp:144:13)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<5, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<5>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' into 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7)' into 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor_n<1>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' (../hls_code/ac_int.h:999:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false> const ac_int<128, false>::slc<8>(int) const' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3)' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&)' (../hls_code/aes_encrypt.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<1, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<1>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.61)' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.61)' into 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false>::bit_adjust() (.37.43.58)' into 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_uint64() const (.52)' into 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' (../hls_code/ac_int.h:1537:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::iv(int)' into 'ac_private::iv_conv<1, false, true>::iv_conv<int>(int const&) (.74)' (../hls_code/ac_int.h:1540:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::iv_conv<int>(int const&) (.74)' into 'ac_int<8, false>::ac_int(int)' (../hls_code/ac_int.h:1993:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false>::ac_int(int)' (../hls_code/ac_int.h:1993:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false> const ac_int<8, false>::slc<4>(int) const' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::ac_int(int)' into 'SubBytes(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:74:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_and_n<1>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_and<1, 1, 1>(int const*, int const*, int*)' (../hls_code/ac_int.h:943:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_and<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_and<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1438:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_and<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const' into 'ac_int<8, false>::rt<32, true>::logic ac_int<8, false>::operator&<32, true>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2244:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::logic ac_int<8, false>::operator&<32, true>(ac_int<32, true> const&) const' into 'ac_int<8, false>::rt<32, true>::logic operator&<8, false>(ac_int<8, false> const&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_int64() const' into 'ac_private::iv_conv<1, true, true>::operator long long() const' (../hls_code/ac_int.h:1546:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_l2<1, 1, true>(int const*, int, int*)' into 'void ac_private::iv<1>::shift_l2<1>(int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1414:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::to_int() const' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::shift_l2<1>(int, ac_private::iv<1>&) const' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' (../hls_code/ac_int.h:2288:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false> ac_int<8, false>::operator<<<32>(ac_int<32, true> const&) const' into 'ac_int<8, false>::rt<32, true>::arg1 operator<<<8, false>(ac_int<8, false> const&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20)' into 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' (../hls_code/ac_int.h:2279:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' (../hls_code/ac_int.h:2279:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>& ac_int<8, false>::operator^=<32, true>(ac_int<32, true> const&)' into 'ac_int<8, false>& operator^=<8, false>(ac_int<8, false>&, int)' (../hls_code/ac_int.h:2812:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185.189)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.138)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.138)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.142.170)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.119)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.119)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.104.113.180)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195.209)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.125.195.209)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<1, 1, 1>(int const*, int const*, int*)' into 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20.167)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<1>::bitwise_xor<1, 1>(ac_private::iv<1> const&, ac_private::iv<1>&) const (.20.167)' into 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3.14)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::logic operator&<8, false>(ac_int<8, false> const&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, true, true>::operator long long() const' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<32, true>::arg1 operator<<<8, false>(ac_int<8, false> const&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>& operator^=<8, false>(ac_int<8, false>&, int)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185.189)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.142.170)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.104.113.180)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.107.110.129.141.151.158.169.185)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::rt<8, false>::logic ac_int<8, false>::operator^<8, false>(ac_int<8, false> const&) const (.3.14)' into 'MixColumns(ac_int<8, false> (*) [4])' (../hls_code/aes_encrypt.cpp:112:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<5, 2>(int const*, unsigned int, int*)' into 'void ac_private::iv<5>::shift_r<2>(unsigned int, ac_private::iv<2>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::shift_r<2>(unsigned int, ac_private::iv<2>&) const' into 'ac_int<32, false> const ac_int<128, false>::slc<32>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::bit_adjust() (.362.391)' into 'ac_int<32, false> const ac_int<128, false>::slc<32>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<2, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const' into 'ac_int<8, false> const ac_int<32, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::bit_adjust() (.7.25)' into 'ac_int<8, false> const ac_int<32, false>::slc<8>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, true>::bit_adjust()' into 'ac_int<8, true>::ac_int<8, false>(ac_int<8, false> const&) (.337.349)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_assign_uint64<2>(int*, unsigned long long)' into 'ac_private::iv<2>::iv(unsigned long long)' (../hls_code/ac_int.h:1333:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2>::to_uint64() const' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::to_uint64() const' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<2>::iv(unsigned long long)' into 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' (../hls_code/ac_int.h:1513:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, true>::ac_int<8, false>(ac_int<8, false> const&) (.337.349)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::bit_adjust() (.362.391)' into 'ac_int<32, false>& ac_int<32, false>::set_slc<8, false>(int, ac_int<8, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_shift_r<2, 1>(int const*, unsigned int, int*)' into 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.324)' (../hls_code/ac_int.h:1418:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::shift_r<1>(unsigned int, ac_private::iv<1>&) const (.324)' into 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false>::bit_adjust() (.37.43.58)' into 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' (../hls_code/ac_int.h:2386:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor_n<2>(int const*, int const*, int*)' into 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' (../hls_code/ac_int.h:999:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' into 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const (.454)' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const (.454)' into 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const (.451)' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_bitwise_xor<2, 2, 2>(int const*, int const*, int*)' into 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const' (../hls_code/ac_int.h:1446:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<2>::bitwise_xor<2, 2>(ac_private::iv<2> const&, ac_private::iv<2>&) const' into 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const' (../hls_code/ac_int.h:2256:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv_copy<1>(int const*, int*)' into 'ac_private::iv<1>::iv<2>(ac_private::iv<2> const&)' (../hls_code/ac_int.h:1325:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv<1>::iv<2>(ac_private::iv<2> const&)' into 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::bit_adjust()' into 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' (../hls_code/ac_int.h:1982:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, true>::ac_int<32, false>(ac_int<32, false> const&) (.368.413)' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'void ac_private::iv<5>::set_slc<1>(unsigned int, int, ac_private::iv<1> const&)' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<128, false>::bit_adjust()' into 'ac_int<128, false>& ac_int<128, false>::set_slc<32, false>(int, ac_int<32, false> const&)' (../hls_code/ac_int.h:2415:0)
INFO: [HLS 214-178] Inlining function 'ac_int<4, false> const ac_int<32, false>::slc<4>(int) const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_private::iv_conv<1, false, true>::operator unsigned long long() const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<8, false>::ac_int(int)' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const (.451)' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'ac_int<32, false>::rt<32, false>::logic ac_int<32, false>::operator^<32, false>(ac_int<32, false> const&) const' into 'key_generation(ac_int<128, false>&, short)' (../hls_code/aes_encrypt.cpp:39:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'XorRoundKey(ac_int<8, false> (*) [4], ac_int<128, false>&) (.1)' (../hls_code/aes_encrypt.cpp:33:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'SubBytes(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:78:31)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:132:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:135:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:134:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_class.ac_ints' into 'MixColumns(ac_int<8, false> (*) [4]) (.1)' (../hls_code/aes_encrypt.cpp:133:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.742 seconds; current allocated memory: 96.584 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 96.585 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 112.545 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ac_int<32, false>::set_slc<8, false>' into 'key_generation' (../hls_code/aes_encrypt.cpp:49) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 137.278 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1038_1' (../hls_code/ac_int.h:1037) in function 'ac_int<128, false>::slc<32>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1044_2' (../hls_code/ac_int.h:1044) in function 'ac_int<128, false>::slc<32>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'KEY_GENERATION' (../hls_code/aes_encrypt.cpp:55) in function 'key_generation' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MIX_COL_j' (../hls_code/aes_encrypt.cpp:117) in function 'MixColumns' automatically.
INFO: [XFORM 203-510] Pipelining loop 'SUB_BYTES_j' (../hls_code/aes_encrypt.cpp:77) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'XOR_ROUND_KEY_i' (../hls_code/aes_encrypt.cpp:29) in function 'XorRoundKey' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MIX_COL_j' (../hls_code/aes_encrypt.cpp:117) in function 'MixColumns' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'MIX_COL_g' (../hls_code/aes_encrypt.cpp:118) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'b.v' (../hls_code/aes_encrypt.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v' (../hls_code/aes_encrypt.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.0' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.1' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.2' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'b.v.3' (../hls_code/aes_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.0' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.1' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.2' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'c.v.3' (../hls_code/aes_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.v' (../hls_code/aes_encrypt.cpp:42) automatically.
INFO: [XFORM 203-102] Partitioning array 'sub_word.v' (../hls_code/aes_encrypt.cpp:43) automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp13' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp16' automatically.
INFO: [XFORM 203-102] Partitioning array 'ref.tmp19' automatically.
INFO: [XFORM 203-102] Partitioning array 'Rcon' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'ac_int<32, false>::set_slc<8, false>' into 'key_generation' (../hls_code/aes_encrypt.cpp:49) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ac_int<128, false>::set_slc<32, false>' (../hls_code/ac_int.h:232:20)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (../hls_code/aes_encrypt.cpp:112)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.744 seconds; current allocated memory: 179.701 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'XOR_ROUND_KEY_j' (../hls_code/aes_encrypt.cpp:29:11) in function 'XorRoundKey'.
INFO: [XFORM 203-541] Flattening a loop nest 'SUB_BYTES_i' (../hls_code/aes_encrypt.cpp:76:22) in function 'SubBytes'.
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (../hls_code/ac_int.h:1040:14)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (../hls_code/ac_int.h:1045:14)
INFO: [HLS 200-472] Inferring partial write operation for 'agg.result' (../hls_code/ac_int.h:1872:18)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:64:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:65:10)
INFO: [HLS 200-472] Inferring partial write operation for 'W.v' (../hls_code/aes_encrypt.cpp:66:10)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.703 seconds; current allocated memory: 247.665 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'slc<32>' to 'slc_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'set_slc<32, false>' to 'set_slc_32_false_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'XorRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XOR_ROUND_KEY_j_XOR_ROUND_KEY_i'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'XOR_ROUND_KEY_j_XOR_ROUND_KEY_i'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 248.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 248.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'SUB_BYTES_i_SUB_BYTES_j'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'SUB_BYTES_i_SUB_BYTES_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 248.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 248.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 248.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 248.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MIX_COL_j'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('state_array_load_2', ../hls_code/aes_encrypt.cpp:120) on array 'state_array' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'state_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop 'MIX_COL_j'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 249.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 249.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slc_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1038_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1038_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1044_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1044_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 249.735 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 250.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_slc_32_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 250.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 251.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'key_generation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 251.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 251.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 251.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 252.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'XorRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'XorRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 252.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 254.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 254.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 255.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slc_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'slc_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 257.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_slc_32_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_slc_32_false_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.546 seconds; current allocated memory: 259.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'key_generation' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'key_generation'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 262.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt/state_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'encrypt/Rkey' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'encrypt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 264.215 MB.
INFO: [RTMG 210-279] Implementing memory 'encrypt_SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'encrypt_key_generation_W_v_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.408 seconds; current allocated memory: 271.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 103.93 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 3 seconds. Elapsed time: 19.944 seconds; current allocated memory: 272.153 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 4 seconds. Total elapsed time: 21.745 seconds; peak allocated memory: 871.423 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 871.391 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 207-4865] format string is not a string literal (potentially insecure): AES.cpp:103:9
INFO: [HLS 207-4221] treat the string as an argument to avoid this: AES.cpp:103:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.509 seconds; current allocated memory: 93.176 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'encrypt'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.511 seconds; current allocated memory: 93.205 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.342 seconds; peak allocated memory: 871.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 871.406 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 207-4865] format string is not a string literal (potentially insecure): AES.cpp:103:9
INFO: [HLS 207-4221] treat the string as an argument to avoid this: AES.cpp:103:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.246 seconds; current allocated memory: 93.175 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'Four_Term_Multiplication(unsigned char*, unsigned char*)' into 'MixColumns(unsigned char (*) [4], unsigned char (*) [4])' (AES.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'AddRoundKey(unsigned char (*) [4], unsigned char*, unsigned char (*) [4])' into 'Cipher(unsigned char*, unsigned char*, unsigned char (*) [16])' (AES.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'SubBytes(unsigned char (*) [4], unsigned char (*) [4])' into 'Cipher(unsigned char*, unsigned char*, unsigned char (*) [16])' (AES.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'MixColumns(unsigned char (*) [4], unsigned char (*) [4])' into 'Cipher(unsigned char*, unsigned char*, unsigned char (*) [16])' (AES.cpp:76:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.011 seconds; current allocated memory: 95.287 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 95.288 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 96.868 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 96.041 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (AES.cpp:79) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_2' (AES.cpp:71) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_3' (AES.cpp:84) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (AES.cpp:40) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_2' (AES.cpp:71) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_97_5' (AES.cpp:97) in function 'Cipher' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_84_3' (AES.cpp:84) in function 'Cipher' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_1' (AES.cpp:39) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_40_2' (AES.cpp:40) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_1' (AES.cpp:59) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_70_1' (AES.cpp:70) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_2' (AES.cpp:71) in function 'Cipher' completely with a factor of 4.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (AES.cpp:87) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (AES.cpp:75)...72 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 117.192 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_78_1' (AES.cpp:78:27) in function 'Cipher'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (AES.cpp:70:27) in function 'Cipher'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (AES.cpp:39:27) in function 'Cipher'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_70_1' (AES.cpp:70:27) in function 'Cipher'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_4' (AES.cpp:96:27) in function 'Cipher'.
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:80:22)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:72:17)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:41:17)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:49:15)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:49:35)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:49:55)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:49:75)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:51:15)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:51:35)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:51:55)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:51:75)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:53:15)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:53:35)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:53:55)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state' (AES.cpp:53:75)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 111.912 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
WARNING: [SYN 201-107] Renaming port name 'Cipher/in' to 'Cipher/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'Cipher/out' to 'Cipher/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_78_1_VITIS_LOOP_79_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3'.
WARNING: [HLS 200-880] The II Violation in module 'Cipher' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('cipher_state_addr_1_write_ln72', AES.cpp:72) of variable 'xor_ln72_2', AES.cpp:72 on array 'cipher_state', AES.cpp:77 and 'load' operation ('cipher_state_load_1', AES.cpp:41) on array 'cipher_state', AES.cpp:77.
WARNING: [HLS 200-880] The II Violation in module 'Cipher' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('cipher_state_addr_1_write_ln72', AES.cpp:72) of variable 'xor_ln72_2', AES.cpp:72 on array 'cipher_state', AES.cpp:77 and 'load' operation ('cipher_state_load_1', AES.cpp:41) on array 'cipher_state', AES.cpp:77.
WARNING: [HLS 200-880] The II Violation in module 'Cipher' (loop 'VITIS_LOOP_84_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('cipher_state_addr_1_write_ln72', AES.cpp:72) of variable 'xor_ln72_2', AES.cpp:72 on array 'cipher_state', AES.cpp:77 and 'load' operation ('cipher_state_load_1', AES.cpp:41) on array 'cipher_state', AES.cpp:77.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('cipher_state_load_3', AES.cpp:41) on array 'cipher_state', AES.cpp:77 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'cipher_state'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 20, Depth = 20, loop 'VITIS_LOOP_84_3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_70_1_VITIS_LOOP_71_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_4_VITIS_LOOP_97_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_96_4_VITIS_LOOP_97_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 113.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 114.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 117.778 MB.
INFO: [RTMG 210-279] Implementing memory 'Cipher_S_Box_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.808 seconds; current allocated memory: 130.406 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Cipher.
INFO: [VLOG 209-307] Generating Verilog RTL for Cipher.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 16.286 seconds; current allocated memory: 130.533 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 18.216 seconds; peak allocated memory: 871.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 871.406 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:121
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:173
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:174
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:175
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:179
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.437 seconds; current allocated memory: 93.139 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.289 seconds; peak allocated memory: 871.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:121
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:169
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:170
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:171
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:175
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.255 seconds; current allocated memory: 93.140 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.032 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:175
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:176
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:177
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:181
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.203 seconds; current allocated memory: 93.155 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.038 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:175
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:176
ERROR: [HLS 214-124] use of undeclared identifier 'cipher_state': AES.cpp:177
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.256 seconds; current allocated memory: 93.185 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.101 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 871.406 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:123:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:183:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.782 seconds; current allocated memory: 93.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (AES.cpp:39:19) in function 'SubBytes' completely with a factor of 4 (AES.cpp:39:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (AES.cpp:61:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:61:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (AES.cpp:72:19) in function 'AddRoundKey' completely with a factor of 4 (AES.cpp:72:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_183_3' (AES.cpp:183:20) in function 'Cipher' completely with a factor of 4 (AES.cpp:183:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (AES.cpp:123:20) in function 'Cipher' completely with a factor of 4 (AES.cpp:123:20)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:13:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.201 seconds; current allocated memory: 95.978 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 95.979 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 97.532 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 97.061 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_4' (AES.cpp:185) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_4' (AES.cpp:185) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_4' (AES.cpp:185) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_4' (AES.cpp:185) in function 'Cipher' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:64) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2' (AES.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6' (AES.cpp:87) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10' (AES.cpp:91) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14' (AES.cpp:95) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18' (AES.cpp:99) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22' (AES.cpp:103) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26' (AES.cpp:107) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30' (AES.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34' (AES.cpp:115) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38' (AES.cpp:119) in dimension 1 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_185_4_proc' (AES.cpp:185) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_185_4_proc' (AES.cpp:185) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_185_4_proc' (AES.cpp:185) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_185_4_proc' (AES.cpp:185) to a process function for dataflow in function 'Cipher'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'Cipher' (AES.cpp:78)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-779] Non-shared array 'in' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
ERROR: [HLS 200-979] Variable 'cipher_state0' (AES.cpp:81) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
ERROR: [HLS 200-779] Non-shared array 'cipher_state0' (AES.cpp:81) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has read operations in process function 'AddRoundKey23' (AES.cpp:74:36) (around AES.cpp:128).
ERROR: [HLS 200-779] Non-shared array 'w' (AES.cpp:78) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey23' (AES.cpp:74:36) (around AES.cpp:128).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey27' (AES.cpp:74:36) (around AES.cpp:132).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey31' (AES.cpp:74:36) (around AES.cpp:136).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey35' (AES.cpp:74:36) (around AES.cpp:140).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey39' (AES.cpp:74:36) (around AES.cpp:144).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey43' (AES.cpp:74:36) (around AES.cpp:148).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey47' (AES.cpp:74:36) (around AES.cpp:152).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey51' (AES.cpp:74:36) (around AES.cpp:156).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey55' (AES.cpp:74:36) (around AES.cpp:160).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey58' (AES.cpp:74:36) (around AES.cpp:164).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey59' (AES.cpp:74:36) (around AES.cpp:167).
ERROR: [HLS 200-779] Non-shared array 'cipher_state40' (AES.cpp:121) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'cipher_state40' has write operations in process function 'AddRoundKey59' (AES.cpp:74:36) (around AES.cpp:167).
INFO: [HLS 200-992] Variable 'cipher_state40' has read operations in process function 'Loop_VITIS_LOOP_185_4_proc' (AES.cpp:185:37).
INFO: [HLS 200-992] Variable 'cipher_state40' has read operations in process function 'Loop_VITIS_LOOP_185_4_proc20' (AES.cpp:185:37).
INFO: [HLS 200-992] Variable 'cipher_state40' has read operations in process function 'Loop_VITIS_LOOP_185_4_proc21' (AES.cpp:185:37).
INFO: [HLS 200-992] Variable 'cipher_state40' has read operations in process function 'Loop_VITIS_LOOP_185_4_proc22' (AES.cpp:185:37).
ERROR: [HLS 200-979] Argument 'out' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out' has write operations in process function 'Loop_VITIS_LOOP_185_4_proc' (AES.cpp:185:37).
INFO: [HLS 200-992] Argument 'out' has write operations in process function 'Loop_VITIS_LOOP_185_4_proc20' (AES.cpp:185:37).
INFO: [HLS 200-992] Argument 'out' has write operations in process function 'Loop_VITIS_LOOP_185_4_proc21' (AES.cpp:185:37).
INFO: [HLS 200-992] Argument 'out' has write operations in process function 'Loop_VITIS_LOOP_185_4_proc22' (AES.cpp:185:37).
ERROR: [HLS 200-779] Non-shared array 'out' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out' has write operations in process function 'Loop_VITIS_LOOP_185_4_proc' (AES.cpp:185:37).
INFO: [HLS 200-992] Argument 'out' has write operations in process function 'Loop_VITIS_LOOP_185_4_proc20' (AES.cpp:185:37).
INFO: [HLS 200-992] Argument 'out' has write operations in process function 'Loop_VITIS_LOOP_185_4_proc21' (AES.cpp:185:37).
INFO: [HLS 200-992] Argument 'out' has write operations in process function 'Loop_VITIS_LOOP_185_4_proc22' (AES.cpp:185:37).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.692 seconds; current allocated memory: 102.140 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.566 seconds; peak allocated memory: 871.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:123:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:183:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.903 seconds; current allocated memory: 93.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (AES.cpp:39:19) in function 'SubBytes' completely with a factor of 4 (AES.cpp:39:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (AES.cpp:61:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:61:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (AES.cpp:72:19) in function 'AddRoundKey' completely with a factor of 4 (AES.cpp:72:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (AES.cpp:123:20) in function 'Cipher' completely with a factor of 4 (AES.cpp:123:20)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:186:15)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:186:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.2 seconds; current allocated memory: 95.964 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 95.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 97.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 97.022 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_4' (AES.cpp:185) in function 'Cipher' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:64) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2' (AES.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6' (AES.cpp:87) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10' (AES.cpp:91) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14' (AES.cpp:95) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18' (AES.cpp:99) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22' (AES.cpp:103) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26' (AES.cpp:107) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30' (AES.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34' (AES.cpp:115) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38' (AES.cpp:119) in dimension 1 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_183_3_proc' (AES.cpp:185) to a process function for dataflow in function 'Cipher'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'Cipher' (AES.cpp:78)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-779] Non-shared array 'in' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
ERROR: [HLS 200-979] Variable 'cipher_state0' (AES.cpp:81) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
ERROR: [HLS 200-779] Non-shared array 'cipher_state0' (AES.cpp:81) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has read operations in process function 'AddRoundKey20' (AES.cpp:74:36) (around AES.cpp:128).
ERROR: [HLS 200-779] Non-shared array 'w' (AES.cpp:78) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey20' (AES.cpp:74:36) (around AES.cpp:128).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey24' (AES.cpp:74:36) (around AES.cpp:132).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey28' (AES.cpp:74:36) (around AES.cpp:136).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey32' (AES.cpp:74:36) (around AES.cpp:140).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey36' (AES.cpp:74:36) (around AES.cpp:144).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey40' (AES.cpp:74:36) (around AES.cpp:148).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey44' (AES.cpp:74:36) (around AES.cpp:152).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey48' (AES.cpp:74:36) (around AES.cpp:156).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey52' (AES.cpp:74:36) (around AES.cpp:160).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey55' (AES.cpp:74:36) (around AES.cpp:164).
INFO: [HLS 200-992] Argument 'w' has read operations in process function 'AddRoundKey56' (AES.cpp:74:36) (around AES.cpp:167).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.477 seconds; current allocated memory: 102.056 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.3 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:123:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:183:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.88 seconds; current allocated memory: 93.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (AES.cpp:39:19) in function 'SubBytes' completely with a factor of 4 (AES.cpp:39:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (AES.cpp:61:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:61:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (AES.cpp:72:19) in function 'AddRoundKey' completely with a factor of 4 (AES.cpp:72:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (AES.cpp:123:20) in function 'Cipher' completely with a factor of 4 (AES.cpp:123:20)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:186:15)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:186:14)
INFO: [HLS 214-248] complete partitioned array 'w' on dimension 1 (AES.cpp:79:65)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.243 seconds; current allocated memory: 96.033 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 96.034 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 97.600 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 97.115 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_125_2' (AES.cpp:125) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_4' (AES.cpp:185) in function 'Cipher' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:64) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2' (AES.cpp:83) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6' (AES.cpp:87) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10' (AES.cpp:91) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14' (AES.cpp:95) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18' (AES.cpp:99) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22' (AES.cpp:103) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26' (AES.cpp:107) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30' (AES.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34' (AES.cpp:115) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38' (AES.cpp:119) in dimension 1 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_183_3_proc' (AES.cpp:185) to a process function for dataflow in function 'Cipher'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'Cipher' (AES.cpp:81:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-779] Non-shared array 'in' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Argument 'in' has read operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
ERROR: [HLS 200-979] Variable 'cipher_state0' (AES.cpp:81) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
ERROR: [HLS 200-779] Non-shared array 'cipher_state0' (AES.cpp:81) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc17' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc18' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_125_2_proc19' (AES.cpp:125:37).
INFO: [HLS 200-992] Variable 'cipher_state0' has read operations in process function 'AddRoundKey20' (AES.cpp:74:36) (around AES.cpp:128).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.534 seconds; current allocated memory: 102.155 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.327 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:125:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:185:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.775 seconds; current allocated memory: 93.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (AES.cpp:39:19) in function 'SubBytes' completely with a factor of 4 (AES.cpp:39:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (AES.cpp:61:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:61:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (AES.cpp:72:19) in function 'AddRoundKey' completely with a factor of 4 (AES.cpp:72:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_3' (AES.cpp:185:20) in function 'Cipher' completely with a factor of 4 (AES.cpp:185:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_1' (AES.cpp:125:20) in function 'Cipher' completely with a factor of 4 (AES.cpp:125:20)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:13:0)
INFO: [HLS 214-248] complete partitioned array 'in' on dimension 1 (AES.cpp:80:9)
INFO: [HLS 214-248] complete partitioned array 'out' on dimension 1 (AES.cpp:81:9)
INFO: [HLS 214-248] complete partitioned array 'w' on dimension 1 (AES.cpp:79:65)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.229 seconds; current allocated memory: 95.932 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 95.933 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.157 seconds; current allocated memory: 97.718 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 97.322 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (AES.cpp:127) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (AES.cpp:127) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (AES.cpp:127) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (AES.cpp:127) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_4' (AES.cpp:187) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_4' (AES.cpp:187) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_4' (AES.cpp:187) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_4' (AES.cpp:187) in function 'Cipher' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:64) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2' (AES.cpp:85) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6' (AES.cpp:89) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10' (AES.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14' (AES.cpp:97) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18' (AES.cpp:101) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22' (AES.cpp:105) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26' (AES.cpp:109) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30' (AES.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34' (AES.cpp:117) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38' (AES.cpp:121) in dimension 1 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_127_2_proc' (AES.cpp:127) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_127_2_proc' (AES.cpp:127) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_127_2_proc' (AES.cpp:127) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_127_2_proc' (AES.cpp:127) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_187_4_proc' (AES.cpp:187) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_187_4_proc' (AES.cpp:187) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_187_4_proc' (AES.cpp:187) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_187_4_proc' (AES.cpp:187) to a process function for dataflow in function 'Cipher'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'Cipher' (AES.cpp:83:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
ERROR: [HLS 200-979] Variable 'cipher_state0' (AES.cpp:83) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_127_2_proc' (AES.cpp:127:24).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_127_2_proc18' (AES.cpp:127:24).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_127_2_proc20' (AES.cpp:127:24).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_127_2_proc22' (AES.cpp:127:24).
ERROR: [HLS 200-779] Non-shared array 'cipher_state0' (AES.cpp:83) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_127_2_proc' (AES.cpp:127:24).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_127_2_proc18' (AES.cpp:127:24).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_127_2_proc20' (AES.cpp:127:24).
INFO: [HLS 200-992] Variable 'cipher_state0' has write operations in process function 'Loop_VITIS_LOOP_127_2_proc22' (AES.cpp:127:24).
INFO: [HLS 200-992] Variable 'cipher_state0' has read operations in process function 'AddRoundKey27' (AES.cpp:74:36) (around AES.cpp:130).
ERROR: [HLS 200-779] Non-shared array 'cipher_state40' (AES.cpp:123) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'cipher_state40' has write operations in process function 'AddRoundKey' (AES.cpp:74:36) (around AES.cpp:169).
INFO: [HLS 200-992] Variable 'cipher_state40' has read operations in process function 'Loop_VITIS_LOOP_187_4_proc' (AES.cpp:187:37).
INFO: [HLS 200-992] Variable 'cipher_state40' has read operations in process function 'Loop_VITIS_LOOP_187_4_proc24' (AES.cpp:187:37).
INFO: [HLS 200-992] Variable 'cipher_state40' has read operations in process function 'Loop_VITIS_LOOP_187_4_proc25' (AES.cpp:187:37).
INFO: [HLS 200-992] Variable 'cipher_state40' has read operations in process function 'Loop_VITIS_LOOP_187_4_proc26' (AES.cpp:187:37).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 10.832 seconds; current allocated memory: 103.069 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.66 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:125:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:185:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 93.192 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (AES.cpp:39:19) in function 'SubBytes' completely with a factor of 4 (AES.cpp:39:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (AES.cpp:61:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:61:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (AES.cpp:72:19) in function 'AddRoundKey' completely with a factor of 4 (AES.cpp:72:19)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:128:24)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:128:23)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:188:15)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:188:14)
INFO: [HLS 214-248] complete partitioned array 'in' on dimension 1 (AES.cpp:80:9)
INFO: [HLS 214-248] complete partitioned array 'out' on dimension 1 (AES.cpp:81:9)
INFO: [HLS 214-248] complete partitioned array 'w' on dimension 1 (AES.cpp:79:65)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.479 seconds; current allocated memory: 96.247 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 96.248 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 97.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 97.498 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (AES.cpp:127) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_4' (AES.cpp:187) in function 'Cipher' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:64) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2' (AES.cpp:85) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6' (AES.cpp:89) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10' (AES.cpp:93) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14' (AES.cpp:97) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18' (AES.cpp:101) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22' (AES.cpp:105) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26' (AES.cpp:109) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30' (AES.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34' (AES.cpp:117) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38' (AES.cpp:121) in dimension 1 automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_1_proc' (AES.cpp:127) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_185_3_proc' (AES.cpp:187) to a process function for dataflow in function 'Cipher'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'Cipher' (AES.cpp:83:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'Cipher' (AES.cpp:83:1), detected/extracted 43 process function(s): 
	 'Block_.split13_proc'
	 'Loop_VITIS_LOOP_125_1_proc'
	 'AddRoundKey18'
	 'SubBytes19'
	 'ShiftRows20'
	 'MixColumns21'
	 'AddRoundKey22'
	 'SubBytes23'
	 'ShiftRows24'
	 'MixColumns25'
	 'AddRoundKey26'
	 'SubBytes27'
	 'ShiftRows28'
	 'MixColumns29'
	 'AddRoundKey30'
	 'SubBytes31'
	 'ShiftRows32'
	 'MixColumns33'
	 'AddRoundKey34'
	 'SubBytes35'
	 'ShiftRows36'
	 'MixColumns37'
	 'AddRoundKey38'
	 'SubBytes39'
	 'ShiftRows40'
	 'MixColumns41'
	 'AddRoundKey42'
	 'SubBytes43'
	 'ShiftRows44'
	 'MixColumns45'
	 'AddRoundKey46'
	 'SubBytes47'
	 'ShiftRows48'
	 'MixColumns49'
	 'AddRoundKey50'
	 'SubBytes51'
	 'ShiftRows52'
	 'MixColumns'
	 'AddRoundKey53'
	 'SubBytes'
	 'ShiftRows'
	 'AddRoundKey'
	 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Four_Term_Multiplication' (AES.cpp:5:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.326 seconds; current allocated memory: 122.064 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_3' (AES.cpp:187:29) in function 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (AES.cpp:127:29) in function 'Loop_VITIS_LOOP_125_1_proc'.
INFO: [HLS 200-472] Inferring partial write operation for 'state_o[0]' (AES.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:71)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:99)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:82)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state0' (AES.cpp:128:23)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:75:17)
WARNING: [HLS 200-1449] Process AddRoundKey18 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey22 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey26 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey30 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey34 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey38 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey42 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey46 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey50 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey53 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.027 seconds; current allocated memory: 549.307 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13_proc' to 'Block_split13_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.188 seconds; current allocated memory: 549.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 550.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_125_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 550.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 550.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 550.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 551.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 551.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 551.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 551.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 552.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 552.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 552.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 552.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 552.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 553.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 553.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 553.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 553.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 554.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 554.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 554.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 554.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 555.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 555.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 555.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 555.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 556.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 556.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 556.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 556.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 557.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 557.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 557.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 557.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 558.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 558.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 558.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 558.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 559.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 559.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 559.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 559.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 560.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 560.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 560.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 560.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 561.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 561.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 561.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 561.951 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 562.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 562.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 562.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 562.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 563.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 563.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 563.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 563.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 564.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 564.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 564.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 564.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 565.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 565.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 565.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 565.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 566.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 566.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 566.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 566.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 567.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 567.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 567.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 567.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 568.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 568.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 568.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 568.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 569.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 569.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 569.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 569.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 570.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 570.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 570.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 570.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_185_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 571.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 571.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 572.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.02 seconds; current allocated memory: 572.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.281 seconds; current allocated memory: 573.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_125_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_125_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 574.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 576.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 577.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 579.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Four_Term_Multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 580.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 581.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.463 seconds; current allocated memory: 582.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 584.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 585.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 587.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.457 seconds; current allocated memory: 588.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 590.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 591.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 593.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 594.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.493 seconds; current allocated memory: 596.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 597.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 599.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 600.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.475 seconds; current allocated memory: 602.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 603.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 605.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 606.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 608.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.474 seconds; current allocated memory: 609.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 611.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 612.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 614.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 615.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.387 seconds; current allocated memory: 617.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 618.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 620.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 621.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 623.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.476 seconds; current allocated memory: 624.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 626.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows52' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows52'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 627.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 629.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.532 seconds; current allocated memory: 630.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.539 seconds; current allocated memory: 632.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 633.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 635.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_185_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 636.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.592 seconds; current allocated memory: 648.139 MB.
INFO: [RTMG 210-279] Implementing memory 'Cipher_SubBytes19_S_Box61_rom' using auto ROMs.
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state2_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state3_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state4_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_0_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_4_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_5_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_6_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_7_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_8_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_9_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_10_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_11_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_12_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_13_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_14_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_15_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8 seconds. CPU system time: 3 seconds. Elapsed time: 11.501 seconds; current allocated memory: 666.550 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Cipher.
INFO: [VLOG 209-307] Generating Verilog RTL for Cipher.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 47 seconds. CPU system time: 14 seconds. Elapsed time: 69.288 seconds; current allocated memory: 670.941 MB.
INFO: [HLS 200-112] Total CPU user time: 49 seconds. Total CPU system time: 15 seconds. Total elapsed time: 71.201 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:125:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:185:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: AES.cpp:39:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.865 seconds; current allocated memory: 93.209 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (AES.cpp:61:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:61:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (AES.cpp:72:19) in function 'AddRoundKey' completely with a factor of 4 (AES.cpp:72:19)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:128:24)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:128:23)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:188:15)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:188:14)
INFO: [HLS 214-248] complete partitioned array 'in' on dimension 1 (AES.cpp:80:9)
INFO: [HLS 214-248] complete partitioned array 'out' on dimension 1 (AES.cpp:81:9)
INFO: [HLS 214-248] complete partitioned array 'w' on dimension 1 (AES.cpp:79:65)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.498 seconds; current allocated memory: 96.114 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 96.115 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 97.782 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 97.321 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (AES.cpp:127) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_4' (AES.cpp:187) in function 'Cipher' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:64) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_1_proc' (AES.cpp:127) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_185_3_proc' (AES.cpp:187) to a process function for dataflow in function 'Cipher'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'Cipher' (AES.cpp:83:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'Cipher' (AES.cpp:83:1), detected/extracted 43 process function(s): 
	 'Block_.split13_proc'
	 'Loop_VITIS_LOOP_125_1_proc'
	 'AddRoundKey16'
	 'SubBytes17'
	 'ShiftRows18'
	 'MixColumns19'
	 'AddRoundKey20'
	 'SubBytes21'
	 'ShiftRows22'
	 'MixColumns23'
	 'AddRoundKey24'
	 'SubBytes25'
	 'ShiftRows26'
	 'MixColumns27'
	 'AddRoundKey28'
	 'SubBytes29'
	 'ShiftRows30'
	 'MixColumns31'
	 'AddRoundKey32'
	 'SubBytes33'
	 'ShiftRows34'
	 'MixColumns35'
	 'AddRoundKey36'
	 'SubBytes37'
	 'ShiftRows38'
	 'MixColumns39'
	 'AddRoundKey40'
	 'SubBytes41'
	 'ShiftRows42'
	 'MixColumns43'
	 'AddRoundKey44'
	 'SubBytes45'
	 'ShiftRows46'
	 'MixColumns47'
	 'AddRoundKey48'
	 'SubBytes49'
	 'ShiftRows50'
	 'MixColumns'
	 'AddRoundKey51'
	 'SubBytes'
	 'ShiftRows'
	 'AddRoundKey'
	 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Four_Term_Multiplication' (AES.cpp:5:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.099 seconds; current allocated memory: 121.541 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes49'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes45'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes41'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes37'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes33'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes29'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes25'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes21'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes17'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_3' (AES.cpp:187:29) in function 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (AES.cpp:127:29) in function 'Loop_VITIS_LOOP_125_1_proc'.
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:71)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:99)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:82)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state0' (AES.cpp:128:23)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:75:17)
WARNING: [HLS 200-1449] Process AddRoundKey16 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey20 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey24 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey28 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey32 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey36 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey40 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey44 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey48 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey51 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.549 seconds; current allocated memory: 546.456 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13_proc' to 'Block_split13_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.178 seconds; current allocated memory: 547.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 547.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_125_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 547.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 547.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 548.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 548.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 548.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 548.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 548.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 548.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 549.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 549.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 549.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 549.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 550.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 550.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 550.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 550.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 550.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 551.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 551.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 551.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 551.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 552.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 552.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 552.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 552.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 552.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 553.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 553.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 553.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 553.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 553.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 554.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 554.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 554.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 554.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 555.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 555.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 555.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 555.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 555.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 556.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 556.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 556.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 556.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 557.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 557.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 557.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 557.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 557.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 558.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 558.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 558.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 558.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 559.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 559.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 559.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 559.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 559.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 560.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 560.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 560.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 560.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 560.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 561.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 561.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 561.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 561.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 562.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 562.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 562.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 562.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 562.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 563.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 563.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 563.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 563.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 564.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 564.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 564.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.114 seconds; current allocated memory: 564.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 564.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 565.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 565.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 565.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_185_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 565.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 566.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 566.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.754 seconds; current allocated memory: 567.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.119 seconds; current allocated memory: 568.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_125_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_125_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 569.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 570.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 572.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 572.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Four_Term_Multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 573.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 574.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.452 seconds; current allocated memory: 576.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 577.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 578.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 579.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 581.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.456 seconds; current allocated memory: 583.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 583.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 585.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 586.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 588.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 588.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.374 seconds; current allocated memory: 590.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 591.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 593.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 593.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 595.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.456 seconds; current allocated memory: 596.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 598.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 599.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 600.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 601.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.499 seconds; current allocated memory: 603.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 604.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 605.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 606.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 608.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 609.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.378 seconds; current allocated memory: 610.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 611.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 613.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 614.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 615.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.473 seconds; current allocated memory: 617.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 618.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 619.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 620.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_185_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 622.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.569 seconds; current allocated memory: 629.768 MB.
INFO: [RTMG 210-279] Implementing memory 'Cipher_SubBytes17_S_Box59_rom' using auto ROMs.
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state2_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state3_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state4_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_0_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_4_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_5_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_6_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_7_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_8_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_9_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_10_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_11_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_12_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_13_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_14_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_15_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 3 seconds. Elapsed time: 10.042 seconds; current allocated memory: 646.862 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Cipher.
INFO: [VLOG 209-307] Generating Verilog RTL for Cipher.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41 seconds. CPU system time: 13 seconds. Elapsed time: 61.948 seconds; current allocated memory: 650.512 MB.
INFO: [HLS 200-112] Total CPU user time: 43 seconds. Total CPU system time: 14 seconds. Total elapsed time: 63.963 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:125:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:185:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: AES.cpp:39:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: AES.cpp:72:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.82 seconds; current allocated memory: 93.210 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (AES.cpp:61:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:61:19)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:128:24)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:128:23)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:188:15)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:188:14)
INFO: [HLS 214-248] complete partitioned array 'in' on dimension 1 (AES.cpp:80:9)
INFO: [HLS 214-248] complete partitioned array 'out' on dimension 1 (AES.cpp:81:9)
INFO: [HLS 214-248] complete partitioned array 'w' on dimension 1 (AES.cpp:79:65)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.262 seconds; current allocated memory: 95.936 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 95.937 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 97.566 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 97.115 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_2' (AES.cpp:74) in function 'AddRoundKey' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (AES.cpp:41) in function 'SubBytes' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_127_2' (AES.cpp:127) in function 'Cipher' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_4' (AES.cpp:187) in function 'Cipher' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:59) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:64) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_125_1_proc' (AES.cpp:127) to a process function for dataflow in function 'Cipher'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_185_3_proc' (AES.cpp:187) to a process function for dataflow in function 'Cipher'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'Cipher' (AES.cpp:83:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'Cipher' (AES.cpp:83:1), detected/extracted 43 process function(s): 
	 'Block_.split13_proc'
	 'Loop_VITIS_LOOP_125_1_proc'
	 'AddRoundKey16'
	 'SubBytes17'
	 'ShiftRows18'
	 'MixColumns19'
	 'AddRoundKey20'
	 'SubBytes21'
	 'ShiftRows22'
	 'MixColumns23'
	 'AddRoundKey24'
	 'SubBytes25'
	 'ShiftRows26'
	 'MixColumns27'
	 'AddRoundKey28'
	 'SubBytes29'
	 'ShiftRows30'
	 'MixColumns31'
	 'AddRoundKey32'
	 'SubBytes33'
	 'ShiftRows34'
	 'MixColumns35'
	 'AddRoundKey36'
	 'SubBytes37'
	 'ShiftRows38'
	 'MixColumns39'
	 'AddRoundKey40'
	 'SubBytes41'
	 'ShiftRows42'
	 'MixColumns43'
	 'AddRoundKey44'
	 'SubBytes45'
	 'ShiftRows46'
	 'MixColumns47'
	 'AddRoundKey48'
	 'SubBytes49'
	 'ShiftRows50'
	 'MixColumns'
	 'AddRoundKey51'
	 'SubBytes'
	 'ShiftRows'
	 'AddRoundKey'
	 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Four_Term_Multiplication' (AES.cpp:5:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.047 seconds; current allocated memory: 121.015 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes49'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes45'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes41'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes37'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes33'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes29'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes25'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes21'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes17'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_1' (AES.cpp:40:27) in function 'SubBytes'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_3' (AES.cpp:187:29) in function 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_125_1' (AES.cpp:127:29) in function 'Loop_VITIS_LOOP_125_1_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey51'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey48'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey44'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey40'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey36'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey32'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey28'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey24'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey20'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey16'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (AES.cpp:73:27) in function 'AddRoundKey'.
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:43)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:71)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:48:99)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:50:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:52:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:15)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:35)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:55)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:54:75)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:38)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:66:82)
INFO: [HLS 200-472] Inferring partial write operation for 'cipher_state0' (AES.cpp:128:23)
INFO: [HLS 200-472] Inferring partial write operation for 'state_o' (AES.cpp:75:17)
WARNING: [HLS 200-1449] Process AddRoundKey16 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey20 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey24 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey28 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey32 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey36 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey40 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey44 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey48 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey51 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.05 seconds; current allocated memory: 543.813 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split13_proc' to 'Block_split13_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.164 seconds; current allocated memory: 544.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 544.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_125_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_125_1_VITIS_LOOP_127_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 544.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 545.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 545.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 545.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 545.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 545.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 545.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 546.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 546.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 546.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 546.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 546.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 546.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 547.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 547.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 547.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 547.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 547.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 548.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 548.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 548.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 548.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 548.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 548.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 549.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 549.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 549.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 549.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 549.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 550.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 550.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 550.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 550.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 550.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 551.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 551.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 551.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 551.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 551.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 551.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 552.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 552.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 552.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 552.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 552.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 553.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 553.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 553.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 553.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 553.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 554.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 554.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 554.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 554.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 554.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 554.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 555.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 555.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 555.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 555.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 555.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 556.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 556.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 556.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 556.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 556.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 556.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 557.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 557.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 557.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 557.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 557.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 557.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 558.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 558.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 558.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 558.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 559.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_1_VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 559.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 559.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 559.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 559.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 559.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 559.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_VITIS_LOOP_185_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_185_3_VITIS_LOOP_187_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 560.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 560.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 561.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.286 seconds; current allocated memory: 561.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.04 seconds; current allocated memory: 562.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_125_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_125_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 563.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 564.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 565.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 566.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Four_Term_Multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 567.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 568.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 569.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.276 seconds; current allocated memory: 570.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 571.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 572.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 574.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 575.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 575.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 577.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.434 seconds; current allocated memory: 578.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 579.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 580.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 581.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 582.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 583.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.27 seconds; current allocated memory: 584.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 585.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 586.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 587.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 588.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 589.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 591.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.297 seconds; current allocated memory: 592.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 592.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 594.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 595.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 596.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 597.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.344 seconds; current allocated memory: 598.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 599.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes49' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes49'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 600.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows50' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows50'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 601.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 602.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.464 seconds; current allocated memory: 603.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 604.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 605.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 606.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_VITIS_LOOP_185_3_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_VITIS_LOOP_185_3_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 607.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/in_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher/w_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.391 seconds; current allocated memory: 615.210 MB.
INFO: [RTMG 210-279] Implementing memory 'Cipher_SubBytes17_S_Box59_rom' using auto ROMs.
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state2_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state3_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'Cipher_cipher_state4_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_0_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_1_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_2_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_3_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_4_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_5_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_6_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_7_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_8_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_9_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_10_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_11_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_12_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_13_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_14_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_15_load_loc_channel_U(Cipher_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO Cipher_cipher_state0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state2_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state3_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO Cipher_cipher_state4_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 4 seconds. Elapsed time: 9.639 seconds; current allocated memory: 632.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Cipher.
INFO: [VLOG 209-307] Generating Verilog RTL for Cipher.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36 seconds. CPU system time: 12 seconds. Elapsed time: 55.414 seconds; current allocated memory: 635.748 MB.
INFO: [HLS 200-112] Total CPU user time: 37 seconds. Total CPU system time: 13 seconds. Total elapsed time: 57.337 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 871.406 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:144:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:204:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: AES.cpp:40:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: AES.cpp:73:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.068 seconds; current allocated memory: 93.224 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Cipher_Stream(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char (*) [16], unsigned long)' (AES.cpp:87:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Cipher_Stream(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char (*) [16], unsigned long)' (AES.cpp:91:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_1' (AES.cpp:62:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:62:19)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:147:24)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:147:23)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:207:15)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:207:14)
INFO: [HLS 214-248] complete partitioned array 'w' on dimension 1 (AES.cpp:89:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.705 seconds; current allocated memory: 95.877 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 95.878 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 97.493 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 97.134 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_1' (AES.cpp:84) in function 'Cipher_Stream' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_84_1' (AES.cpp:84) in function 'Cipher_Stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (AES.cpp:102:38).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (AES.cpp:21).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (AES.cpp:74:37).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Cipher_Stream' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_90_3' (AES.cpp:90) in function 'Cipher_Stream' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_144_1' (AES.cpp:146) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_146_2' (AES.cpp:146) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_204_3' (AES.cpp:206) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_206_4' (AES.cpp:206) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_1' (AES.cpp:41) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_2' (AES.cpp:42) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_74_1' (AES.cpp:74) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_75_2' (AES.cpp:75) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'state_i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:65) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0' (AES.cpp:102) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1' (AES.cpp:103) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2' (AES.cpp:104) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3' (AES.cpp:105) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4' (AES.cpp:106) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5' (AES.cpp:107) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6' (AES.cpp:108) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7' (AES.cpp:109) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8' (AES.cpp:110) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9' (AES.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10' (AES.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11' (AES.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12' (AES.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13' (AES.cpp:115) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14' (AES.cpp:116) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15' (AES.cpp:117) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16' (AES.cpp:118) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17' (AES.cpp:119) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18' (AES.cpp:120) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19' (AES.cpp:121) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20' (AES.cpp:122) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21' (AES.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22' (AES.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23' (AES.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24' (AES.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25' (AES.cpp:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26' (AES.cpp:128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27' (AES.cpp:129) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28' (AES.cpp:130) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29' (AES.cpp:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30' (AES.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31' (AES.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32' (AES.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33' (AES.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34' (AES.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35' (AES.cpp:137) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36' (AES.cpp:138) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37' (AES.cpp:139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38' (AES.cpp:140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39' (AES.cpp:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40' (AES.cpp:142) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0.0' (AES.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0.1' (AES.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0.2' (AES.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0.3' (AES.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1.0' (AES.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1.1' (AES.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1.2' (AES.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1.3' (AES.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2.0' (AES.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2.1' (AES.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2.2' (AES.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2.3' (AES.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3.0' (AES.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3.1' (AES.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3.2' (AES.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3.3' (AES.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4.0' (AES.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4.1' (AES.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4.2' (AES.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4.3' (AES.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5.0' (AES.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5.1' (AES.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5.2' (AES.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5.3' (AES.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6.0' (AES.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6.1' (AES.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6.2' (AES.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6.3' (AES.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7.0' (AES.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7.1' (AES.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7.2' (AES.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7.3' (AES.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8.0' (AES.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8.1' (AES.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8.2' (AES.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8.3' (AES.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9.0' (AES.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9.1' (AES.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9.2' (AES.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9.3' (AES.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10.0' (AES.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10.1' (AES.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10.2' (AES.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10.3' (AES.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11.0' (AES.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11.1' (AES.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11.2' (AES.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11.3' (AES.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12.0' (AES.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12.1' (AES.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12.2' (AES.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12.3' (AES.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13.0' (AES.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13.1' (AES.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13.2' (AES.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13.3' (AES.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14.0' (AES.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14.1' (AES.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14.2' (AES.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14.3' (AES.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15.0' (AES.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15.1' (AES.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15.2' (AES.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15.3' (AES.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16.0' (AES.cpp:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16.1' (AES.cpp:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16.2' (AES.cpp:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16.3' (AES.cpp:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17.0' (AES.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17.1' (AES.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17.2' (AES.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17.3' (AES.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18.0' (AES.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18.1' (AES.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18.2' (AES.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18.3' (AES.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19.0' (AES.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19.1' (AES.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19.2' (AES.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19.3' (AES.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20.0' (AES.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20.1' (AES.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20.2' (AES.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20.3' (AES.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21.0' (AES.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21.1' (AES.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21.2' (AES.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21.3' (AES.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22.0' (AES.cpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22.1' (AES.cpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22.2' (AES.cpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22.3' (AES.cpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23.0' (AES.cpp:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23.1' (AES.cpp:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23.2' (AES.cpp:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23.3' (AES.cpp:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24.0' (AES.cpp:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24.1' (AES.cpp:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24.2' (AES.cpp:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24.3' (AES.cpp:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25.0' (AES.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25.1' (AES.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25.2' (AES.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25.3' (AES.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26.0' (AES.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26.1' (AES.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26.2' (AES.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26.3' (AES.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27.0' (AES.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27.1' (AES.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27.2' (AES.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27.3' (AES.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28.0' (AES.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28.1' (AES.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28.2' (AES.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28.3' (AES.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29.0' (AES.cpp:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29.1' (AES.cpp:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29.2' (AES.cpp:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29.3' (AES.cpp:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30.0' (AES.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30.1' (AES.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30.2' (AES.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30.3' (AES.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31.0' (AES.cpp:133) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31.1' (AES.cpp:133) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31.2' (AES.cpp:133) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31.3' (AES.cpp:133) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32.0' (AES.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32.1' (AES.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32.2' (AES.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32.3' (AES.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33.0' (AES.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33.1' (AES.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33.2' (AES.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33.3' (AES.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34.0' (AES.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34.1' (AES.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34.2' (AES.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34.3' (AES.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35.0' (AES.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35.1' (AES.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35.2' (AES.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35.3' (AES.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36.0' (AES.cpp:138) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36.1' (AES.cpp:138) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36.2' (AES.cpp:138) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36.3' (AES.cpp:138) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37.0' (AES.cpp:139) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37.1' (AES.cpp:139) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37.2' (AES.cpp:139) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37.3' (AES.cpp:139) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38.0' (AES.cpp:140) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38.1' (AES.cpp:140) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38.2' (AES.cpp:140) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38.3' (AES.cpp:140) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39.0' (AES.cpp:141) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39.1' (AES.cpp:141) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39.2' (AES.cpp:141) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39.3' (AES.cpp:141) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40.0' (AES.cpp:142) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40.1' (AES.cpp:142) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40.2' (AES.cpp:142) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40.3' (AES.cpp:142) automatically.
INFO: [XFORM 203-101] Partitioning array 'in_buffer' (AES.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_buffer'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'Cipher' (AES.cpp:103), detected/extracted 42 process function(s): 
	 'Cipher_Block_.split16_proc'
	 'AddRoundKey384'
	 'SubBytes385'
	 'ShiftRows386'
	 'MixColumns387'
	 'AddRoundKey388'
	 'SubBytes389'
	 'ShiftRows390'
	 'MixColumns391'
	 'AddRoundKey392'
	 'SubBytes393'
	 'ShiftRows394'
	 'MixColumns395'
	 'AddRoundKey396'
	 'SubBytes397'
	 'ShiftRows398'
	 'MixColumns399'
	 'AddRoundKey400'
	 'SubBytes401'
	 'ShiftRows402'
	 'MixColumns403'
	 'AddRoundKey404'
	 'SubBytes405'
	 'ShiftRows406'
	 'MixColumns407'
	 'AddRoundKey408'
	 'SubBytes409'
	 'ShiftRows410'
	 'MixColumns411'
	 'AddRoundKey412'
	 'SubBytes413'
	 'ShiftRows414'
	 'MixColumns415'
	 'AddRoundKey416'
	 'SubBytes417'
	 'ShiftRows418'
	 'MixColumns'
	 'AddRoundKey419'
	 'SubBytes'
	 'ShiftRows'
	 'AddRoundKey'
	 'Cipher_Block_.split1657_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Four_Term_Multiplication' (AES.cpp:6:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.932 seconds; current allocated memory: 125.715 MB.
WARNING: [HLS 200-993] Function 'Cipher' (AES.cpp:97:2) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-1449] Process AddRoundKey384 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey388 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey392 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey396 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey400 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey404 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey408 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey412 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey416 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey419 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.321 seconds; current allocated memory: 555.278 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher_Stream' ...
WARNING: [SYN 201-103] Legalizing function name 'Cipher_Block_.split16_proc' to 'Cipher_Block_split16_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Cipher_Block_.split1657_proc' to 'Cipher_Block_split1657_proc'.
WARNING: [SYN 201-107] Renaming port name 'Cipher_Stream/length' to 'Cipher_Stream/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Block_split16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 556.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 556.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 556.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 556.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 556.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 557.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 557.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 557.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 557.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 557.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 557.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 558.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 558.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 558.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 558.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 559.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 559.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 559.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 559.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 559.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 559.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 560.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 560.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 560.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 560.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 560.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 561.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 561.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 561.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 561.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 562.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 562.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 562.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 562.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 562.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 562.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 563.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 563.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 563.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 563.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 564.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 564.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 564.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 564.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 564.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 565.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 565.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 565.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 565.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 565.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 565.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 566.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 566.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 566.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 566.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 567.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 567.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 567.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.099 seconds; current allocated memory: 567.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 567.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 567.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 568.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 568.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 568.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 568.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 568.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 569.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 569.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 569.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 569.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 570.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 570.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 570.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 570.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 570.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 570.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 571.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 571.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 571.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 571.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 571.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 572.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 572.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 572.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Block_split1657_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 572.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 572.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 574.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.877 seconds; current allocated memory: 577.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.216 seconds; current allocated memory: 577.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 578.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Block_split16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Block_split16_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.088 seconds; current allocated memory: 578.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey384'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 580.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes385'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 582.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows386'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.417 seconds; current allocated memory: 584.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Four_Term_Multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 585.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns387'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 587.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey388'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 588.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes389'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 591.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows390'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.626 seconds; current allocated memory: 592.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns391'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 594.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey392'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 596.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes393'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 598.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows394'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 600.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns395'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 601.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey396'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.476 seconds; current allocated memory: 603.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes397'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 605.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows398'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 607.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns399'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 609.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey400'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 611.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes401'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.55 seconds; current allocated memory: 613.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows402'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 615.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns403'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 616.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey404'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 618.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes405'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 620.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows406'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.483 seconds; current allocated memory: 622.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns407'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 624.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey408'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 625.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes409'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 628.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows410'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 629.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns411'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.279 seconds; current allocated memory: 631.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey412'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 633.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes413'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 635.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows414'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 637.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns415'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 638.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey416'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 640.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes417'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.535 seconds; current allocated memory: 642.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows418'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 644.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 646.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey419'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 648.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 650.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.426 seconds; current allocated memory: 652.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 653.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Block_split1657_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Block_split1657_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 655.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 18.287 seconds; current allocated memory: 687.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/length_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher_Stream' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w_0', 'w_1', 'w_2', 'w_3', 'w_4', 'w_5', 'w_6', 'w_7', 'w_8', 'w_9', 'w_10' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 11.322 seconds; current allocated memory: 709.475 MB.
INFO: [RTMG 210-279] Implementing memory 'Cipher_Stream_SubBytes385_S_Box429_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_0_0_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_1_0_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_2_0_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_3_0_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_0_1_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_1_1_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_2_1_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_3_1_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_0_2_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_1_2_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_2_2_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_3_2_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_0_3_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_1_3_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_2_3_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_3_3_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 34 seconds. CPU system time: 22 seconds. Elapsed time: 57.192 seconds; current allocated memory: 723.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Cipher_Stream.
INFO: [VLOG 209-307] Generating Verilog RTL for Cipher_Stream.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 152.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 109 seconds. CPU system time: 34 seconds. Elapsed time: 151.536 seconds; current allocated memory: 728.070 MB.
INFO: [HLS 200-112] Total CPU user time: 110 seconds. Total CPU system time: 35 seconds. Total elapsed time: 155.278 seconds; peak allocated memory: 871.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 871.407 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:145:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES.cpp:205:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES.cpp
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: AES.cpp:40:9
WARNING: [HLS 207-5537] '#pragma HLS unroll' can only be applied inside loop body: AES.cpp:73:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.123 seconds; current allocated memory: 93.225 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'Cipher_Stream(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char (*) [16], unsigned long)' (AES.cpp:88:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'Cipher_Stream(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char (*) [16], unsigned long)' (AES.cpp:92:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_1' (AES.cpp:62:19) in function 'MixColumns' completely with a factor of 4 (AES.cpp:62:19)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'Four_Term_Multiplication(unsigned char*, unsigned char*)' (AES.cpp:14:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:148:24)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:148:23)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:208:15)
WARNING: [HLS 214-167] The program may have out of bound array access (AES.cpp:208:14)
INFO: [HLS 214-248] complete partitioned array 'w' on dimension 1 (AES.cpp:90:3)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.217 seconds; current allocated memory: 95.878 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 95.879 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 97.495 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 97.137 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_1' (AES.cpp:85) in function 'Cipher_Stream' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_85_1' (AES.cpp:85) in function 'Cipher_Stream' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (AES.cpp:103:38).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (AES.cpp:21).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (AES.cpp:74:37).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_2' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'Cipher_Stream' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_91_3' (AES.cpp:91) in function 'Cipher_Stream' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_145_1' (AES.cpp:147) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_147_2' (AES.cpp:147) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_205_3' (AES.cpp:207) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_207_4' (AES.cpp:207) in function 'Cipher' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_1' (AES.cpp:41) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_2' (AES.cpp:42) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_74_1' (AES.cpp:74) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_75_2' (AES.cpp:75) in function 'AddRoundKey' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'state_i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'temp' (AES.cpp:60) automatically.
INFO: [XFORM 203-102] Partitioning array 'B' (AES.cpp:65) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_i.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'state_o.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0' (AES.cpp:103) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1' (AES.cpp:104) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2' (AES.cpp:105) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3' (AES.cpp:106) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4' (AES.cpp:107) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5' (AES.cpp:108) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6' (AES.cpp:109) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7' (AES.cpp:110) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8' (AES.cpp:111) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9' (AES.cpp:112) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10' (AES.cpp:113) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11' (AES.cpp:114) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12' (AES.cpp:115) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13' (AES.cpp:116) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14' (AES.cpp:117) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15' (AES.cpp:118) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16' (AES.cpp:119) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17' (AES.cpp:120) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18' (AES.cpp:121) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19' (AES.cpp:122) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20' (AES.cpp:123) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21' (AES.cpp:124) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22' (AES.cpp:125) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23' (AES.cpp:126) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24' (AES.cpp:127) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25' (AES.cpp:128) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26' (AES.cpp:129) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27' (AES.cpp:130) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28' (AES.cpp:131) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29' (AES.cpp:132) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30' (AES.cpp:133) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31' (AES.cpp:134) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32' (AES.cpp:135) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33' (AES.cpp:136) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34' (AES.cpp:137) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35' (AES.cpp:138) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36' (AES.cpp:139) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37' (AES.cpp:140) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38' (AES.cpp:141) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39' (AES.cpp:142) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40' (AES.cpp:143) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0.0' (AES.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0.1' (AES.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0.2' (AES.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state0.3' (AES.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1.0' (AES.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1.1' (AES.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1.2' (AES.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state1.3' (AES.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2.0' (AES.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2.1' (AES.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2.2' (AES.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state2.3' (AES.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3.0' (AES.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3.1' (AES.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3.2' (AES.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state3.3' (AES.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4.0' (AES.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4.1' (AES.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4.2' (AES.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state4.3' (AES.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5.0' (AES.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5.1' (AES.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5.2' (AES.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state5.3' (AES.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6.0' (AES.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6.1' (AES.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6.2' (AES.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state6.3' (AES.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7.0' (AES.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7.1' (AES.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7.2' (AES.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state7.3' (AES.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8.0' (AES.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8.1' (AES.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8.2' (AES.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state8.3' (AES.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9.0' (AES.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9.1' (AES.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9.2' (AES.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state9.3' (AES.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10.0' (AES.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10.1' (AES.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10.2' (AES.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state10.3' (AES.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11.0' (AES.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11.1' (AES.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11.2' (AES.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state11.3' (AES.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12.0' (AES.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12.1' (AES.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12.2' (AES.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state12.3' (AES.cpp:115) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13.0' (AES.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13.1' (AES.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13.2' (AES.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state13.3' (AES.cpp:116) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14.0' (AES.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14.1' (AES.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14.2' (AES.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state14.3' (AES.cpp:117) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15.0' (AES.cpp:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15.1' (AES.cpp:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15.2' (AES.cpp:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state15.3' (AES.cpp:118) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16.0' (AES.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16.1' (AES.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16.2' (AES.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state16.3' (AES.cpp:119) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17.0' (AES.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17.1' (AES.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17.2' (AES.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state17.3' (AES.cpp:120) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18.0' (AES.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18.1' (AES.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18.2' (AES.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state18.3' (AES.cpp:121) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19.0' (AES.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19.1' (AES.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19.2' (AES.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state19.3' (AES.cpp:122) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20.0' (AES.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20.1' (AES.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20.2' (AES.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state20.3' (AES.cpp:123) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21.0' (AES.cpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21.1' (AES.cpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21.2' (AES.cpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state21.3' (AES.cpp:124) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22.0' (AES.cpp:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22.1' (AES.cpp:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22.2' (AES.cpp:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state22.3' (AES.cpp:125) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23.0' (AES.cpp:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23.1' (AES.cpp:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23.2' (AES.cpp:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state23.3' (AES.cpp:126) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24.0' (AES.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24.1' (AES.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24.2' (AES.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state24.3' (AES.cpp:127) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25.0' (AES.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25.1' (AES.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25.2' (AES.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state25.3' (AES.cpp:128) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26.0' (AES.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26.1' (AES.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26.2' (AES.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state26.3' (AES.cpp:129) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27.0' (AES.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27.1' (AES.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27.2' (AES.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state27.3' (AES.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28.0' (AES.cpp:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28.1' (AES.cpp:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28.2' (AES.cpp:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state28.3' (AES.cpp:131) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29.0' (AES.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29.1' (AES.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29.2' (AES.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state29.3' (AES.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30.0' (AES.cpp:133) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30.1' (AES.cpp:133) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30.2' (AES.cpp:133) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state30.3' (AES.cpp:133) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31.0' (AES.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31.1' (AES.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31.2' (AES.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state31.3' (AES.cpp:134) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32.0' (AES.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32.1' (AES.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32.2' (AES.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state32.3' (AES.cpp:135) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33.0' (AES.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33.1' (AES.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33.2' (AES.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state33.3' (AES.cpp:136) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34.0' (AES.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34.1' (AES.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34.2' (AES.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state34.3' (AES.cpp:137) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35.0' (AES.cpp:138) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35.1' (AES.cpp:138) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35.2' (AES.cpp:138) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state35.3' (AES.cpp:138) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36.0' (AES.cpp:139) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36.1' (AES.cpp:139) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36.2' (AES.cpp:139) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state36.3' (AES.cpp:139) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37.0' (AES.cpp:140) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37.1' (AES.cpp:140) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37.2' (AES.cpp:140) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state37.3' (AES.cpp:140) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38.0' (AES.cpp:141) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38.1' (AES.cpp:141) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38.2' (AES.cpp:141) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state38.3' (AES.cpp:141) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39.0' (AES.cpp:142) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39.1' (AES.cpp:142) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39.2' (AES.cpp:142) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state39.3' (AES.cpp:142) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40.0' (AES.cpp:143) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40.1' (AES.cpp:143) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40.2' (AES.cpp:143) automatically.
INFO: [XFORM 203-102] Partitioning array 'cipher_state40.3' (AES.cpp:143) automatically.
INFO: [XFORM 203-101] Partitioning array 'in_buffer' (AES.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_buffer'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'Cipher' (AES.cpp:104), detected/extracted 42 process function(s): 
	 'Cipher_Block_.split16_proc'
	 'AddRoundKey384'
	 'SubBytes385'
	 'ShiftRows386'
	 'MixColumns387'
	 'AddRoundKey388'
	 'SubBytes389'
	 'ShiftRows390'
	 'MixColumns391'
	 'AddRoundKey392'
	 'SubBytes393'
	 'ShiftRows394'
	 'MixColumns395'
	 'AddRoundKey396'
	 'SubBytes397'
	 'ShiftRows398'
	 'MixColumns399'
	 'AddRoundKey400'
	 'SubBytes401'
	 'ShiftRows402'
	 'MixColumns403'
	 'AddRoundKey404'
	 'SubBytes405'
	 'ShiftRows406'
	 'MixColumns407'
	 'AddRoundKey408'
	 'SubBytes409'
	 'ShiftRows410'
	 'MixColumns411'
	 'AddRoundKey412'
	 'SubBytes413'
	 'ShiftRows414'
	 'MixColumns415'
	 'AddRoundKey416'
	 'SubBytes417'
	 'ShiftRows418'
	 'MixColumns'
	 'AddRoundKey419'
	 'SubBytes'
	 'ShiftRows'
	 'AddRoundKey'
	 'Cipher_Block_.split1657_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Four_Term_Multiplication' (AES.cpp:6:1)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.997 seconds; current allocated memory: 125.719 MB.
WARNING: [HLS 200-993] Function 'Cipher' (AES.cpp:98:2) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-1449] Process AddRoundKey384 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey388 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey392 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey396 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey400 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey404 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey408 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey412 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey416 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey419 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process AddRoundKey has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.335 seconds; current allocated memory: 555.291 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Cipher_Stream' ...
WARNING: [SYN 201-103] Legalizing function name 'Cipher_Block_.split16_proc' to 'Cipher_Block_split16_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Cipher_Block_.split1657_proc' to 'Cipher_Block_split1657_proc'.
WARNING: [SYN 201-107] Renaming port name 'Cipher_Stream/length' to 'Cipher_Stream/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Block_split16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 556.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 556.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 556.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 556.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 556.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 557.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 557.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 557.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 557.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 557.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 557.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 558.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 558.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 558.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 558.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 559.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 559.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 559.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 559.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 559.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 559.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 560.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 560.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 560.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 560.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 560.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 561.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 561.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 561.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 561.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 562.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 562.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 562.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 562.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 562.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 562.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 563.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 563.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 563.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 563.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 564.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 564.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 564.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 564.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 564.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 565.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 565.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 565.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 565.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 565.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 565.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 566.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 566.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 566.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 566.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 567.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 567.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 567.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 567.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 567.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 567.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 568.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 568.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 568.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 568.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.103 seconds; current allocated memory: 568.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 569.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 569.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 569.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 569.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 570.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 570.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 570.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 570.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 570.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 570.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 571.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 571.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 571.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 571.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 572.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 572.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 572.419 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 572.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Block_split1657_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 572.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 572.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 574.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.076 seconds; current allocated memory: 577.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.184 seconds; current allocated memory: 577.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 578.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Block_split16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Block_split16_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.2 seconds; current allocated memory: 578.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey384' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey384'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 580.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes385' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes385'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 582.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows386' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows386'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.426 seconds; current allocated memory: 584.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Four_Term_Multiplication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Four_Term_Multiplication'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 585.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns387' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns387'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 587.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey388' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey388'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 588.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes389' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes389'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 591.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows390' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows390'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.394 seconds; current allocated memory: 592.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns391' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns391'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 594.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey392' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey392'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 596.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes393' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes393'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 598.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows394' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows394'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 600.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns395' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns395'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 601.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey396' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey396'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.475 seconds; current allocated memory: 603.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes397' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes397'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 605.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows398' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows398'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 607.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns399' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns399'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 609.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey400' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey400'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 611.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes401' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes401'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.563 seconds; current allocated memory: 613.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows402' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows402'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 615.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns403' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns403'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 616.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey404' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey404'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 618.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes405' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes405'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 620.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows406' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows406'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.409 seconds; current allocated memory: 622.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns407' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns407'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 624.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey408' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey408'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 625.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes409' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes409'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 628.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows410' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows410'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 629.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns411' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns411'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.281 seconds; current allocated memory: 631.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey412' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey412'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 633.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes413' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes413'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 635.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows414' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows414'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 637.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns415' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns415'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 638.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey416' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey416'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.616 seconds; current allocated memory: 640.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes417' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes417'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 642.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows418' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows418'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 644.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 646.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey419' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey419'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 648.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.525 seconds; current allocated memory: 650.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 652.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 653.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Block_split1657_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Block_split1657_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 655.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 18.404 seconds; current allocated memory: 687.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_4' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_5' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_6' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_7' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_8' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_9' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/w_10' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Cipher_Stream/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Cipher_Stream' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'w_0', 'w_1', 'w_2', 'w_3', 'w_4', 'w_5', 'w_6', 'w_7', 'w_8', 'w_9', 'w_10', 'length_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 2 seconds. Elapsed time: 10.807 seconds; current allocated memory: 709.498 MB.
INFO: [RTMG 210-279] Implementing memory 'Cipher_Stream_SubBytes385_S_Box429_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_0_0_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_1_0_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_2_0_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_3_0_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_0_1_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_1_1_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_2_1_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_3_1_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_0_2_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_1_2_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_2_2_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_3_2_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_0_3_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_1_3_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_2_3_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state0_3_3_channel_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state1_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state2_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state3_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state4_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state5_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state6_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state7_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state8_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state9_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state10_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state11_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state12_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state13_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state14_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state15_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state16_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state17_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state18_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state19_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state20_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state21_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state22_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state23_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state24_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state25_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state26_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state27_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state28_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state29_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state30_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state31_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state32_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state33_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state34_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state35_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state36_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state37_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state38_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state39_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_0_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_0_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_0_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_0_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_1_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_1_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_1_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_1_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_2_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_2_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_2_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_2_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_3_0_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_3_1_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_3_2_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cipher_state40_3_3_U(Cipher_Stream_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 35 seconds. CPU system time: 22 seconds. Elapsed time: 57.935 seconds; current allocated memory: 723.181 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Cipher_Stream.
INFO: [VLOG 209-307] Generating Verilog RTL for Cipher_Stream.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 152.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 108 seconds. CPU system time: 34 seconds. Elapsed time: 151.353 seconds; current allocated memory: 728.046 MB.
INFO: [HLS 200-112] Total CPU user time: 109 seconds. Total CPU system time: 35 seconds. Total elapsed time: 153.327 seconds; peak allocated memory: 871.407 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file aes/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14 seconds. CPU system time: 10 seconds. Elapsed time: 30.798 seconds; current allocated memory: 112.612 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.735 seconds; current allocated memory: 92.013 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.295 seconds; current allocated memory: 92.008 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.352 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.393 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 871.519 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'ap_axiu': AES.cpp:79
ERROR: [HLS 214-124] use of undeclared identifier 'w': AES.cpp:80
ERROR: [HLS 214-124] use of undeclared identifier 'length': AES.cpp:81
ERROR: [HLS 214-124] use of undeclared identifier 'in': AES.cpp:82
ERROR: [HLS 214-124] use of undeclared identifier 'out': AES.cpp:83
ERROR: [HLS 214-124] use of undeclared identifier 'length': AES.cpp:85
ERROR: [HLS 214-124] use of undeclared identifier 'in': AES.cpp:88
ERROR: [HLS 214-124] use of undeclared identifier 'w': AES.cpp:90
ERROR: [HLS 214-124] use of undeclared identifier 'out': AES.cpp:92
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.778 seconds; current allocated memory: 93.340 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.92 seconds; peak allocated memory: 871.519 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.359 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.421 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.449 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.434 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.627 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.593 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.617 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.432 seconds; current allocated memory: 91.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.207 seconds; current allocated memory: 91.958 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.244 seconds; current allocated memory: 91.958 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.161 seconds; current allocated memory: 91.958 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.758 seconds; current allocated memory: 91.958 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.723 seconds; current allocated memory: 91.958 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 871.519 MB.
INFO: [HLS 200-10] Analyzing design file 'AES.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES.cpp:2:10
ERROR: [HLS 207-3796] unknown type name 'BYTE': ./aes.h:9:9
ERROR: [HLS 207-3750] typedef name must be an identifier: ./aes.h:9:14
ERROR: [HLS 207-3796] unknown type name 'BYTE': ./aes.h:28:22
ERROR: [HLS 207-3796] unknown type name 'BYTE': ./aes.h:28:32
ERROR: [HLS 207-3796] unknown type name 'BYTE': ./aes.h:28:44
ERROR: [HLS 207-3796] unknown type name 'BYTE': ./aes.h:29:22
ERROR: [HLS 207-3796] unknown type name 'BYTE': ./aes.h:29:32
ERROR: [HLS 207-3796] unknown type name 'BYTE': ./aes.h:29:44
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:19:14
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:41:26
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:41:48
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:101:25
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:101:34
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:101:52
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:103:6
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:110:22
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:110:31
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:112:7
ERROR: [HLS 207-3796] unknown type name 'BYTE': AES.cpp:120:23
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.601 seconds; current allocated memory: 93.813 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.952 seconds; peak allocated memory: 871.519 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.439 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.417 seconds; current allocated memory: 92.007 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.368 seconds; current allocated memory: 92.024 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.39 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.842 seconds; current allocated memory: 91.974 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.908 seconds; current allocated memory: 91.974 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.149 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.995 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.006 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.121 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.086 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.979 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 92.024 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.946 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.028 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.143 seconds; current allocated memory: 91.975 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.402 seconds; current allocated memory: 92.042 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.417 seconds; current allocated memory: 92.058 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.409 seconds; current allocated memory: 92.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.556 seconds; current allocated memory: 92.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.078 seconds; current allocated memory: 92.010 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.126 seconds; current allocated memory: 92.009 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.132 seconds; current allocated memory: 92.010 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.694 seconds; current allocated memory: 92.042 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.611 seconds; current allocated memory: 92.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 92.043 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.832 seconds; current allocated memory: 92.009 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 871.554 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_encrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_encrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:114:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:171:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_encrypt.cpp
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_encrypt.cpp:180:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_encrypt.cpp:181:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_encrypt.cpp:181:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_encrypt.cpp:180:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_encrypt.cpp:182:9
INFO: [HLS 200-10] Analyzing design file 'AES_decrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_decrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:157:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_decrypt.cpp
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:168:9
INFO: [HLS 200-10] Analyzing design file 'AES_common.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_common.cpp:2:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.035 seconds; current allocated memory: 93.802 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'Cipher_Stream'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.112 seconds; current allocated memory: 93.800 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 14.922 seconds; peak allocated memory: 871.554 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 871.538 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_encrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_encrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:114:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:171:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_encrypt.cpp
INFO: [HLS 200-10] Analyzing design file 'AES_decrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_decrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:157:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_decrypt.cpp
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:168:9
INFO: [HLS 200-10] Analyzing design file 'AES_common.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_common.cpp:2:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.197 seconds; current allocated memory: 93.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:188:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:192:13)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char*, unsigned char*)' (AES_encrypt.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:177:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:115:14)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:172:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.237 seconds; current allocated memory: 96.192 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 96.193 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 97.861 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 97.390 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'key' (AES_encrypt.cpp:177) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_185_1' (AES_encrypt.cpp:185) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_185_1' (AES_encrypt.cpp:185) in function 'AES_ECB_encrypt' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (AES_encrypt.cpp:71).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (AES_encrypt.cpp:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (AES_encrypt.cpp:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (AES_common.cpp:65).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_187_2' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_191_3' (AES_encrypt.cpp:191) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_114_1' (AES_encrypt.cpp:115) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_171_2' (AES_encrypt.cpp:172) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_1' (AES_encrypt.cpp:48) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_9_1' (AES_encrypt.cpp:9) in function 'SubBytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_1' (AES_common.cpp:67) in function 'AddRoundKey' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'state_0' (AES_encrypt.cpp:73) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_1' (AES_encrypt.cpp:74) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_2' (AES_encrypt.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_3' (AES_encrypt.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_4' (AES_encrypt.cpp:77) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_5' (AES_encrypt.cpp:78) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_6' (AES_encrypt.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_7' (AES_encrypt.cpp:80) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_8' (AES_encrypt.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_9' (AES_encrypt.cpp:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_10' (AES_encrypt.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_11' (AES_encrypt.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_12' (AES_encrypt.cpp:85) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_13' (AES_encrypt.cpp:86) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_14' (AES_encrypt.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_15' (AES_encrypt.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_16' (AES_encrypt.cpp:89) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_17' (AES_encrypt.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_18' (AES_encrypt.cpp:91) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_19' (AES_encrypt.cpp:92) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_20' (AES_encrypt.cpp:93) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_21' (AES_encrypt.cpp:94) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_22' (AES_encrypt.cpp:95) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_23' (AES_encrypt.cpp:96) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_24' (AES_encrypt.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_25' (AES_encrypt.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_26' (AES_encrypt.cpp:99) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_27' (AES_encrypt.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_28' (AES_encrypt.cpp:101) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_29' (AES_encrypt.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_30' (AES_encrypt.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_31' (AES_encrypt.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_32' (AES_encrypt.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_33' (AES_encrypt.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_34' (AES_encrypt.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_35' (AES_encrypt.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_36' (AES_encrypt.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_37' (AES_encrypt.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_38' (AES_encrypt.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_39' (AES_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_40' (AES_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'in' (AES_encrypt.cpp:186) automatically.
INFO: [XFORM 203-102] Partitioning array 'out' automatically.
ERROR: [HLS 200-779] Non-shared array 'RoundKey' (AES_encrypt.cpp:71) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey57' (AES_common.cpp:68:1) (around AES_encrypt.cpp:118).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey61' (AES_common.cpp:68:1) (around AES_encrypt.cpp:123).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey65' (AES_common.cpp:68:1) (around AES_encrypt.cpp:127).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey69' (AES_common.cpp:68:1) (around AES_encrypt.cpp:131).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey73' (AES_common.cpp:68:1) (around AES_encrypt.cpp:135).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey77' (AES_common.cpp:68:1) (around AES_encrypt.cpp:139).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey81' (AES_common.cpp:68:1) (around AES_encrypt.cpp:143).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey85' (AES_common.cpp:68:1) (around AES_encrypt.cpp:147).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey89' (AES_common.cpp:68:1) (around AES_encrypt.cpp:151).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey92' (AES_common.cpp:68:1) (around AES_encrypt.cpp:155).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey93' (AES_common.cpp:68:1) (around AES_encrypt.cpp:159).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.977 seconds; current allocated memory: 108.503 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.737 seconds; peak allocated memory: 871.538 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 871.554 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_encrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_encrypt.cpp:2:10
ERROR: [HLS 214-124] use of undeclared identifier 'Nb': AES_encrypt.cpp:73
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.619 seconds; current allocated memory: 93.466 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.467 seconds; peak allocated memory: 871.554 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 871.554 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_encrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_encrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:115:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:172:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_encrypt.cpp
WARNING: [HLS 207-5532] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type : AES_encrypt.cpp:73:38
INFO: [HLS 200-10] Analyzing design file 'AES_decrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_decrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:157:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_decrypt.cpp
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:168:9
INFO: [HLS 200-10] Analyzing design file 'AES_common.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_common.cpp:2:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.839 seconds; current allocated memory: 93.769 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:189:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:193:13)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char*, unsigned char*)' (AES_encrypt.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:178:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:116:14)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:173:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.135 seconds; current allocated memory: 96.196 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 96.197 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 97.865 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 97.394 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'key' (AES_encrypt.cpp:178) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_1' (AES_encrypt.cpp:186) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_186_1' (AES_encrypt.cpp:186) in function 'AES_ECB_encrypt' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (AES_encrypt.cpp:71).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (AES_encrypt.cpp:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (AES_encrypt.cpp:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (AES_common.cpp:65).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_188_2' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_3' (AES_encrypt.cpp:192) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_1' (AES_encrypt.cpp:116) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_2' (AES_encrypt.cpp:173) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_1' (AES_encrypt.cpp:48) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_9_1' (AES_encrypt.cpp:9) in function 'SubBytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_1' (AES_common.cpp:67) in function 'AddRoundKey' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'state_0' (AES_encrypt.cpp:74) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_1' (AES_encrypt.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_2' (AES_encrypt.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_3' (AES_encrypt.cpp:77) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_4' (AES_encrypt.cpp:78) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_5' (AES_encrypt.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_6' (AES_encrypt.cpp:80) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_7' (AES_encrypt.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_8' (AES_encrypt.cpp:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_9' (AES_encrypt.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_10' (AES_encrypt.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_11' (AES_encrypt.cpp:85) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_12' (AES_encrypt.cpp:86) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_13' (AES_encrypt.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_14' (AES_encrypt.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_15' (AES_encrypt.cpp:89) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_16' (AES_encrypt.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_17' (AES_encrypt.cpp:91) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_18' (AES_encrypt.cpp:92) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_19' (AES_encrypt.cpp:93) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_20' (AES_encrypt.cpp:94) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_21' (AES_encrypt.cpp:95) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_22' (AES_encrypt.cpp:96) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_23' (AES_encrypt.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_24' (AES_encrypt.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_25' (AES_encrypt.cpp:99) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_26' (AES_encrypt.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_27' (AES_encrypt.cpp:101) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_28' (AES_encrypt.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_29' (AES_encrypt.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_30' (AES_encrypt.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_31' (AES_encrypt.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_32' (AES_encrypt.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_33' (AES_encrypt.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_34' (AES_encrypt.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_35' (AES_encrypt.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_36' (AES_encrypt.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_37' (AES_encrypt.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_38' (AES_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_39' (AES_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_40' (AES_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'in' (AES_encrypt.cpp:187) automatically.
INFO: [XFORM 203-102] Partitioning array 'out' automatically.
ERROR: [HLS 200-779] Non-shared array 'RoundKey' (AES_encrypt.cpp:71) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey57' (AES_common.cpp:68:1) (around AES_encrypt.cpp:119).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey61' (AES_common.cpp:68:1) (around AES_encrypt.cpp:124).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey65' (AES_common.cpp:68:1) (around AES_encrypt.cpp:128).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey69' (AES_common.cpp:68:1) (around AES_encrypt.cpp:132).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey73' (AES_common.cpp:68:1) (around AES_encrypt.cpp:136).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey77' (AES_common.cpp:68:1) (around AES_encrypt.cpp:140).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey81' (AES_common.cpp:68:1) (around AES_encrypt.cpp:144).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey85' (AES_common.cpp:68:1) (around AES_encrypt.cpp:148).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey89' (AES_common.cpp:68:1) (around AES_encrypt.cpp:152).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey92' (AES_common.cpp:68:1) (around AES_encrypt.cpp:156).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey93' (AES_common.cpp:68:1) (around AES_encrypt.cpp:160).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 15.518 seconds; current allocated memory: 108.522 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.458 seconds; peak allocated memory: 871.554 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 871.554 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_encrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_encrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:115:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:172:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_encrypt.cpp
WARNING: [HLS 207-5532] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type : AES_encrypt.cpp:73:38
INFO: [HLS 200-10] Analyzing design file 'AES_decrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_decrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:157:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_decrypt.cpp
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:168:9
INFO: [HLS 200-10] Analyzing design file 'AES_common.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_common.cpp:2:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.847 seconds; current allocated memory: 93.769 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:189:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:193:13)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char*, unsigned char*)' (AES_encrypt.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:178:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:116:14)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:173:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.015 seconds; current allocated memory: 96.196 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 96.196 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 97.864 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 97.394 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'key' (AES_encrypt.cpp:178) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_1' (AES_encrypt.cpp:186) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_186_1' (AES_encrypt.cpp:186) in function 'AES_ECB_encrypt' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (AES_encrypt.cpp:71).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (AES_encrypt.cpp:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (AES_encrypt.cpp:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (AES_common.cpp:65).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_188_2' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_3' (AES_encrypt.cpp:192) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_1' (AES_encrypt.cpp:116) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_2' (AES_encrypt.cpp:173) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_1' (AES_encrypt.cpp:48) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_9_1' (AES_encrypt.cpp:9) in function 'SubBytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_1' (AES_common.cpp:67) in function 'AddRoundKey' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'state_0' (AES_encrypt.cpp:74) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_1' (AES_encrypt.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_2' (AES_encrypt.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_3' (AES_encrypt.cpp:77) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_4' (AES_encrypt.cpp:78) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_5' (AES_encrypt.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_6' (AES_encrypt.cpp:80) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_7' (AES_encrypt.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_8' (AES_encrypt.cpp:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_9' (AES_encrypt.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_10' (AES_encrypt.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_11' (AES_encrypt.cpp:85) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_12' (AES_encrypt.cpp:86) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_13' (AES_encrypt.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_14' (AES_encrypt.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_15' (AES_encrypt.cpp:89) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_16' (AES_encrypt.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_17' (AES_encrypt.cpp:91) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_18' (AES_encrypt.cpp:92) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_19' (AES_encrypt.cpp:93) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_20' (AES_encrypt.cpp:94) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_21' (AES_encrypt.cpp:95) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_22' (AES_encrypt.cpp:96) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_23' (AES_encrypt.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_24' (AES_encrypt.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_25' (AES_encrypt.cpp:99) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_26' (AES_encrypt.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_27' (AES_encrypt.cpp:101) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_28' (AES_encrypt.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_29' (AES_encrypt.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_30' (AES_encrypt.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_31' (AES_encrypt.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_32' (AES_encrypt.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_33' (AES_encrypt.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_34' (AES_encrypt.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_35' (AES_encrypt.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_36' (AES_encrypt.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_37' (AES_encrypt.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_38' (AES_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_39' (AES_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_40' (AES_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'in' (AES_encrypt.cpp:187) automatically.
INFO: [XFORM 203-102] Partitioning array 'out' automatically.
ERROR: [HLS 200-779] Non-shared array 'RoundKey' (AES_encrypt.cpp:71) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey57' (AES_common.cpp:68:1) (around AES_encrypt.cpp:119).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey61' (AES_common.cpp:68:1) (around AES_encrypt.cpp:124).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey65' (AES_common.cpp:68:1) (around AES_encrypt.cpp:128).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey69' (AES_common.cpp:68:1) (around AES_encrypt.cpp:132).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey73' (AES_common.cpp:68:1) (around AES_encrypt.cpp:136).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey77' (AES_common.cpp:68:1) (around AES_encrypt.cpp:140).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey81' (AES_common.cpp:68:1) (around AES_encrypt.cpp:144).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey85' (AES_common.cpp:68:1) (around AES_encrypt.cpp:148).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey89' (AES_common.cpp:68:1) (around AES_encrypt.cpp:152).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey92' (AES_common.cpp:68:1) (around AES_encrypt.cpp:156).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey93' (AES_common.cpp:68:1) (around AES_encrypt.cpp:160).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 15.42 seconds; current allocated memory: 108.522 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 17.225 seconds; peak allocated memory: 871.554 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 871.554 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_encrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_encrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:115:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:172:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_encrypt.cpp
WARNING: [HLS 207-5532] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type : AES_encrypt.cpp:73:38
INFO: [HLS 200-10] Analyzing design file 'AES_decrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_decrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:157:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_decrypt.cpp
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:168:9
INFO: [HLS 200-10] Analyzing design file 'AES_common.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_common.cpp:2:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.782 seconds; current allocated memory: 93.769 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:189:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:193:13)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char*, unsigned char*)' (AES_encrypt.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:178:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:116:14)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:173:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.073 seconds; current allocated memory: 96.196 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 96.197 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 97.865 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 97.394 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'key' (AES_encrypt.cpp:178) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_1' (AES_encrypt.cpp:186) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_186_1' (AES_encrypt.cpp:186) in function 'AES_ECB_encrypt' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (AES_encrypt.cpp:71).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (AES_encrypt.cpp:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (AES_encrypt.cpp:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (AES_common.cpp:65).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_188_2' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_3' (AES_encrypt.cpp:192) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_1' (AES_encrypt.cpp:116) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_2' (AES_encrypt.cpp:173) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_1' (AES_encrypt.cpp:48) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_9_1' (AES_encrypt.cpp:9) in function 'SubBytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_1' (AES_common.cpp:67) in function 'AddRoundKey' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'state_0' (AES_encrypt.cpp:74) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_1' (AES_encrypt.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_2' (AES_encrypt.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_3' (AES_encrypt.cpp:77) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_4' (AES_encrypt.cpp:78) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_5' (AES_encrypt.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_6' (AES_encrypt.cpp:80) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_7' (AES_encrypt.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_8' (AES_encrypt.cpp:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_9' (AES_encrypt.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_10' (AES_encrypt.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_11' (AES_encrypt.cpp:85) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_12' (AES_encrypt.cpp:86) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_13' (AES_encrypt.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_14' (AES_encrypt.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_15' (AES_encrypt.cpp:89) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_16' (AES_encrypt.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_17' (AES_encrypt.cpp:91) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_18' (AES_encrypt.cpp:92) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_19' (AES_encrypt.cpp:93) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_20' (AES_encrypt.cpp:94) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_21' (AES_encrypt.cpp:95) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_22' (AES_encrypt.cpp:96) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_23' (AES_encrypt.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_24' (AES_encrypt.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_25' (AES_encrypt.cpp:99) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_26' (AES_encrypt.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_27' (AES_encrypt.cpp:101) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_28' (AES_encrypt.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_29' (AES_encrypt.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_30' (AES_encrypt.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_31' (AES_encrypt.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_32' (AES_encrypt.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_33' (AES_encrypt.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_34' (AES_encrypt.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_35' (AES_encrypt.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_36' (AES_encrypt.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_37' (AES_encrypt.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_38' (AES_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_39' (AES_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_40' (AES_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'in' (AES_encrypt.cpp:187) automatically.
INFO: [XFORM 203-102] Partitioning array 'out' automatically.
ERROR: [HLS 200-779] Non-shared array 'RoundKey' (AES_encrypt.cpp:71) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey57' (AES_common.cpp:68:1) (around AES_encrypt.cpp:119).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey61' (AES_common.cpp:68:1) (around AES_encrypt.cpp:124).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey65' (AES_common.cpp:68:1) (around AES_encrypt.cpp:128).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey69' (AES_common.cpp:68:1) (around AES_encrypt.cpp:132).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey73' (AES_common.cpp:68:1) (around AES_encrypt.cpp:136).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey77' (AES_common.cpp:68:1) (around AES_encrypt.cpp:140).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey81' (AES_common.cpp:68:1) (around AES_encrypt.cpp:144).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey85' (AES_common.cpp:68:1) (around AES_encrypt.cpp:148).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey89' (AES_common.cpp:68:1) (around AES_encrypt.cpp:152).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey92' (AES_common.cpp:68:1) (around AES_encrypt.cpp:156).
INFO: [HLS 200-992] Argument 'RoundKey' has read operations in process function 'AddRoundKey93' (AES_common.cpp:68:1) (around AES_encrypt.cpp:160).
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 15.388 seconds; current allocated memory: 108.522 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.225 seconds; peak allocated memory: 871.554 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 871.554 MB.
INFO: [HLS 200-10] Analyzing design file 'AES_encrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_encrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:115:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_encrypt.cpp:172:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_encrypt.cpp
WARNING: [HLS 207-5512] 'factor' in '#pragma HLS array_partition' is ignored: AES_encrypt.cpp:73:54
INFO: [HLS 200-10] Analyzing design file 'AES_decrypt.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_decrypt.cpp:2:10
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:111:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: AES_decrypt.cpp:157:2
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file AES_decrypt.cpp
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:167:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:166:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: AES_decrypt.cpp:168:9
INFO: [HLS 200-10] Analyzing design file 'AES_common.cpp' ... 
WARNING: [HLS 207-949] non-portable path to file '"AES.h"'; specified path differs in case from file name on disk: AES_common.cpp:2:10
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.172 seconds; current allocated memory: 93.769 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read(unsigned char&)' into 'hls::stream<unsigned char, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::read()' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:189:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<unsigned char, 0>::write(unsigned char const&)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:193:13)
INFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char*, unsigned char*)' (AES_encrypt.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'AES_ECB_encrypt(hls::stream<unsigned char, 0>*, hls::stream<unsigned char, 0>*, unsigned char*, unsigned long)' (AES_encrypt.cpp:178:0)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:116:14)
WARNING: [HLS 214-167] The program may have out of bound array access (AES_encrypt.cpp:173:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.1 seconds; current allocated memory: 96.196 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 96.197 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 97.866 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 97.396 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'key' (AES_encrypt.cpp:178) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_19_2' (AES_common.cpp:7) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_186_1' (AES_encrypt.cpp:186) in function 'AES_ECB_encrypt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_186_1' (AES_encrypt.cpp:186) in function 'AES_ECB_encrypt' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Cipher' (AES_encrypt.cpp:71).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (AES_encrypt.cpp:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'SubBytes' (AES_encrypt.cpp:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'AddRoundKey' (AES_common.cpp:65).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_188_2' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_192_3' (AES_encrypt.cpp:192) in function 'AES_ECB_encrypt' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_115_1' (AES_encrypt.cpp:116) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_2' (AES_encrypt.cpp:173) in function 'Cipher' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_1' (AES_encrypt.cpp:48) in function 'MixColumns' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_9_1' (AES_encrypt.cpp:9) in function 'SubBytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_1' (AES_common.cpp:67) in function 'AddRoundKey' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'state_0' (AES_encrypt.cpp:74) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_1' (AES_encrypt.cpp:75) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_2' (AES_encrypt.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_3' (AES_encrypt.cpp:77) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_4' (AES_encrypt.cpp:78) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_5' (AES_encrypt.cpp:79) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_6' (AES_encrypt.cpp:80) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_7' (AES_encrypt.cpp:81) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_8' (AES_encrypt.cpp:82) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_9' (AES_encrypt.cpp:83) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_10' (AES_encrypt.cpp:84) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_11' (AES_encrypt.cpp:85) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_12' (AES_encrypt.cpp:86) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_13' (AES_encrypt.cpp:87) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_14' (AES_encrypt.cpp:88) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_15' (AES_encrypt.cpp:89) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_16' (AES_encrypt.cpp:90) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_17' (AES_encrypt.cpp:91) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_18' (AES_encrypt.cpp:92) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_19' (AES_encrypt.cpp:93) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_20' (AES_encrypt.cpp:94) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_21' (AES_encrypt.cpp:95) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_22' (AES_encrypt.cpp:96) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_23' (AES_encrypt.cpp:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_24' (AES_encrypt.cpp:98) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_25' (AES_encrypt.cpp:99) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_26' (AES_encrypt.cpp:100) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_27' (AES_encrypt.cpp:101) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_28' (AES_encrypt.cpp:102) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_29' (AES_encrypt.cpp:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_30' (AES_encrypt.cpp:104) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_31' (AES_encrypt.cpp:105) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_32' (AES_encrypt.cpp:106) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_33' (AES_encrypt.cpp:107) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_34' (AES_encrypt.cpp:108) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_35' (AES_encrypt.cpp:109) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_36' (AES_encrypt.cpp:110) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_37' (AES_encrypt.cpp:111) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_38' (AES_encrypt.cpp:112) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_39' (AES_encrypt.cpp:113) automatically.
INFO: [XFORM 203-102] Partitioning array 'state_40' (AES_encrypt.cpp:114) automatically.
INFO: [XFORM 203-102] Partitioning array 'in' (AES_encrypt.cpp:187) automatically.
INFO: [XFORM 203-102] Partitioning array 'out' automatically.
WARNING: [HLS 200-914] Completely partitioning array 'RoundKey' (AES_encrypt.cpp:184) accessed through non-constant indices on dimension 1 (AES_common.cpp:59:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'RoundKey' (AES_encrypt.cpp:184) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'Cipher' (AES_encrypt.cpp:71), detected/extracted 42 process function(s): 
	 'Cipher_Block_.split196_proc115'
	 'AddRoundKey57'
	 'SubBytes58'
	 'ShiftRows59'
	 'MixColumns60'
	 'AddRoundKey61'
	 'SubBytes62'
	 'ShiftRows63'
	 'MixColumns64'
	 'AddRoundKey65'
	 'SubBytes66'
	 'ShiftRows67'
	 'MixColumns68'
	 'AddRoundKey69'
	 'SubBytes70'
	 'ShiftRows71'
	 'MixColumns72'
	 'AddRoundKey73'
	 'SubBytes74'
	 'ShiftRows75'
	 'MixColumns76'
	 'AddRoundKey77'
	 'SubBytes78'
	 'ShiftRows79'
	 'MixColumns80'
	 'AddRoundKey81'
	 'SubBytes82'
	 'ShiftRows83'
	 'MixColumns84'
	 'AddRoundKey85'
	 'SubBytes86'
	 'ShiftRows87'
	 'MixColumns88'
	 'AddRoundKey89'
	 'SubBytes90'
	 'ShiftRows91'
	 'MixColumns'
	 'AddRoundKey92'
	 'SubBytes'
	 'ShiftRows'
	 'AddRoundKey93'
	 'Cipher_Block_.split196237_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns88' (AES_encrypt.cpp:50:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns84' (AES_encrypt.cpp:50:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns80' (AES_encrypt.cpp:50:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns76' (AES_encrypt.cpp:50:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns72' (AES_encrypt.cpp:50:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns68' (AES_encrypt.cpp:50:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns64' (AES_encrypt.cpp:50:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns60' (AES_encrypt.cpp:50:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (AES_encrypt.cpp:45)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 12.832 seconds; current allocated memory: 136.141 MB.
WARNING: [HLS 200-993] Function 'Cipher' (AES_encrypt.cpp:71) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 14 seconds. CPU system time: 0 seconds. Elapsed time: 13.825 seconds; current allocated memory: 580.823 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'AES_ECB_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'Cipher_Block_.split196_proc115' to 'Cipher_Block_split196_proc115'.
WARNING: [SYN 201-103] Legalizing function name 'Cipher_Block_.split196237_proc' to 'Cipher_Block_split196237_proc'.
WARNING: [SYN 201-107] Renaming port name 'AES_ECB_encrypt/length' to 'AES_ECB_encrypt/length_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Block_split196_proc115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 583.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 586.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 586.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 586.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 586.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 587.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 587.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 587.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 587.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 588.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 588.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 588.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 588.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 589.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 589.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 589.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 589.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 590.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 590.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 590.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 590.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 591.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 591.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 591.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 591.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 592.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 592.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 592.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 592.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 593.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 593.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 593.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 593.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 594.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 594.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 594.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 595.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 595.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 595.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 595.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 595.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 596.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 596.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 596.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 597.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 597.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 597.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 597.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 597.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 598.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 598.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 598.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 599.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 599.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 599.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 599.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 600.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 600.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 600.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 601.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 601.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 601.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 601.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 601.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 602.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.277 seconds; current allocated memory: 602.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 602.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 603.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 603.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 603.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 603.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 603.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 604.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 604.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 604.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 605.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 605.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 605.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 605.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 605.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 606.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 606.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher_Block_split196237_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 606.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 606.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 609.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 8.967 seconds; current allocated memory: 615.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_ECB_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
WARNING: [HLS 200-880] The II Violation in module 'AES_ECB_encrypt' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln45', AES_common.cpp:45) and 'mux' operation ('tempa', AES_common.cpp:24).
WARNING: [HLS 200-880] The II Violation in module 'AES_ECB_encrypt' (loop 'VITIS_LOOP_19_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'switch' operation ('_ln59', AES_common.cpp:59) and 'load' operation ('tempa', AES_common.cpp:41) on array 'sbox_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('tempa', AES_common.cpp:40) on array 'sbox_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sbox_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 42 seconds. CPU system time: 0 seconds. Elapsed time: 41.781 seconds; current allocated memory: 617.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.53 seconds; current allocated memory: 628.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Block_split196_proc115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Block_split196_proc115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.625 seconds; current allocated memory: 631.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 638.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 641.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 642.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns60' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns60'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 644.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey61' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey61'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.198 seconds; current allocated memory: 647.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 650.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows63' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows63'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 651.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.305 seconds; current allocated memory: 653.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey65' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey65'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 656.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 659.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows67' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows67'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.524 seconds; current allocated memory: 660.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns68' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns68'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 662.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey69' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey69'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 665.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes70' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes70'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 668.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows71' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows71'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.457 seconds; current allocated memory: 669.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns72' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns72'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 671.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey73' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey73'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.271 seconds; current allocated memory: 674.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes74' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes74'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 677.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows75'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.45 seconds; current allocated memory: 678.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns76' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns76'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 680.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey77' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey77'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 683.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes78' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes78'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 686.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows79' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows79'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.533 seconds; current allocated memory: 687.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns80' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns80'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 689.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey81' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey81'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.106 seconds; current allocated memory: 693.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes82' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes82'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 695.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows83'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.461 seconds; current allocated memory: 696.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns84'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 698.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey85'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 702.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes86'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 704.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows87'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.496 seconds; current allocated memory: 705.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns88'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 708.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey89'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 711.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes90'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 713.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows91'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.469 seconds; current allocated memory: 715.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 717.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey92'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 720.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 722.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 724.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.377 seconds; current allocated memory: 725.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher_Block_split196237_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher_Block_split196237_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 727.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 29 seconds. CPU system time: 0 seconds. Elapsed time: 28.977 seconds; current allocated memory: 765.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_ECB_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_ECB_encrypt/plain_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_ECB_encrypt/encrypt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_ECB_encrypt/key' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_ECB_encrypt/length_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_ECB_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'key', 'length_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_646_8_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_ECB_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 3 seconds. Elapsed time: 13.902 seconds; current allocated memory: 805.303 MB.
INFO: [RTMG 210-279] Implementing memory 'AES_ECB_encrypt_SubBytes58_sbox113_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_0_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_1_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_2_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_3_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_4_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_5_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_6_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_7_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_8_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_9_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_10_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_11_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_12_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_13_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_14_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_15_c_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_16_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_17_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_18_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_19_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_20_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_21_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_22_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_23_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_24_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_25_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_26_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_27_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_28_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_29_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_30_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_31_c_U(AES_ECB_encrypt_fifo_w8_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_32_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_33_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_34_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_35_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_36_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_37_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_38_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_39_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_40_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_41_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_42_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_43_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_44_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_45_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_46_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_47_c_U(AES_ECB_encrypt_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_48_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_49_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_50_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_51_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_52_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_53_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_54_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_55_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_56_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_57_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_58_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_59_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_60_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_61_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_62_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_63_c_U(AES_ECB_encrypt_fifo_w8_d14_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_64_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_65_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_66_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_67_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_68_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_69_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_70_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_71_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_72_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_73_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_74_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_75_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_76_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_77_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_78_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_79_c_U(AES_ECB_encrypt_fifo_w8_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_80_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_81_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_82_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_83_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_84_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_85_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_86_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_87_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_88_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_89_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_90_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_91_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_92_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_93_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_94_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_95_c_U(AES_ECB_encrypt_fifo_w8_d22_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_96_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_97_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_98_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_99_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_100_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_101_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_102_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_103_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_104_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_105_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_106_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_107_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_108_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_109_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_110_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_111_c_U(AES_ECB_encrypt_fifo_w8_d26_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_112_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_113_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_114_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_115_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_116_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_117_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_118_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_119_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_120_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_121_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_122_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_123_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_124_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_125_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_126_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_127_c_U(AES_ECB_encrypt_fifo_w8_d30_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_128_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_129_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_130_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_131_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_132_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_133_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_134_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_135_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_136_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_137_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_138_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_139_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_140_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_141_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_142_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_143_c_U(AES_ECB_encrypt_fifo_w8_d34_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_144_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_145_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_146_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_147_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_148_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_149_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_150_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_151_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_152_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_153_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_154_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_155_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_156_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_157_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_158_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_159_c_U(AES_ECB_encrypt_fifo_w8_d38_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_160_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_161_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_162_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_163_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_164_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_165_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_166_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_167_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_168_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_169_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_170_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_171_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_172_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_173_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_174_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'RoundKey_175_c_U(AES_ECB_encrypt_fifo_w8_d41_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_0_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_1_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_2_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_3_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_4_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_5_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_6_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_7_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_8_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_9_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_10_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_11_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_12_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_13_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_14_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_0_15_channel_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_1_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_2_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_3_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_4_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_5_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_6_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_7_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_8_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_9_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_10_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_11_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_12_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_13_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_14_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_15_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_16_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_17_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_18_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_19_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_20_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_21_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_22_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_23_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_24_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_25_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_26_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_27_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_28_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_29_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_30_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_31_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_32_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_33_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_34_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_35_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_36_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_37_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_38_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_39_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_0_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_1_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_2_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_3_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_4_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_5_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_6_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_7_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_8_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_9_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_10_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_11_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_12_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_13_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_14_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'state_40_15_U(AES_ECB_encrypt_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'AES_ECB_encrypt_sbox_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'AES_ECB_encrypt_Rcon_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 47 seconds. CPU system time: 28 seconds. Elapsed time: 76.354 seconds; current allocated memory: 842.096 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_ECB_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_ECB_encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 154.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 197 seconds. CPU system time: 43 seconds. Elapsed time: 255.853 seconds; current allocated memory: 850.171 MB.
INFO: [HLS 200-112] Total CPU user time: 198 seconds. Total CPU system time: 44 seconds. Total elapsed time: 257.9 seconds; peak allocated memory: 871.554 MB.
