
Test_IR_03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008734  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000058c  08008878  08008878  00018878  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008e04  08008e04  00018e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008e0c  08008e0c  00018e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008e10  08008e10  00018e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000008  08008e14  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000494  200001e4  08008ff0  000201e4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000678  08008ff0  00020678  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001fdec  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003fa2  00000000  00000000  00040000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001eb8  00000000  00000000  00043fa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001d20  00000000  00000000  00045e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002566a  00000000  00000000  00047b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f9bb  00000000  00000000  0006d1ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000e80b3  00000000  00000000  0008cba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00174c58  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009310  00000000  00000000  00174ca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e4 	.word	0x200001e4
 800015c:	00000000 	.word	0x00000000
 8000160:	0800885c 	.word	0x0800885c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e8 	.word	0x200001e8
 800017c:	0800885c 	.word	0x0800885c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b974 	b.w	8000e58 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	4604      	mov	r4, r0
 8000b90:	468e      	mov	lr, r1
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d14d      	bne.n	8000c32 <__udivmoddi4+0xaa>
 8000b96:	428a      	cmp	r2, r1
 8000b98:	4694      	mov	ip, r2
 8000b9a:	d969      	bls.n	8000c70 <__udivmoddi4+0xe8>
 8000b9c:	fab2 f282 	clz	r2, r2
 8000ba0:	b152      	cbz	r2, 8000bb8 <__udivmoddi4+0x30>
 8000ba2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ba6:	f1c2 0120 	rsb	r1, r2, #32
 8000baa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bb6:	4094      	lsls	r4, r2
 8000bb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bbc:	0c21      	lsrs	r1, r4, #16
 8000bbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000bc2:	fa1f f78c 	uxth.w	r7, ip
 8000bc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000bca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bce:	fb06 f107 	mul.w	r1, r6, r7
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bde:	f080 811f 	bcs.w	8000e20 <__udivmoddi4+0x298>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 811c 	bls.w	8000e20 <__udivmoddi4+0x298>
 8000be8:	3e02      	subs	r6, #2
 8000bea:	4463      	add	r3, ip
 8000bec:	1a5b      	subs	r3, r3, r1
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfc:	fb00 f707 	mul.w	r7, r0, r7
 8000c00:	42a7      	cmp	r7, r4
 8000c02:	d90a      	bls.n	8000c1a <__udivmoddi4+0x92>
 8000c04:	eb1c 0404 	adds.w	r4, ip, r4
 8000c08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0c:	f080 810a 	bcs.w	8000e24 <__udivmoddi4+0x29c>
 8000c10:	42a7      	cmp	r7, r4
 8000c12:	f240 8107 	bls.w	8000e24 <__udivmoddi4+0x29c>
 8000c16:	4464      	add	r4, ip
 8000c18:	3802      	subs	r0, #2
 8000c1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c1e:	1be4      	subs	r4, r4, r7
 8000c20:	2600      	movs	r6, #0
 8000c22:	b11d      	cbz	r5, 8000c2c <__udivmoddi4+0xa4>
 8000c24:	40d4      	lsrs	r4, r2
 8000c26:	2300      	movs	r3, #0
 8000c28:	e9c5 4300 	strd	r4, r3, [r5]
 8000c2c:	4631      	mov	r1, r6
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0xc2>
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	f000 80ef 	beq.w	8000e1a <__udivmoddi4+0x292>
 8000c3c:	2600      	movs	r6, #0
 8000c3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c42:	4630      	mov	r0, r6
 8000c44:	4631      	mov	r1, r6
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	fab3 f683 	clz	r6, r3
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	d14a      	bne.n	8000ce8 <__udivmoddi4+0x160>
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xd4>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 80f9 	bhi.w	8000e4e <__udivmoddi4+0x2c6>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	469e      	mov	lr, r3
 8000c66:	2d00      	cmp	r5, #0
 8000c68:	d0e0      	beq.n	8000c2c <__udivmoddi4+0xa4>
 8000c6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c6e:	e7dd      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000c70:	b902      	cbnz	r2, 8000c74 <__udivmoddi4+0xec>
 8000c72:	deff      	udf	#255	; 0xff
 8000c74:	fab2 f282 	clz	r2, r2
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	f040 8092 	bne.w	8000da2 <__udivmoddi4+0x21a>
 8000c7e:	eba1 010c 	sub.w	r1, r1, ip
 8000c82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c86:	fa1f fe8c 	uxth.w	lr, ip
 8000c8a:	2601      	movs	r6, #1
 8000c8c:	0c20      	lsrs	r0, r4, #16
 8000c8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c92:	fb07 1113 	mls	r1, r7, r3, r1
 8000c96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9a:	fb0e f003 	mul.w	r0, lr, r3
 8000c9e:	4288      	cmp	r0, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0x12c>
 8000ca2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000caa:	d202      	bcs.n	8000cb2 <__udivmoddi4+0x12a>
 8000cac:	4288      	cmp	r0, r1
 8000cae:	f200 80cb 	bhi.w	8000e48 <__udivmoddi4+0x2c0>
 8000cb2:	4643      	mov	r3, r8
 8000cb4:	1a09      	subs	r1, r1, r0
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000cc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x156>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cd4:	d202      	bcs.n	8000cdc <__udivmoddi4+0x154>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	f200 80bb 	bhi.w	8000e52 <__udivmoddi4+0x2ca>
 8000cdc:	4608      	mov	r0, r1
 8000cde:	eba4 040e 	sub.w	r4, r4, lr
 8000ce2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ce6:	e79c      	b.n	8000c22 <__udivmoddi4+0x9a>
 8000ce8:	f1c6 0720 	rsb	r7, r6, #32
 8000cec:	40b3      	lsls	r3, r6
 8000cee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cf2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cf6:	fa20 f407 	lsr.w	r4, r0, r7
 8000cfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cfe:	431c      	orrs	r4, r3
 8000d00:	40f9      	lsrs	r1, r7
 8000d02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d06:	fa00 f306 	lsl.w	r3, r0, r6
 8000d0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d0e:	0c20      	lsrs	r0, r4, #16
 8000d10:	fa1f fe8c 	uxth.w	lr, ip
 8000d14:	fb09 1118 	mls	r1, r9, r8, r1
 8000d18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d20:	4288      	cmp	r0, r1
 8000d22:	fa02 f206 	lsl.w	r2, r2, r6
 8000d26:	d90b      	bls.n	8000d40 <__udivmoddi4+0x1b8>
 8000d28:	eb1c 0101 	adds.w	r1, ip, r1
 8000d2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d30:	f080 8088 	bcs.w	8000e44 <__udivmoddi4+0x2bc>
 8000d34:	4288      	cmp	r0, r1
 8000d36:	f240 8085 	bls.w	8000e44 <__udivmoddi4+0x2bc>
 8000d3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d3e:	4461      	add	r1, ip
 8000d40:	1a09      	subs	r1, r1, r0
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d48:	fb09 1110 	mls	r1, r9, r0, r1
 8000d4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d54:	458e      	cmp	lr, r1
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x1e2>
 8000d58:	eb1c 0101 	adds.w	r1, ip, r1
 8000d5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d60:	d26c      	bcs.n	8000e3c <__udivmoddi4+0x2b4>
 8000d62:	458e      	cmp	lr, r1
 8000d64:	d96a      	bls.n	8000e3c <__udivmoddi4+0x2b4>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4461      	add	r1, ip
 8000d6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000d72:	eba1 010e 	sub.w	r1, r1, lr
 8000d76:	42a1      	cmp	r1, r4
 8000d78:	46c8      	mov	r8, r9
 8000d7a:	46a6      	mov	lr, r4
 8000d7c:	d356      	bcc.n	8000e2c <__udivmoddi4+0x2a4>
 8000d7e:	d053      	beq.n	8000e28 <__udivmoddi4+0x2a0>
 8000d80:	b15d      	cbz	r5, 8000d9a <__udivmoddi4+0x212>
 8000d82:	ebb3 0208 	subs.w	r2, r3, r8
 8000d86:	eb61 010e 	sbc.w	r1, r1, lr
 8000d8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000d8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000d92:	40f1      	lsrs	r1, r6
 8000d94:	431f      	orrs	r7, r3
 8000d96:	e9c5 7100 	strd	r7, r1, [r5]
 8000d9a:	2600      	movs	r6, #0
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	f1c2 0320 	rsb	r3, r2, #32
 8000da6:	40d8      	lsrs	r0, r3
 8000da8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dac:	fa21 f303 	lsr.w	r3, r1, r3
 8000db0:	4091      	lsls	r1, r2
 8000db2:	4301      	orrs	r1, r0
 8000db4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db8:	fa1f fe8c 	uxth.w	lr, ip
 8000dbc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000dc0:	fb07 3610 	mls	r6, r7, r0, r3
 8000dc4:	0c0b      	lsrs	r3, r1, #16
 8000dc6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dca:	fb00 f60e 	mul.w	r6, r0, lr
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x260>
 8000dd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dde:	d22f      	bcs.n	8000e40 <__udivmoddi4+0x2b8>
 8000de0:	429e      	cmp	r6, r3
 8000de2:	d92d      	bls.n	8000e40 <__udivmoddi4+0x2b8>
 8000de4:	3802      	subs	r0, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	b289      	uxth	r1, r1
 8000dec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000df0:	fb07 3316 	mls	r3, r7, r6, r3
 8000df4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df8:	fb06 f30e 	mul.w	r3, r6, lr
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x28a>
 8000e00:	eb1c 0101 	adds.w	r1, ip, r1
 8000e04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e08:	d216      	bcs.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d914      	bls.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0e:	3e02      	subs	r6, #2
 8000e10:	4461      	add	r1, ip
 8000e12:	1ac9      	subs	r1, r1, r3
 8000e14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e18:	e738      	b.n	8000c8c <__udivmoddi4+0x104>
 8000e1a:	462e      	mov	r6, r5
 8000e1c:	4628      	mov	r0, r5
 8000e1e:	e705      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000e20:	4606      	mov	r6, r0
 8000e22:	e6e3      	b.n	8000bec <__udivmoddi4+0x64>
 8000e24:	4618      	mov	r0, r3
 8000e26:	e6f8      	b.n	8000c1a <__udivmoddi4+0x92>
 8000e28:	454b      	cmp	r3, r9
 8000e2a:	d2a9      	bcs.n	8000d80 <__udivmoddi4+0x1f8>
 8000e2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e34:	3801      	subs	r0, #1
 8000e36:	e7a3      	b.n	8000d80 <__udivmoddi4+0x1f8>
 8000e38:	4646      	mov	r6, r8
 8000e3a:	e7ea      	b.n	8000e12 <__udivmoddi4+0x28a>
 8000e3c:	4620      	mov	r0, r4
 8000e3e:	e794      	b.n	8000d6a <__udivmoddi4+0x1e2>
 8000e40:	4640      	mov	r0, r8
 8000e42:	e7d1      	b.n	8000de8 <__udivmoddi4+0x260>
 8000e44:	46d0      	mov	r8, sl
 8000e46:	e77b      	b.n	8000d40 <__udivmoddi4+0x1b8>
 8000e48:	3b02      	subs	r3, #2
 8000e4a:	4461      	add	r1, ip
 8000e4c:	e732      	b.n	8000cb4 <__udivmoddi4+0x12c>
 8000e4e:	4630      	mov	r0, r6
 8000e50:	e709      	b.n	8000c66 <__udivmoddi4+0xde>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	e742      	b.n	8000cde <__udivmoddi4+0x156>

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e68:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e80:	68fb      	ldr	r3, [r7, #12]
}
 8000e82:	bf00      	nop
 8000e84:	3714      	adds	r7, #20
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
	...

08000e90 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b086      	sub	sp, #24
 8000e94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	2200      	movs	r2, #0
 8000e9a:	601a      	str	r2, [r3, #0]
 8000e9c:	605a      	str	r2, [r3, #4]
 8000e9e:	609a      	str	r2, [r3, #8]
 8000ea0:	60da      	str	r2, [r3, #12]
 8000ea2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea4:	2004      	movs	r0, #4
 8000ea6:	f7ff ffd9 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eaa:	2002      	movs	r0, #2
 8000eac:	f7ff ffd6 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eb0:	2001      	movs	r0, #1
 8000eb2:	f7ff ffd3 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eb6:	2008      	movs	r0, #8
 8000eb8:	f7ff ffd0 	bl	8000e5c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2123      	movs	r1, #35	; 0x23
 8000ec0:	4814      	ldr	r0, [pc, #80]	; (8000f14 <MX_GPIO_Init+0x84>)
 8000ec2:	f001 fa19 	bl	80022f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ec6:	2310      	movs	r3, #16
 8000ec8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4810      	ldr	r0, [pc, #64]	; (8000f18 <MX_GPIO_Init+0x88>)
 8000ed8:	f001 f89e 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8000edc:	2323      	movs	r3, #35	; 0x23
 8000ede:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eec:	1d3b      	adds	r3, r7, #4
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4808      	ldr	r0, [pc, #32]	; (8000f14 <MX_GPIO_Init+0x84>)
 8000ef2:	f001 f891 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	4619      	mov	r1, r3
 8000f06:	4805      	ldr	r0, [pc, #20]	; (8000f1c <MX_GPIO_Init+0x8c>)
 8000f08:	f001 f886 	bl	8002018 <HAL_GPIO_Init>

}
 8000f0c:	bf00      	nop
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	48000400 	.word	0x48000400
 8000f18:	48000800 	.word	0x48000800
 8000f1c:	48000c00 	.word	0x48000c00

08000f20 <LL_AHB2_GRP1_EnableClock>:
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000f28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000f38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4013      	ands	r3, r2
 8000f42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f44:	68fb      	ldr	r3, [r7, #12]
}
 8000f46:	bf00      	nop
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr

08000f52 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f52:	b480      	push	{r7}
 8000f54:	b085      	sub	sp, #20
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000f5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f5e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000f60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f6e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4013      	ands	r3, r2
 8000f74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f76:	68fb      	ldr	r3, [r7, #12]
}
 8000f78:	bf00      	nop
 8000f7a:	3714      	adds	r7, #20
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f88:	4b1b      	ldr	r3, [pc, #108]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000f8a:	4a1c      	ldr	r2, [pc, #112]	; (8000ffc <MX_I2C1_Init+0x78>)
 8000f8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 8000f8e:	4b1a      	ldr	r3, [pc, #104]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000f90:	4a1b      	ldr	r2, [pc, #108]	; (8001000 <MX_I2C1_Init+0x7c>)
 8000f92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f94:	4b18      	ldr	r3, [pc, #96]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f9a:	4b17      	ldr	r3, [pc, #92]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fa0:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fa6:	4b14      	ldr	r3, [pc, #80]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fb2:	4b11      	ldr	r3, [pc, #68]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fb8:	4b0f      	ldr	r3, [pc, #60]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fbe:	480e      	ldr	r0, [pc, #56]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fc0:	f001 f9b2 	bl	8002328 <HAL_I2C_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000fca:	f000 f9d9 	bl	8001380 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fce:	2100      	movs	r1, #0
 8000fd0:	4809      	ldr	r0, [pc, #36]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fd2:	f001 fead 	bl	8002d30 <HAL_I2CEx_ConfigAnalogFilter>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000fdc:	f000 f9d0 	bl	8001380 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4805      	ldr	r0, [pc, #20]	; (8000ff8 <MX_I2C1_Init+0x74>)
 8000fe4:	f001 feef 	bl	8002dc6 <HAL_I2CEx_ConfigDigitalFilter>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000fee:	f000 f9c7 	bl	8001380 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000ff2:	bf00      	nop
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	20000200 	.word	0x20000200
 8000ffc:	40005400 	.word	0x40005400
 8001000:	00707cbb 	.word	0x00707cbb

08001004 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b09c      	sub	sp, #112	; 0x70
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]
 8001018:	60da      	str	r2, [r3, #12]
 800101a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800101c:	f107 030c 	add.w	r3, r7, #12
 8001020:	2250      	movs	r2, #80	; 0x50
 8001022:	2100      	movs	r1, #0
 8001024:	4618      	mov	r0, r3
 8001026:	f004 fe6f 	bl	8005d08 <memset>
  if(i2cHandle->Instance==I2C1)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a17      	ldr	r2, [pc, #92]	; (800108c <HAL_I2C_MspInit+0x88>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d126      	bne.n	8001082 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001034:	2304      	movs	r3, #4
 8001036:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001038:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800103c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800103e:	f107 030c 	add.w	r3, r7, #12
 8001042:	4618      	mov	r0, r3
 8001044:	f003 fba0 	bl	8004788 <HAL_RCCEx_PeriphCLKConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800104e:	f000 f997 	bl	8001380 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001052:	2002      	movs	r0, #2
 8001054:	f7ff ff64 	bl	8000f20 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001058:	f44f 7340 	mov.w	r3, #768	; 0x300
 800105c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800105e:	2312      	movs	r3, #18
 8001060:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001066:	2300      	movs	r3, #0
 8001068:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800106a:	2304      	movs	r3, #4
 800106c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001072:	4619      	mov	r1, r3
 8001074:	4806      	ldr	r0, [pc, #24]	; (8001090 <HAL_I2C_MspInit+0x8c>)
 8001076:	f000 ffcf 	bl	8002018 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800107a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800107e:	f7ff ff68 	bl	8000f52 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001082:	bf00      	nop
 8001084:	3770      	adds	r7, #112	; 0x70
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40005400 	.word	0x40005400
 8001090:	48000400 	.word	0x48000400

08001094 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800109c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010a0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80010a4:	f003 0301 	and.w	r3, r3, #1
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d013      	beq.n	80010d4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80010ac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010b0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80010b4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d00b      	beq.n	80010d4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80010bc:	e000      	b.n	80010c0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80010be:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80010c0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d0f9      	beq.n	80010be <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80010ca:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	b2d2      	uxtb	r2, r2
 80010d2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80010d4:	687b      	ldr	r3, [r7, #4]
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 80010e2:	b480      	push	{r7}
 80010e4:	b083      	sub	sp, #12
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80010ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010f2:	f023 0218 	bic.w	r2, r3, #24
 80010f6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b086      	sub	sp, #24
 8001112:	af00      	add	r7, sp, #0
 8001114:	60f8      	str	r0, [r7, #12]
 8001116:	60b9      	str	r1, [r7, #8]
 8001118:	607a      	str	r2, [r7, #4]
int DataIdx;
for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	e009      	b.n	8001134 <_write+0x26>
{
//__io_putchar(*ptr++);
ITM_SendChar(*ptr++);
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	1c5a      	adds	r2, r3, #1
 8001124:	60ba      	str	r2, [r7, #8]
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff ffb3 	bl	8001094 <ITM_SendChar>
for (DataIdx = 0; DataIdx < len; DataIdx++)
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	3301      	adds	r3, #1
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	697a      	ldr	r2, [r7, #20]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	429a      	cmp	r2, r3
 800113a:	dbf1      	blt.n	8001120 <_write+0x12>
}
return len;
 800113c:	687b      	ldr	r3, [r7, #4]
}
 800113e:	4618      	mov	r0, r3
 8001140:	3718      	adds	r7, #24
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
	...

08001148 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800114e:	f000 fe13 	bl	8001d78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001152:	f000 f871 	bl	8001238 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001156:	f000 f8e3 	bl	8001320 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800115a:	f7ff fe99 	bl	8000e90 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800115e:	f000 fc8d 	bl	8001a7c <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8001162:	f000 fd51 	bl	8001c08 <MX_USB_PCD_Init>
  MX_I2C1_Init();
 8001166:	f7ff ff0d 	bl	8000f84 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  if(mlx90614_init() == true)printf("Initialization OK ! \n");
 800116a:	f000 f989 	bl	8001480 <mlx90614_init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d003      	beq.n	800117c <main+0x34>
 8001174:	4826      	ldr	r0, [pc, #152]	; (8001210 <main+0xc8>)
 8001176:	f005 fabf 	bl	80066f8 <puts>
 800117a:	e002      	b.n	8001182 <main+0x3a>
  	else printf("Initialization Failed ! \n");
 800117c:	4825      	ldr	r0, [pc, #148]	; (8001214 <main+0xcc>)
 800117e:	f005 fabb 	bl	80066f8 <puts>
  	if(mlx90614_readID(cap1->id)==true) printf("Read_ID ok !\n");
 8001182:	4b25      	ldr	r3, [pc, #148]	; (8001218 <main+0xd0>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	3328      	adds	r3, #40	; 0x28
 8001188:	4618      	mov	r0, r3
 800118a:	f000 f9c7 	bl	800151c <mlx90614_readID>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d003      	beq.n	800119c <main+0x54>
 8001194:	4821      	ldr	r0, [pc, #132]	; (800121c <main+0xd4>)
 8001196:	f005 faaf 	bl	80066f8 <puts>
 800119a:	e002      	b.n	80011a2 <main+0x5a>
  	else printf("read_Id failed !\n");
 800119c:	4820      	ldr	r0, [pc, #128]	; (8001220 <main+0xd8>)
 800119e:	f005 faab 	bl	80066f8 <puts>
  	for(int i=0 ; i<4 ; i++){
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	e00c      	b.n	80011c2 <main+0x7a>
  		printf("Read Id : %u \n",cap1->id[i]);
 80011a8:	4b1b      	ldr	r3, [pc, #108]	; (8001218 <main+0xd0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	3214      	adds	r2, #20
 80011b0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011b4:	4619      	mov	r1, r3
 80011b6:	481b      	ldr	r0, [pc, #108]	; (8001224 <main+0xdc>)
 80011b8:	f005 fa18 	bl	80065ec <iprintf>
  	for(int i=0 ; i<4 ; i++){
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3301      	adds	r3, #1
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	ddef      	ble.n	80011a8 <main+0x60>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("task01 start\n");
 80011c8:	4817      	ldr	r0, [pc, #92]	; (8001228 <main+0xe0>)
 80011ca:	f005 fa95 	bl	80066f8 <puts>
	  printf("get max : \n");
	  mlx90614_getMax(cap1->max);
	  printf("get min : \n");
	  mlx90614_getMin(cap1->min);
  */
	  if (mlx90614_getAmbient(&cap1->ambient))printf("getAmbient : %f \n", cap1->ambient);
 80011ce:	4b12      	ldr	r3, [pc, #72]	; (8001218 <main+0xd0>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	3314      	adds	r3, #20
 80011d4:	4618      	mov	r0, r3
 80011d6:	f000 fa5d 	bl	8001694 <mlx90614_getAmbient>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d00b      	beq.n	80011f8 <main+0xb0>
 80011e0:	4b0d      	ldr	r3, [pc, #52]	; (8001218 <main+0xd0>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f986 	bl	80004f8 <__aeabi_f2d>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	480e      	ldr	r0, [pc, #56]	; (800122c <main+0xe4>)
 80011f2:	f005 f9fb 	bl	80065ec <iprintf>
 80011f6:	e002      	b.n	80011fe <main+0xb6>
	  else printf("Failed to read ambient temperature\n");
 80011f8:	480d      	ldr	r0, [pc, #52]	; (8001230 <main+0xe8>)
 80011fa:	f005 fa7d 	bl	80066f8 <puts>



	  printf("task01 end\n");
 80011fe:	480d      	ldr	r0, [pc, #52]	; (8001234 <main+0xec>)
 8001200:	f005 fa7a 	bl	80066f8 <puts>
	  HAL_Delay(1000);
 8001204:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001208:	f000 fe02 	bl	8001e10 <HAL_Delay>
	  printf("task01 start\n");
 800120c:	e7dc      	b.n	80011c8 <main+0x80>
 800120e:	bf00      	nop
 8001210:	08008878 	.word	0x08008878
 8001214:	08008890 	.word	0x08008890
 8001218:	20000254 	.word	0x20000254
 800121c:	080088ac 	.word	0x080088ac
 8001220:	080088bc 	.word	0x080088bc
 8001224:	080088d0 	.word	0x080088d0
 8001228:	080088e0 	.word	0x080088e0
 800122c:	080088f0 	.word	0x080088f0
 8001230:	08008904 	.word	0x08008904
 8001234:	08008928 	.word	0x08008928

08001238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b09a      	sub	sp, #104	; 0x68
 800123c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123e:	f107 0320 	add.w	r3, r7, #32
 8001242:	2248      	movs	r2, #72	; 0x48
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f004 fd5e 	bl	8005d08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]
 8001256:	60da      	str	r2, [r3, #12]
 8001258:	611a      	str	r2, [r3, #16]
 800125a:	615a      	str	r2, [r3, #20]
 800125c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800125e:	f001 ff01 	bl	8003064 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001262:	2000      	movs	r0, #0
 8001264:	f7ff ff3d 	bl	80010e2 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001268:	4b2c      	ldr	r3, [pc, #176]	; (800131c <SystemClock_Config+0xe4>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001270:	4a2a      	ldr	r2, [pc, #168]	; (800131c <SystemClock_Config+0xe4>)
 8001272:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b28      	ldr	r3, [pc, #160]	; (800131c <SystemClock_Config+0xe4>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001280:	603b      	str	r3, [r7, #0]
 8001282:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001284:	2327      	movs	r3, #39	; 0x27
 8001286:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800128e:	2301      	movs	r3, #1
 8001290:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001292:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001296:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001298:	2301      	movs	r3, #1
 800129a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800129c:	2340      	movs	r3, #64	; 0x40
 800129e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80012a0:	2300      	movs	r3, #0
 80012a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80012a4:	2360      	movs	r3, #96	; 0x60
 80012a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012a8:	2302      	movs	r3, #2
 80012aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80012ac:	2301      	movs	r3, #1
 80012ae:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80012b0:	2300      	movs	r3, #0
 80012b2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 80012b4:	2320      	movs	r3, #32
 80012b6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012be:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80012c2:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012c4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80012c8:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ca:	f107 0320 	add.w	r3, r7, #32
 80012ce:	4618      	mov	r0, r3
 80012d0:	f002 fa68 	bl	80037a4 <HAL_RCC_OscConfig>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80012da:	f000 f851 	bl	8001380 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80012de:	236f      	movs	r3, #111	; 0x6f
 80012e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e2:	2303      	movs	r3, #3
 80012e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80012e6:	2380      	movs	r3, #128	; 0x80
 80012e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012ea:	2300      	movs	r3, #0
 80012ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ee:	2300      	movs	r3, #0
 80012f0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 80012f2:	2380      	movs	r3, #128	; 0x80
 80012f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	2103      	movs	r1, #3
 80012fe:	4618      	mov	r0, r3
 8001300:	f002 fdc4 	bl	8003e8c <HAL_RCC_ClockConfig>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800130a:	f000 f839 	bl	8001380 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800130e:	f003 fbb1 	bl	8004a74 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001312:	bf00      	nop
 8001314:	3768      	adds	r7, #104	; 0x68
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	58000400 	.word	0x58000400

08001320 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b094      	sub	sp, #80	; 0x50
 8001324:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001326:	463b      	mov	r3, r7
 8001328:	2250      	movs	r2, #80	; 0x50
 800132a:	2100      	movs	r1, #0
 800132c:	4618      	mov	r0, r3
 800132e:	f004 fceb 	bl	8005d08 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8001332:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001336:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8001338:	2300      	movs	r3, #0
 800133a:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 800133c:	2300      	movs	r3, #0
 800133e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001340:	463b      	mov	r3, r7
 8001342:	4618      	mov	r0, r3
 8001344:	f003 fa20 	bl	8004788 <HAL_RCCEx_PeriphCLKConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 800134e:	f000 f817 	bl	8001380 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8001352:	bf00      	nop
 8001354:	3750      	adds	r7, #80	; 0x50
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a04      	ldr	r2, [pc, #16]	; (800137c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d101      	bne.n	8001372 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800136e:	f000 fd23 	bl	8001db8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40014800 	.word	0x40014800

08001380 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001384:	b672      	cpsid	i
}
 8001386:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001388:	e7fe      	b.n	8001388 <Error_Handler+0x8>
	...

0800138c <mlx90614_read16>:
  }
  return crc;
}
//###################################################################################################
bool mlx90614_read16(uint8_t address, int16_t *data)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b088      	sub	sp, #32
 8001390:	af04      	add	r7, sp, #16
 8001392:	4603      	mov	r3, r0
 8001394:	6039      	str	r1, [r7, #0]
 8001396:	71fb      	strb	r3, [r7, #7]
  uint8_t d[3];
  if(HAL_I2C_Mem_Read(&_MLX90614_I2C, _MLX90614_I2C_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, d, 3, 100) != HAL_OK)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	b29a      	uxth	r2, r3
 800139c:	2364      	movs	r3, #100	; 0x64
 800139e:	9302      	str	r3, [sp, #8]
 80013a0:	2303      	movs	r3, #3
 80013a2:	9301      	str	r3, [sp, #4]
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	2301      	movs	r3, #1
 80013ac:	21b4      	movs	r1, #180	; 0xb4
 80013ae:	480b      	ldr	r0, [pc, #44]	; (80013dc <mlx90614_read16+0x50>)
 80013b0:	f001 f84a 	bl	8002448 <HAL_I2C_Mem_Read>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <mlx90614_read16+0x32>
    return false;
 80013ba:	2300      	movs	r3, #0
 80013bc:	e009      	b.n	80013d2 <mlx90614_read16+0x46>
  *data = d[0] | (d[1] << 8);
 80013be:	7b3b      	ldrb	r3, [r7, #12]
 80013c0:	b21a      	sxth	r2, r3
 80013c2:	7b7b      	ldrb	r3, [r7, #13]
 80013c4:	021b      	lsls	r3, r3, #8
 80013c6:	b21b      	sxth	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b21a      	sxth	r2, r3
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	801a      	strh	r2, [r3, #0]
  return true;
 80013d0:	2301      	movs	r3, #1
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3710      	adds	r7, #16
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000200 	.word	0x20000200

080013e0 <mlx90614_calcTemperature>:
	}
	return rawTemp;
}
//###################################################################################################
float mlx90614_calcTemperature(int16_t rawTemp)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	80fb      	strh	r3, [r7, #6]
	float retTemp;
	if(mlx90614.unit == MLX90614_UNIT_RAW)
 80013ea:	4b21      	ldr	r3, [pc, #132]	; (8001470 <mlx90614_calcTemperature+0x90>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d108      	bne.n	8001404 <mlx90614_calcTemperature+0x24>
	{
		retTemp = (float) rawTemp;
 80013f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013f6:	ee07 3a90 	vmov	s15, r3
 80013fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013fe:	edc7 7a03 	vstr	s15, [r7, #12]
 8001402:	e02b      	b.n	800145c <mlx90614_calcTemperature+0x7c>
	}
	else
	{
		retTemp = (float)(rawTemp) * 0.02f;
 8001404:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001408:	ee07 3a90 	vmov	s15, r3
 800140c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001410:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001474 <mlx90614_calcTemperature+0x94>
 8001414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001418:	edc7 7a03 	vstr	s15, [r7, #12]
    if(mlx90614.unit != MLX90614_UNIT_K)
 800141c:	4b14      	ldr	r3, [pc, #80]	; (8001470 <mlx90614_calcTemperature+0x90>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d01b      	beq.n	800145c <mlx90614_calcTemperature+0x7c>
		{
			retTemp -= 273.15f;
 8001424:	edd7 7a03 	vldr	s15, [r7, #12]
 8001428:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001478 <mlx90614_calcTemperature+0x98>
 800142c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001430:	edc7 7a03 	vstr	s15, [r7, #12]
			if(mlx90614.unit == MLX90614_UNIT_F)
 8001434:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <mlx90614_calcTemperature+0x90>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	2b03      	cmp	r3, #3
 800143a:	d10f      	bne.n	800145c <mlx90614_calcTemperature+0x7c>
			{
				retTemp = retTemp * 9.0f / 5.0f + 32.0f;
 800143c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001440:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8001444:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001448:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800144c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001450:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800147c <mlx90614_calcTemperature+0x9c>
 8001454:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001458:	edc7 7a03 	vstr	s15, [r7, #12]
			}
		}
	}
	return retTemp;
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	ee07 3a90 	vmov	s15, r3
}
 8001462:	eeb0 0a67 	vmov.f32	s0, s15
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	20000258 	.word	0x20000258
 8001474:	3ca3d70a 	.word	0x3ca3d70a
 8001478:	43889333 	.word	0x43889333
 800147c:	42000000 	.word	0x42000000

08001480 <mlx90614_init>:
//###################################################################################################
bool mlx90614_init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  memset(&mlx90614, 0, sizeof(mlx90614));
 8001484:	2234      	movs	r2, #52	; 0x34
 8001486:	2100      	movs	r1, #0
 8001488:	4821      	ldr	r0, [pc, #132]	; (8001510 <mlx90614_init+0x90>)
 800148a:	f004 fc3d 	bl	8005d08 <memset>
  mlx90614.unit = MLX90614_UNIT_C;
 800148e:	4b20      	ldr	r3, [pc, #128]	; (8001510 <mlx90614_init+0x90>)
 8001490:	2202      	movs	r2, #2
 8001492:	701a      	strb	r2, [r3, #0]
  if(HAL_I2C_IsDeviceReady(&_MLX90614_I2C, _MLX90614_I2C_ADDRESS, 1, 100) != HAL_OK)
 8001494:	2364      	movs	r3, #100	; 0x64
 8001496:	2201      	movs	r2, #1
 8001498:	21b4      	movs	r1, #180	; 0xb4
 800149a:	481e      	ldr	r0, [pc, #120]	; (8001514 <mlx90614_init+0x94>)
 800149c:	f001 f8ee 	bl	800267c <HAL_I2C_IsDeviceReady>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <mlx90614_init+0x2a>
    return false;
 80014a6:	2300      	movs	r3, #0
 80014a8:	e030      	b.n	800150c <mlx90614_init+0x8c>
  mlx90614_read16(MLX90614_REGISTER_CONFIG, (int16_t*)&mlx90614.configReg);
 80014aa:	491b      	ldr	r1, [pc, #108]	; (8001518 <mlx90614_init+0x98>)
 80014ac:	2025      	movs	r0, #37	; 0x25
 80014ae:	f7ff ff6d 	bl	800138c <mlx90614_read16>
  if(mlx90614_readID(NULL) == false)
 80014b2:	2000      	movs	r0, #0
 80014b4:	f000 f832 	bl	800151c <mlx90614_readID>
 80014b8:	4603      	mov	r3, r0
 80014ba:	f083 0301 	eor.w	r3, r3, #1
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <mlx90614_init+0x48>
    return false;
 80014c4:	2300      	movs	r3, #0
 80014c6:	e021      	b.n	800150c <mlx90614_init+0x8c>
  if(mlx90614_getEmissivity(NULL) == false)
 80014c8:	2000      	movs	r0, #0
 80014ca:	f000 f861 	bl	8001590 <mlx90614_getEmissivity>
 80014ce:	4603      	mov	r3, r0
 80014d0:	f083 0301 	eor.w	r3, r3, #1
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <mlx90614_init+0x5e>
    return false;
 80014da:	2300      	movs	r3, #0
 80014dc:	e016      	b.n	800150c <mlx90614_init+0x8c>
  if(mlx90614_getMax(NULL) == false)
 80014de:	2000      	movs	r0, #0
 80014e0:	f000 f890 	bl	8001604 <mlx90614_getMax>
 80014e4:	4603      	mov	r3, r0
 80014e6:	f083 0301 	eor.w	r3, r3, #1
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <mlx90614_init+0x74>
    return false;
 80014f0:	2300      	movs	r3, #0
 80014f2:	e00b      	b.n	800150c <mlx90614_init+0x8c>
  if(mlx90614_getMin(NULL) == false)
 80014f4:	2000      	movs	r0, #0
 80014f6:	f000 f8a9 	bl	800164c <mlx90614_getMin>
 80014fa:	4603      	mov	r3, r0
 80014fc:	f083 0301 	eor.w	r3, r3, #1
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <mlx90614_init+0x8a>
    return false;
 8001506:	2300      	movs	r3, #0
 8001508:	e000      	b.n	800150c <mlx90614_init+0x8c>

  return true;
 800150a:	2301      	movs	r3, #1
}
 800150c:	4618      	mov	r0, r3
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000258 	.word	0x20000258
 8001514:	20000200 	.word	0x20000200
 8001518:	20000288 	.word	0x20000288

0800151c <mlx90614_readID>:
{
  mlx90614.unit = MLX90614_UNIT_;
}
//###################################################################################################
bool mlx90614_readID(int16_t *id)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b084      	sub	sp, #16
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	for (int i=0; i<4; i++)
 8001524:	2300      	movs	r3, #0
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	e028      	b.n	800157c <mlx90614_readID+0x60>
	{
		int16_t temp = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	817b      	strh	r3, [r7, #10]
		if (!mlx90614_read16(MLX90614_REGISTER_ID0 + i, &temp))
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	b2db      	uxtb	r3, r3
 8001532:	333c      	adds	r3, #60	; 0x3c
 8001534:	b2db      	uxtb	r3, r3
 8001536:	f107 020a 	add.w	r2, r7, #10
 800153a:	4611      	mov	r1, r2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff ff25 	bl	800138c <mlx90614_read16>
 8001542:	4603      	mov	r3, r0
 8001544:	f083 0301 	eor.w	r3, r3, #1
 8001548:	b2db      	uxtb	r3, r3
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <mlx90614_readID+0x36>
			return false;
 800154e:	2300      	movs	r3, #0
 8001550:	e018      	b.n	8001584 <mlx90614_readID+0x68>
		if(id != NULL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d006      	beq.n	8001566 <mlx90614_readID+0x4a>
			id[i] = (uint16_t)temp;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	4413      	add	r3, r2
 8001560:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001564:	801a      	strh	r2, [r3, #0]
		mlx90614.id[i] = (uint16_t)temp;
 8001566:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800156a:	b299      	uxth	r1, r3
 800156c:	4a07      	ldr	r2, [pc, #28]	; (800158c <mlx90614_readID+0x70>)
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	3314      	adds	r3, #20
 8001572:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i=0; i<4; i++)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	3301      	adds	r3, #1
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2b03      	cmp	r3, #3
 8001580:	ddd3      	ble.n	800152a <mlx90614_readID+0xe>
	}
	return true;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3710      	adds	r7, #16
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000258 	.word	0x20000258

08001590 <mlx90614_getEmissivity>:
//###################################################################################################
bool mlx90614_getEmissivity(float *emissivity)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
	if(mlx90614_read16(MLX90614_REGISTER_KE, &mlx90614.rawEmissivity))
 8001598:	4917      	ldr	r1, [pc, #92]	; (80015f8 <mlx90614_getEmissivity+0x68>)
 800159a:	2024      	movs	r0, #36	; 0x24
 800159c:	f7ff fef6 	bl	800138c <mlx90614_read16>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d022      	beq.n	80015ec <mlx90614_getEmissivity+0x5c>
	{
    mlx90614.emissivity = (((float)((uint16_t)mlx90614.rawEmissivity)) / 65535.0f);
 80015a6:	4b15      	ldr	r3, [pc, #84]	; (80015fc <mlx90614_getEmissivity+0x6c>)
 80015a8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	ee07 3a90 	vmov	s15, r3
 80015b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015b6:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001600 <mlx90614_getEmissivity+0x70>
 80015ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015be:	4b0f      	ldr	r3, [pc, #60]	; (80015fc <mlx90614_getEmissivity+0x6c>)
 80015c0:	edc3 7a04 	vstr	s15, [r3, #16]
		if(emissivity != NULL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d00e      	beq.n	80015e8 <mlx90614_getEmissivity+0x58>
      *emissivity = (((float)((uint16_t)mlx90614.rawEmissivity)) / 65535.0f);
 80015ca:	4b0c      	ldr	r3, [pc, #48]	; (80015fc <mlx90614_getEmissivity+0x6c>)
 80015cc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	ee07 3a90 	vmov	s15, r3
 80015d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015da:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001600 <mlx90614_getEmissivity+0x70>
 80015de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	edc3 7a00 	vstr	s15, [r3]
		return true;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e000      	b.n	80015ee <mlx90614_getEmissivity+0x5e>
	}
	return false;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3708      	adds	r7, #8
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	2000025a 	.word	0x2000025a
 80015fc:	20000258 	.word	0x20000258
 8001600:	477fff00 	.word	0x477fff00

08001604 <mlx90614_getMax>:
	mlx90614.rawMin = mlx90614_calcRawTemp(minTemp);
	return mlx90614_write16(MLX90614_REGISTER_TOMIN, mlx90614.rawMin);
}
//###################################################################################################
bool mlx90614_getMax(float *maxTemp)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
	if(mlx90614_read16(MLX90614_REGISTER_TOMAX, &mlx90614.rawMax))
 800160c:	490d      	ldr	r1, [pc, #52]	; (8001644 <mlx90614_getMax+0x40>)
 800160e:	2020      	movs	r0, #32
 8001610:	f7ff febc 	bl	800138c <mlx90614_read16>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d00e      	beq.n	8001638 <mlx90614_getMax+0x34>
	{
    if(maxTemp != NULL)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d009      	beq.n	8001634 <mlx90614_getMax+0x30>
      *maxTemp = mlx90614.rawMax;
 8001620:	4b09      	ldr	r3, [pc, #36]	; (8001648 <mlx90614_getMax+0x44>)
 8001622:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001626:	ee07 3a90 	vmov	s15, r3
 800162a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	edc3 7a00 	vstr	s15, [r3]
		return true;
 8001634:	2301      	movs	r3, #1
 8001636:	e000      	b.n	800163a <mlx90614_getMax+0x36>
	}
	return false;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000262 	.word	0x20000262
 8001648:	20000258 	.word	0x20000258

0800164c <mlx90614_getMin>:
//###################################################################################################
bool mlx90614_getMin(float *minTemp)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	if(mlx90614_read16(MLX90614_REGISTER_TOMIN, &mlx90614.rawMin))
 8001654:	490d      	ldr	r1, [pc, #52]	; (800168c <mlx90614_getMin+0x40>)
 8001656:	2021      	movs	r0, #33	; 0x21
 8001658:	f7ff fe98 	bl	800138c <mlx90614_read16>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d00e      	beq.n	8001680 <mlx90614_getMin+0x34>
	{
    if(minTemp != NULL)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d009      	beq.n	800167c <mlx90614_getMin+0x30>
      *minTemp = mlx90614.rawMin;
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <mlx90614_getMin+0x44>)
 800166a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	edc3 7a00 	vstr	s15, [r3]
		return true;
 800167c:	2301      	movs	r3, #1
 800167e:	e000      	b.n	8001682 <mlx90614_getMin+0x36>
	}
	return false;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000264 	.word	0x20000264
 8001690:	20000258 	.word	0x20000258

08001694 <mlx90614_getAmbient>:
//###################################################################################################
bool mlx90614_getAmbient(float *ambientTemp)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
	if (mlx90614_read16(MLX90614_REGISTER_TA, &mlx90614.rawAmbient))
 800169c:	490d      	ldr	r1, [pc, #52]	; (80016d4 <mlx90614_getAmbient+0x40>)
 800169e:	2006      	movs	r0, #6
 80016a0:	f7ff fe74 	bl	800138c <mlx90614_read16>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d00f      	beq.n	80016ca <mlx90614_getAmbient+0x36>
	{
    if(ambientTemp != NULL)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d00a      	beq.n	80016c6 <mlx90614_getAmbient+0x32>
      *ambientTemp = mlx90614_calcTemperature(mlx90614.rawAmbient);
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <mlx90614_getAmbient+0x44>)
 80016b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fe92 	bl	80013e0 <mlx90614_calcTemperature>
 80016bc:	eef0 7a40 	vmov.f32	s15, s0
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	edc3 7a00 	vstr	s15, [r3]
		return true;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e000      	b.n	80016cc <mlx90614_getAmbient+0x38>
	}
	return false;
 80016ca:	2300      	movs	r3, #0
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	2000025c 	.word	0x2000025c
 80016d8:	20000258 	.word	0x20000258

080016dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80016ea:	b480      	push	{r7}
 80016ec:	b085      	sub	sp, #20
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80016f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016f6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80016f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	4313      	orrs	r3, r2
 8001700:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001702:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001706:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4013      	ands	r3, r2
 800170c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800170e:	68fb      	ldr	r3, [r7, #12]
}
 8001710:	bf00      	nop
 8001712:	3714      	adds	r7, #20
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08c      	sub	sp, #48	; 0x30
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001724:	2300      	movs	r3, #0
 8001726:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 800172c:	2200      	movs	r2, #0
 800172e:	6879      	ldr	r1, [r7, #4]
 8001730:	201a      	movs	r0, #26
 8001732:	f000 fc49 	bl	8001fc8 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001736:	201a      	movs	r0, #26
 8001738:	f000 fc60 	bl	8001ffc <HAL_NVIC_EnableIRQ>

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 800173c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001740:	f7ff ffd3 	bl	80016ea <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001744:	f107 0208 	add.w	r2, r7, #8
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4611      	mov	r1, r2
 800174e:	4618      	mov	r0, r3
 8001750:	f002 fd88 	bl	8004264 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001754:	f002 fd70 	bl	8004238 <HAL_RCC_GetPCLK2Freq>
 8001758:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800175a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800175c:	4a12      	ldr	r2, [pc, #72]	; (80017a8 <HAL_InitTick+0x8c>)
 800175e:	fba2 2303 	umull	r2, r3, r2, r3
 8001762:	0c9b      	lsrs	r3, r3, #18
 8001764:	3b01      	subs	r3, #1
 8001766:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001768:	4b10      	ldr	r3, [pc, #64]	; (80017ac <HAL_InitTick+0x90>)
 800176a:	4a11      	ldr	r2, [pc, #68]	; (80017b0 <HAL_InitTick+0x94>)
 800176c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 800176e:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <HAL_InitTick+0x90>)
 8001770:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001774:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8001776:	4a0d      	ldr	r2, [pc, #52]	; (80017ac <HAL_InitTick+0x90>)
 8001778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177a:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 800177c:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <HAL_InitTick+0x90>)
 800177e:	2200      	movs	r2, #0
 8001780:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001782:	4b0a      	ldr	r3, [pc, #40]	; (80017ac <HAL_InitTick+0x90>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8001788:	4808      	ldr	r0, [pc, #32]	; (80017ac <HAL_InitTick+0x90>)
 800178a:	f003 fa8a 	bl	8004ca2 <HAL_TIM_Base_Init>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d104      	bne.n	800179e <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8001794:	4805      	ldr	r0, [pc, #20]	; (80017ac <HAL_InitTick+0x90>)
 8001796:	f003 fae5 	bl	8004d64 <HAL_TIM_Base_Start_IT>
 800179a:	4603      	mov	r3, r0
 800179c:	e000      	b.n	80017a0 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3730      	adds	r7, #48	; 0x30
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	431bde83 	.word	0x431bde83
 80017ac:	2000028c 	.word	0x2000028c
 80017b0:	40014800 	.word	0x40014800

080017b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <NMI_Handler+0x4>

080017ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <HardFault_Handler+0x4>

080017c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <MemManage_Handler+0x4>

080017c6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ca:	e7fe      	b.n	80017ca <BusFault_Handler+0x4>

080017cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <UsageFault_Handler+0x4>

080017d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr

080017ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ee:	b480      	push	{r7}
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
	...

0800180c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001810:	4802      	ldr	r0, [pc, #8]	; (800181c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001812:	f003 faf5 	bl	8004e00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	2000028c 	.word	0x2000028c

08001820 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  return 1;
 8001824:	2301      	movs	r3, #1
}
 8001826:	4618      	mov	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <_kill>:

int _kill(int pid, int sig)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800183a:	f004 fa3b 	bl	8005cb4 <__errno>
 800183e:	4603      	mov	r3, r0
 8001840:	2216      	movs	r2, #22
 8001842:	601a      	str	r2, [r3, #0]
  return -1;
 8001844:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001848:	4618      	mov	r0, r3
 800184a:	3708      	adds	r7, #8
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}

08001850 <_exit>:

void _exit (int status)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001858:	f04f 31ff 	mov.w	r1, #4294967295
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f7ff ffe7 	bl	8001830 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001862:	e7fe      	b.n	8001862 <_exit+0x12>

08001864 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	e00a      	b.n	800188c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001876:	f3af 8000 	nop.w
 800187a:	4601      	mov	r1, r0
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	60ba      	str	r2, [r7, #8]
 8001882:	b2ca      	uxtb	r2, r1
 8001884:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	dbf0      	blt.n	8001876 <_read+0x12>
  }

  return len;
 8001894:	687b      	ldr	r3, [r7, #4]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <_close>:
  }
  return len;
}

int _close(int file)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018c6:	605a      	str	r2, [r3, #4]
  return 0;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr

080018d6 <_isatty>:

int _isatty(int file)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018de:	2301      	movs	r3, #1
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
	...

08001908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001910:	4a14      	ldr	r2, [pc, #80]	; (8001964 <_sbrk+0x5c>)
 8001912:	4b15      	ldr	r3, [pc, #84]	; (8001968 <_sbrk+0x60>)
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800191c:	4b13      	ldr	r3, [pc, #76]	; (800196c <_sbrk+0x64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d102      	bne.n	800192a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001924:	4b11      	ldr	r3, [pc, #68]	; (800196c <_sbrk+0x64>)
 8001926:	4a12      	ldr	r2, [pc, #72]	; (8001970 <_sbrk+0x68>)
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800192a:	4b10      	ldr	r3, [pc, #64]	; (800196c <_sbrk+0x64>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	429a      	cmp	r2, r3
 8001936:	d207      	bcs.n	8001948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001938:	f004 f9bc 	bl	8005cb4 <__errno>
 800193c:	4603      	mov	r3, r0
 800193e:	220c      	movs	r2, #12
 8001940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	e009      	b.n	800195c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001948:	4b08      	ldr	r3, [pc, #32]	; (800196c <_sbrk+0x64>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800194e:	4b07      	ldr	r3, [pc, #28]	; (800196c <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	4a05      	ldr	r2, [pc, #20]	; (800196c <_sbrk+0x64>)
 8001958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800195a:	68fb      	ldr	r3, [r7, #12]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20030000 	.word	0x20030000
 8001968:	00000400 	.word	0x00000400
 800196c:	200002d8 	.word	0x200002d8
 8001970:	20000678 	.word	0x20000678

08001974 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001978:	4b24      	ldr	r3, [pc, #144]	; (8001a0c <SystemInit+0x98>)
 800197a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800197e:	4a23      	ldr	r2, [pc, #140]	; (8001a0c <SystemInit+0x98>)
 8001980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001988:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001998:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800199c:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80019a0:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80019a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019ac:	4b18      	ldr	r3, [pc, #96]	; (8001a10 <SystemInit+0x9c>)
 80019ae:	4013      	ands	r3, r2
 80019b0:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80019b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80019ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019be:	f023 0305 	bic.w	r3, r3, #5
 80019c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80019c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80019ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019d2:	f023 0301 	bic.w	r3, r3, #1
 80019d6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80019da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019de:	4a0d      	ldr	r2, [pc, #52]	; (8001a14 <SystemInit+0xa0>)
 80019e0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80019e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019e6:	4a0b      	ldr	r2, [pc, #44]	; (8001a14 <SystemInit+0xa0>)
 80019e8:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80019ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80019f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80019fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019fe:	2200      	movs	r2, #0
 8001a00:	619a      	str	r2, [r3, #24]
}
 8001a02:	bf00      	nop
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00
 8001a10:	faf6fefb 	.word	0xfaf6fefb
 8001a14:	22041000 	.word	0x22041000

08001a18 <LL_AHB2_GRP1_EnableClock>:
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
}
 8001a3e:	bf00      	nop
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr

08001a4a <LL_APB2_GRP1_EnableClock>:
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b085      	sub	sp, #20
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001a52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a56:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a58:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001a62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a66:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
}
 8001a70:	bf00      	nop
 8001a72:	3714      	adds	r7, #20
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a80:	4b23      	ldr	r3, [pc, #140]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001a82:	4a24      	ldr	r2, [pc, #144]	; (8001b14 <MX_USART1_UART_Init+0x98>)
 8001a84:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001a86:	4b22      	ldr	r3, [pc, #136]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001a88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a8c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 8001a8e:	4b20      	ldr	r3, [pc, #128]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001a90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a94:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a96:	4b1e      	ldr	r3, [pc, #120]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a9c:	4b1c      	ldr	r3, [pc, #112]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001aa2:	4b1b      	ldr	r3, [pc, #108]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001aa4:	220c      	movs	r2, #12
 8001aa6:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aa8:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aae:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ab4:	4b16      	ldr	r3, [pc, #88]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001aba:	4b15      	ldr	r3, [pc, #84]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ac0:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ac6:	4812      	ldr	r0, [pc, #72]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001ac8:	f003 fb84 	bl	80051d4 <HAL_UART_Init>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8001ad2:	f7ff fc55 	bl	8001380 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ad6:	2100      	movs	r1, #0
 8001ad8:	480d      	ldr	r0, [pc, #52]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001ada:	f003 ffe4 	bl	8005aa6 <HAL_UARTEx_SetTxFifoThreshold>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8001ae4:	f7ff fc4c 	bl	8001380 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ae8:	2100      	movs	r1, #0
 8001aea:	4809      	ldr	r0, [pc, #36]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001aec:	f004 f819 	bl	8005b22 <HAL_UARTEx_SetRxFifoThreshold>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8001af6:	f7ff fc43 	bl	8001380 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001afa:	4805      	ldr	r0, [pc, #20]	; (8001b10 <MX_USART1_UART_Init+0x94>)
 8001afc:	f003 ff9a 	bl	8005a34 <HAL_UARTEx_DisableFifoMode>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8001b06:	f7ff fc3b 	bl	8001380 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200002dc 	.word	0x200002dc
 8001b14:	40013800 	.word	0x40013800

08001b18 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b09c      	sub	sp, #112	; 0x70
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b30:	f107 030c 	add.w	r3, r7, #12
 8001b34:	2250      	movs	r2, #80	; 0x50
 8001b36:	2100      	movs	r1, #0
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f004 f8e5 	bl	8005d08 <memset>
  if(uartHandle->Instance==USART1)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a16      	ldr	r2, [pc, #88]	; (8001b9c <HAL_UART_MspInit+0x84>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d124      	bne.n	8001b92 <HAL_UART_MspInit+0x7a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b50:	f107 030c 	add.w	r3, r7, #12
 8001b54:	4618      	mov	r0, r3
 8001b56:	f002 fe17 	bl	8004788 <HAL_RCCEx_PeriphCLKConfig>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b60:	f7ff fc0e 	bl	8001380 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b64:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b68:	f7ff ff6f 	bl	8001a4a <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6c:	2002      	movs	r0, #2
 8001b6e:	f7ff ff53 	bl	8001a18 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001b72:	23c0      	movs	r3, #192	; 0xc0
 8001b74:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	2302      	movs	r3, #2
 8001b78:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b82:	2307      	movs	r3, #7
 8001b84:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b86:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4804      	ldr	r0, [pc, #16]	; (8001ba0 <HAL_UART_MspInit+0x88>)
 8001b8e:	f000 fa43 	bl	8002018 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b92:	bf00      	nop
 8001b94:	3770      	adds	r7, #112	; 0x70
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40013800 	.word	0x40013800
 8001ba0:	48000400 	.word	0x48000400

08001ba4 <LL_AHB2_GRP1_EnableClock>:
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b085      	sub	sp, #20
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bb0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bc0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
}
 8001bca:	bf00      	nop
 8001bcc:	3714      	adds	r7, #20
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <LL_APB1_GRP1_EnableClock>:
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b085      	sub	sp, #20
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001be2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001be4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001bee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bf2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
}
 8001bfc:	bf00      	nop
 8001bfe:	3714      	adds	r7, #20
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr

08001c08 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001c0c:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c0e:	4a11      	ldr	r2, [pc, #68]	; (8001c54 <MX_USB_PCD_Init+0x4c>)
 8001c10:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001c12:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c14:	2208      	movs	r2, #8
 8001c16:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001c18:	4b0d      	ldr	r3, [pc, #52]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001c1e:	4b0c      	ldr	r3, [pc, #48]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c20:	2202      	movs	r2, #2
 8001c22:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8001c24:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001c2a:	4b09      	ldr	r3, [pc, #36]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001c30:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001c36:	4b06      	ldr	r3, [pc, #24]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001c3c:	4804      	ldr	r0, [pc, #16]	; (8001c50 <MX_USB_PCD_Init+0x48>)
 8001c3e:	f001 f90e 	bl	8002e5e <HAL_PCD_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8001c48:	f7ff fb9a 	bl	8001380 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001c4c:	bf00      	nop
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000370 	.word	0x20000370
 8001c54:	40006800 	.word	0x40006800

08001c58 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b09c      	sub	sp, #112	; 0x70
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c60:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c64:	2200      	movs	r2, #0
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	605a      	str	r2, [r3, #4]
 8001c6a:	609a      	str	r2, [r3, #8]
 8001c6c:	60da      	str	r2, [r3, #12]
 8001c6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c70:	f107 030c 	add.w	r3, r7, #12
 8001c74:	2250      	movs	r2, #80	; 0x50
 8001c76:	2100      	movs	r1, #0
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f004 f845 	bl	8005d08 <memset>
  if(pcdHandle->Instance==USB)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a1f      	ldr	r2, [pc, #124]	; (8001d00 <HAL_PCD_MspInit+0xa8>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d136      	bne.n	8001cf6 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001c88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c8c:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8001c8e:	2318      	movs	r3, #24
 8001c90:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c96:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001c98:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c9c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001c9e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001ca2:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 8001ca4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ca8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001caa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001cae:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cb0:	f107 030c 	add.w	r3, r7, #12
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	f002 fd67 	bl	8004788 <HAL_RCCEx_PeriphCLKConfig>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 8001cc0:	f7ff fb5e 	bl	8001380 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	f7ff ff6d 	bl	8001ba4 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001cca:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001cce:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001cdc:	230a      	movs	r3, #10
 8001cde:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cea:	f000 f995 	bl	8002018 <HAL_GPIO_Init>

    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001cee:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001cf2:	f7ff ff70 	bl	8001bd6 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	3770      	adds	r7, #112	; 0x70
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40006800 	.word	0x40006800

08001d04 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001d04:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d06:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d08:	3304      	adds	r3, #4

08001d0a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d0a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d0c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001d0e:	d3f9      	bcc.n	8001d04 <CopyDataInit>
  bx lr
 8001d10:	4770      	bx	lr

08001d12 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001d12:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001d14:	3004      	adds	r0, #4

08001d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001d16:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001d18:	d3fb      	bcc.n	8001d12 <FillZerobss>
  bx lr
 8001d1a:	4770      	bx	lr

08001d1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d1c:	480c      	ldr	r0, [pc, #48]	; (8001d50 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d1e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d20:	f7ff fe28 	bl	8001974 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001d24:	480b      	ldr	r0, [pc, #44]	; (8001d54 <LoopForever+0x6>)
 8001d26:	490c      	ldr	r1, [pc, #48]	; (8001d58 <LoopForever+0xa>)
 8001d28:	4a0c      	ldr	r2, [pc, #48]	; (8001d5c <LoopForever+0xe>)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f7ff ffed 	bl	8001d0a <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001d30:	480b      	ldr	r0, [pc, #44]	; (8001d60 <LoopForever+0x12>)
 8001d32:	490c      	ldr	r1, [pc, #48]	; (8001d64 <LoopForever+0x16>)
 8001d34:	4a0c      	ldr	r2, [pc, #48]	; (8001d68 <LoopForever+0x1a>)
 8001d36:	2300      	movs	r3, #0
 8001d38:	f7ff ffe7 	bl	8001d0a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001d3c:	480b      	ldr	r0, [pc, #44]	; (8001d6c <LoopForever+0x1e>)
 8001d3e:	490c      	ldr	r1, [pc, #48]	; (8001d70 <LoopForever+0x22>)
 8001d40:	2300      	movs	r3, #0
 8001d42:	f7ff ffe8 	bl	8001d16 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001d46:	f003 ffbb 	bl	8005cc0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001d4a:	f7ff f9fd 	bl	8001148 <main>

08001d4e <LoopForever>:

LoopForever:
  b LoopForever
 8001d4e:	e7fe      	b.n	8001d4e <LoopForever>
  ldr   r0, =_estack
 8001d50:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001d54:	20000008 	.word	0x20000008
 8001d58:	200001e4 	.word	0x200001e4
 8001d5c:	08008e14 	.word	0x08008e14
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001d60:	20030000 	.word	0x20030000
 8001d64:	20030000 	.word	0x20030000
 8001d68:	08008ff0 	.word	0x08008ff0
  INIT_BSS _sbss, _ebss
 8001d6c:	200001e4 	.word	0x200001e4
 8001d70:	20000678 	.word	0x20000678

08001d74 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d74:	e7fe      	b.n	8001d74 <ADC1_IRQHandler>
	...

08001d78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d82:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <HAL_Init+0x3c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a0b      	ldr	r2, [pc, #44]	; (8001db4 <HAL_Init+0x3c>)
 8001d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d8c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d8e:	2003      	movs	r0, #3
 8001d90:	f000 f90f 	bl	8001fb2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d94:	200f      	movs	r0, #15
 8001d96:	f7ff fcc1 	bl	800171c <HAL_InitTick>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d002      	beq.n	8001da6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	71fb      	strb	r3, [r7, #7]
 8001da4:	e001      	b.n	8001daa <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001da6:	f7ff fc99 	bl	80016dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001daa:	79fb      	ldrb	r3, [r7, #7]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	58004000 	.word	0x58004000

08001db8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001dbc:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <HAL_IncTick+0x20>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	4b06      	ldr	r3, [pc, #24]	; (8001ddc <HAL_IncTick+0x24>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	4a04      	ldr	r2, [pc, #16]	; (8001ddc <HAL_IncTick+0x24>)
 8001dca:	6013      	str	r3, [r2, #0]
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000010 	.word	0x20000010
 8001ddc:	20000664 	.word	0x20000664

08001de0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return uwTick;
 8001de4:	4b03      	ldr	r3, [pc, #12]	; (8001df4 <HAL_GetTick+0x14>)
 8001de6:	681b      	ldr	r3, [r3, #0]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	20000664 	.word	0x20000664

08001df8 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001dfc:	4b03      	ldr	r3, [pc, #12]	; (8001e0c <HAL_GetTickPrio+0x14>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	2000000c 	.word	0x2000000c

08001e10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e18:	f7ff ffe2 	bl	8001de0 <HAL_GetTick>
 8001e1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e28:	d005      	beq.n	8001e36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e2a:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <HAL_Delay+0x44>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4413      	add	r3, r2
 8001e34:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e36:	bf00      	nop
 8001e38:	f7ff ffd2 	bl	8001de0 <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	68fa      	ldr	r2, [r7, #12]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d8f7      	bhi.n	8001e38 <HAL_Delay+0x28>
  {
  }
}
 8001e48:	bf00      	nop
 8001e4a:	bf00      	nop
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000010 	.word	0x20000010

08001e58 <__NVIC_SetPriorityGrouping>:
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b085      	sub	sp, #20
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f003 0307 	and.w	r3, r3, #7
 8001e66:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e68:	4b0c      	ldr	r3, [pc, #48]	; (8001e9c <__NVIC_SetPriorityGrouping+0x44>)
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e6e:	68ba      	ldr	r2, [r7, #8]
 8001e70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e74:	4013      	ands	r3, r2
 8001e76:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e8a:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <__NVIC_SetPriorityGrouping+0x44>)
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	60d3      	str	r3, [r2, #12]
}
 8001e90:	bf00      	nop
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <__NVIC_GetPriorityGrouping>:
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ea4:	4b04      	ldr	r3, [pc, #16]	; (8001eb8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	0a1b      	lsrs	r3, r3, #8
 8001eaa:	f003 0307 	and.w	r3, r3, #7
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	e000ed00 	.word	0xe000ed00

08001ebc <__NVIC_EnableIRQ>:
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ec6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	db0b      	blt.n	8001ee6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ece:	79fb      	ldrb	r3, [r7, #7]
 8001ed0:	f003 021f 	and.w	r2, r3, #31
 8001ed4:	4907      	ldr	r1, [pc, #28]	; (8001ef4 <__NVIC_EnableIRQ+0x38>)
 8001ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eda:	095b      	lsrs	r3, r3, #5
 8001edc:	2001      	movs	r0, #1
 8001ede:	fa00 f202 	lsl.w	r2, r0, r2
 8001ee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ee6:	bf00      	nop
 8001ee8:	370c      	adds	r7, #12
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000e100 	.word	0xe000e100

08001ef8 <__NVIC_SetPriority>:
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	4603      	mov	r3, r0
 8001f00:	6039      	str	r1, [r7, #0]
 8001f02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	db0a      	blt.n	8001f22 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	b2da      	uxtb	r2, r3
 8001f10:	490c      	ldr	r1, [pc, #48]	; (8001f44 <__NVIC_SetPriority+0x4c>)
 8001f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f16:	0112      	lsls	r2, r2, #4
 8001f18:	b2d2      	uxtb	r2, r2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f20:	e00a      	b.n	8001f38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	4908      	ldr	r1, [pc, #32]	; (8001f48 <__NVIC_SetPriority+0x50>)
 8001f28:	79fb      	ldrb	r3, [r7, #7]
 8001f2a:	f003 030f 	and.w	r3, r3, #15
 8001f2e:	3b04      	subs	r3, #4
 8001f30:	0112      	lsls	r2, r2, #4
 8001f32:	b2d2      	uxtb	r2, r2
 8001f34:	440b      	add	r3, r1
 8001f36:	761a      	strb	r2, [r3, #24]
}
 8001f38:	bf00      	nop
 8001f3a:	370c      	adds	r7, #12
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000e100 	.word	0xe000e100
 8001f48:	e000ed00 	.word	0xe000ed00

08001f4c <NVIC_EncodePriority>:
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b089      	sub	sp, #36	; 0x24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f003 0307 	and.w	r3, r3, #7
 8001f5e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f60:	69fb      	ldr	r3, [r7, #28]
 8001f62:	f1c3 0307 	rsb	r3, r3, #7
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	bf28      	it	cs
 8001f6a:	2304      	movcs	r3, #4
 8001f6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	3304      	adds	r3, #4
 8001f72:	2b06      	cmp	r3, #6
 8001f74:	d902      	bls.n	8001f7c <NVIC_EncodePriority+0x30>
 8001f76:	69fb      	ldr	r3, [r7, #28]
 8001f78:	3b03      	subs	r3, #3
 8001f7a:	e000      	b.n	8001f7e <NVIC_EncodePriority+0x32>
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f80:	f04f 32ff 	mov.w	r2, #4294967295
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43da      	mvns	r2, r3
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	401a      	ands	r2, r3
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f94:	f04f 31ff 	mov.w	r1, #4294967295
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9e:	43d9      	mvns	r1, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa4:	4313      	orrs	r3, r2
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	3724      	adds	r7, #36	; 0x24
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f7ff ff4c 	bl	8001e58 <__NVIC_SetPriorityGrouping>
}
 8001fc0:	bf00      	nop
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b086      	sub	sp, #24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
 8001fd4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fd6:	f7ff ff63 	bl	8001ea0 <__NVIC_GetPriorityGrouping>
 8001fda:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	68b9      	ldr	r1, [r7, #8]
 8001fe0:	6978      	ldr	r0, [r7, #20]
 8001fe2:	f7ff ffb3 	bl	8001f4c <NVIC_EncodePriority>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fec:	4611      	mov	r1, r2
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7ff ff82 	bl	8001ef8 <__NVIC_SetPriority>
}
 8001ff4:	bf00      	nop
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff ff56 	bl	8001ebc <__NVIC_EnableIRQ>
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}

08002018 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002018:	b480      	push	{r7}
 800201a:	b087      	sub	sp, #28
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002026:	e14c      	b.n	80022c2 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	2101      	movs	r1, #1
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	fa01 f303 	lsl.w	r3, r1, r3
 8002034:	4013      	ands	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2b00      	cmp	r3, #0
 800203c:	f000 813e 	beq.w	80022bc <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	2b01      	cmp	r3, #1
 800204a:	d005      	beq.n	8002058 <HAL_GPIO_Init+0x40>
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d130      	bne.n	80020ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	2203      	movs	r2, #3
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	43db      	mvns	r3, r3
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	4013      	ands	r3, r2
 800206e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	68da      	ldr	r2, [r3, #12]
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	fa02 f303 	lsl.w	r3, r2, r3
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	4313      	orrs	r3, r2
 8002080:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800208e:	2201      	movs	r2, #1
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	43db      	mvns	r3, r3
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4013      	ands	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	091b      	lsrs	r3, r3, #4
 80020a4:	f003 0201 	and.w	r2, r3, #1
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	2b03      	cmp	r3, #3
 80020c4:	d017      	beq.n	80020f6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	2203      	movs	r2, #3
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43db      	mvns	r3, r3
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	4013      	ands	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	689a      	ldr	r2, [r3, #8]
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	693a      	ldr	r2, [r7, #16]
 80020f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f003 0303 	and.w	r3, r3, #3
 80020fe:	2b02      	cmp	r3, #2
 8002100:	d123      	bne.n	800214a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	08da      	lsrs	r2, r3, #3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	3208      	adds	r2, #8
 800210a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800210e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	f003 0307 	and.w	r3, r3, #7
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	220f      	movs	r2, #15
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	43db      	mvns	r3, r3
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	4013      	ands	r3, r2
 8002124:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	691a      	ldr	r2, [r3, #16]
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	fa02 f303 	lsl.w	r3, r2, r3
 8002136:	693a      	ldr	r2, [r7, #16]
 8002138:	4313      	orrs	r3, r2
 800213a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	08da      	lsrs	r2, r3, #3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3208      	adds	r2, #8
 8002144:	6939      	ldr	r1, [r7, #16]
 8002146:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	2203      	movs	r2, #3
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	43db      	mvns	r3, r3
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	4013      	ands	r3, r2
 8002160:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f003 0203 	and.w	r2, r3, #3
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	693a      	ldr	r2, [r7, #16]
 8002174:	4313      	orrs	r3, r2
 8002176:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	693a      	ldr	r2, [r7, #16]
 800217c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 8098 	beq.w	80022bc <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800218c:	4a54      	ldr	r2, [pc, #336]	; (80022e0 <HAL_GPIO_Init+0x2c8>)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	089b      	lsrs	r3, r3, #2
 8002192:	3302      	adds	r3, #2
 8002194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002198:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f003 0303 	and.w	r3, r3, #3
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	220f      	movs	r2, #15
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	4013      	ands	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80021b6:	d019      	beq.n	80021ec <HAL_GPIO_Init+0x1d4>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a4a      	ldr	r2, [pc, #296]	; (80022e4 <HAL_GPIO_Init+0x2cc>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d013      	beq.n	80021e8 <HAL_GPIO_Init+0x1d0>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a49      	ldr	r2, [pc, #292]	; (80022e8 <HAL_GPIO_Init+0x2d0>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d00d      	beq.n	80021e4 <HAL_GPIO_Init+0x1cc>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a48      	ldr	r2, [pc, #288]	; (80022ec <HAL_GPIO_Init+0x2d4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d007      	beq.n	80021e0 <HAL_GPIO_Init+0x1c8>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a47      	ldr	r2, [pc, #284]	; (80022f0 <HAL_GPIO_Init+0x2d8>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d101      	bne.n	80021dc <HAL_GPIO_Init+0x1c4>
 80021d8:	2304      	movs	r3, #4
 80021da:	e008      	b.n	80021ee <HAL_GPIO_Init+0x1d6>
 80021dc:	2307      	movs	r3, #7
 80021de:	e006      	b.n	80021ee <HAL_GPIO_Init+0x1d6>
 80021e0:	2303      	movs	r3, #3
 80021e2:	e004      	b.n	80021ee <HAL_GPIO_Init+0x1d6>
 80021e4:	2302      	movs	r3, #2
 80021e6:	e002      	b.n	80021ee <HAL_GPIO_Init+0x1d6>
 80021e8:	2301      	movs	r3, #1
 80021ea:	e000      	b.n	80021ee <HAL_GPIO_Init+0x1d6>
 80021ec:	2300      	movs	r3, #0
 80021ee:	697a      	ldr	r2, [r7, #20]
 80021f0:	f002 0203 	and.w	r2, r2, #3
 80021f4:	0092      	lsls	r2, r2, #2
 80021f6:	4093      	lsls	r3, r2
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021fe:	4938      	ldr	r1, [pc, #224]	; (80022e0 <HAL_GPIO_Init+0x2c8>)
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	089b      	lsrs	r3, r3, #2
 8002204:	3302      	adds	r3, #2
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800220c:	4b39      	ldr	r3, [pc, #228]	; (80022f4 <HAL_GPIO_Init+0x2dc>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	43db      	mvns	r3, r3
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	4013      	ands	r3, r2
 800221a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	4313      	orrs	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002230:	4a30      	ldr	r2, [pc, #192]	; (80022f4 <HAL_GPIO_Init+0x2dc>)
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002236:	4b2f      	ldr	r3, [pc, #188]	; (80022f4 <HAL_GPIO_Init+0x2dc>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	43db      	mvns	r3, r3
 8002240:	693a      	ldr	r2, [r7, #16]
 8002242:	4013      	ands	r3, r2
 8002244:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4313      	orrs	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800225a:	4a26      	ldr	r2, [pc, #152]	; (80022f4 <HAL_GPIO_Init+0x2dc>)
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002260:	4b24      	ldr	r3, [pc, #144]	; (80022f4 <HAL_GPIO_Init+0x2dc>)
 8002262:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002266:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	43db      	mvns	r3, r3
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	4013      	ands	r3, r2
 8002270:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d003      	beq.n	8002286 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	4313      	orrs	r3, r2
 8002284:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002286:	4a1b      	ldr	r2, [pc, #108]	; (80022f4 <HAL_GPIO_Init+0x2dc>)
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800228e:	4b19      	ldr	r3, [pc, #100]	; (80022f4 <HAL_GPIO_Init+0x2dc>)
 8002290:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002294:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	43db      	mvns	r3, r3
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4013      	ands	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022b4:	4a0f      	ldr	r2, [pc, #60]	; (80022f4 <HAL_GPIO_Init+0x2dc>)
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	3301      	adds	r3, #1
 80022c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	fa22 f303 	lsr.w	r3, r2, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	f47f aeab 	bne.w	8002028 <HAL_GPIO_Init+0x10>
  }
}
 80022d2:	bf00      	nop
 80022d4:	bf00      	nop
 80022d6:	371c      	adds	r7, #28
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	40010000 	.word	0x40010000
 80022e4:	48000400 	.word	0x48000400
 80022e8:	48000800 	.word	0x48000800
 80022ec:	48000c00 	.word	0x48000c00
 80022f0:	48001000 	.word	0x48001000
 80022f4:	58000800 	.word	0x58000800

080022f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	460b      	mov	r3, r1
 8002302:	807b      	strh	r3, [r7, #2]
 8002304:	4613      	mov	r3, r2
 8002306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002308:	787b      	ldrb	r3, [r7, #1]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800230e:	887a      	ldrh	r2, [r7, #2]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002314:	e002      	b.n	800231c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002316:	887a      	ldrh	r2, [r7, #2]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d101      	bne.n	800233a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e081      	b.n	800243e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002340:	b2db      	uxtb	r3, r3
 8002342:	2b00      	cmp	r3, #0
 8002344:	d106      	bne.n	8002354 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800234e:	6878      	ldr	r0, [r7, #4]
 8002350:	f7fe fe58 	bl	8001004 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2224      	movs	r2, #36	; 0x24
 8002358:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f022 0201 	bic.w	r2, r2, #1
 800236a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685a      	ldr	r2, [r3, #4]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002378:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002388:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d107      	bne.n	80023a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	689a      	ldr	r2, [r3, #8]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800239e:	609a      	str	r2, [r3, #8]
 80023a0:	e006      	b.n	80023b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	689a      	ldr	r2, [r3, #8]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80023ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d104      	bne.n	80023c2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80023c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	6812      	ldr	r2, [r2, #0]
 80023cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80023e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	691a      	ldr	r2, [r3, #16]
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	699b      	ldr	r3, [r3, #24]
 80023f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	430a      	orrs	r2, r1
 80023fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	69d9      	ldr	r1, [r3, #28]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a1a      	ldr	r2, [r3, #32]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	430a      	orrs	r2, r1
 800240e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 0201 	orr.w	r2, r2, #1
 800241e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2220      	movs	r2, #32
 800242a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2200      	movs	r2, #0
 8002432:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2200      	movs	r2, #0
 8002438:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b088      	sub	sp, #32
 800244c:	af02      	add	r7, sp, #8
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	4608      	mov	r0, r1
 8002452:	4611      	mov	r1, r2
 8002454:	461a      	mov	r2, r3
 8002456:	4603      	mov	r3, r0
 8002458:	817b      	strh	r3, [r7, #10]
 800245a:	460b      	mov	r3, r1
 800245c:	813b      	strh	r3, [r7, #8]
 800245e:	4613      	mov	r3, r2
 8002460:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b20      	cmp	r3, #32
 800246c:	f040 80fd 	bne.w	800266a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002470:	6a3b      	ldr	r3, [r7, #32]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d002      	beq.n	800247c <HAL_I2C_Mem_Read+0x34>
 8002476:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002478:	2b00      	cmp	r3, #0
 800247a:	d105      	bne.n	8002488 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002482:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	e0f1      	b.n	800266c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800248e:	2b01      	cmp	r3, #1
 8002490:	d101      	bne.n	8002496 <HAL_I2C_Mem_Read+0x4e>
 8002492:	2302      	movs	r3, #2
 8002494:	e0ea      	b.n	800266c <HAL_I2C_Mem_Read+0x224>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2201      	movs	r2, #1
 800249a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800249e:	f7ff fc9f 	bl	8001de0 <HAL_GetTick>
 80024a2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	2319      	movs	r3, #25
 80024aa:	2201      	movs	r2, #1
 80024ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 fa63 	bl	800297c <I2C_WaitOnFlagUntilTimeout>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e0d5      	b.n	800266c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2222      	movs	r2, #34	; 0x22
 80024c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2240      	movs	r2, #64	; 0x40
 80024cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2200      	movs	r2, #0
 80024d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	6a3a      	ldr	r2, [r7, #32]
 80024da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80024e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024e8:	88f8      	ldrh	r0, [r7, #6]
 80024ea:	893a      	ldrh	r2, [r7, #8]
 80024ec:	8979      	ldrh	r1, [r7, #10]
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	9301      	str	r3, [sp, #4]
 80024f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	4603      	mov	r3, r0
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 f9c7 	bl	800288c <I2C_RequestMemoryRead>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d005      	beq.n	8002510 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e0ad      	b.n	800266c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002514:	b29b      	uxth	r3, r3
 8002516:	2bff      	cmp	r3, #255	; 0xff
 8002518:	d90e      	bls.n	8002538 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	22ff      	movs	r2, #255	; 0xff
 800251e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002524:	b2da      	uxtb	r2, r3
 8002526:	8979      	ldrh	r1, [r7, #10]
 8002528:	4b52      	ldr	r3, [pc, #328]	; (8002674 <HAL_I2C_Mem_Read+0x22c>)
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 fbcb 	bl	8002ccc <I2C_TransferConfig>
 8002536:	e00f      	b.n	8002558 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800253c:	b29a      	uxth	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002546:	b2da      	uxtb	r2, r3
 8002548:	8979      	ldrh	r1, [r7, #10]
 800254a:	4b4a      	ldr	r3, [pc, #296]	; (8002674 <HAL_I2C_Mem_Read+0x22c>)
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f000 fbba 	bl	8002ccc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	9300      	str	r3, [sp, #0]
 800255c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800255e:	2200      	movs	r2, #0
 8002560:	2104      	movs	r1, #4
 8002562:	68f8      	ldr	r0, [r7, #12]
 8002564:	f000 fa0a 	bl	800297c <I2C_WaitOnFlagUntilTimeout>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e07c      	b.n	800266c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257c:	b2d2      	uxtb	r2, r2
 800257e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002584:	1c5a      	adds	r2, r3, #1
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800258e:	3b01      	subs	r3, #1
 8002590:	b29a      	uxth	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800259a:	b29b      	uxth	r3, r3
 800259c:	3b01      	subs	r3, #1
 800259e:	b29a      	uxth	r2, r3
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025a8:	b29b      	uxth	r3, r3
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d034      	beq.n	8002618 <HAL_I2C_Mem_Read+0x1d0>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d130      	bne.n	8002618 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025bc:	2200      	movs	r2, #0
 80025be:	2180      	movs	r1, #128	; 0x80
 80025c0:	68f8      	ldr	r0, [r7, #12]
 80025c2:	f000 f9db 	bl	800297c <I2C_WaitOnFlagUntilTimeout>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d001      	beq.n	80025d0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e04d      	b.n	800266c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025d4:	b29b      	uxth	r3, r3
 80025d6:	2bff      	cmp	r3, #255	; 0xff
 80025d8:	d90e      	bls.n	80025f8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	22ff      	movs	r2, #255	; 0xff
 80025de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	8979      	ldrh	r1, [r7, #10]
 80025e8:	2300      	movs	r3, #0
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 fb6b 	bl	8002ccc <I2C_TransferConfig>
 80025f6:	e00f      	b.n	8002618 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025fc:	b29a      	uxth	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002606:	b2da      	uxtb	r2, r3
 8002608:	8979      	ldrh	r1, [r7, #10]
 800260a:	2300      	movs	r3, #0
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f000 fb5a 	bl	8002ccc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261c:	b29b      	uxth	r3, r3
 800261e:	2b00      	cmp	r3, #0
 8002620:	d19a      	bne.n	8002558 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f000 fa28 	bl	8002a7c <I2C_WaitOnSTOPFlagUntilTimeout>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e01a      	b.n	800266c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2220      	movs	r2, #32
 800263c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	6859      	ldr	r1, [r3, #4]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_I2C_Mem_Read+0x230>)
 800264a:	400b      	ands	r3, r1
 800264c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2220      	movs	r2, #32
 8002652:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002666:	2300      	movs	r3, #0
 8002668:	e000      	b.n	800266c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800266a:	2302      	movs	r3, #2
  }
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	80002400 	.word	0x80002400
 8002678:	fe00e800 	.word	0xfe00e800

0800267c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08a      	sub	sp, #40	; 0x28
 8002680:	af02      	add	r7, sp, #8
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	607a      	str	r2, [r7, #4]
 8002686:	603b      	str	r3, [r7, #0]
 8002688:	460b      	mov	r3, r1
 800268a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800268c:	2300      	movs	r3, #0
 800268e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002696:	b2db      	uxtb	r3, r3
 8002698:	2b20      	cmp	r3, #32
 800269a:	f040 80f1 	bne.w	8002880 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026ac:	d101      	bne.n	80026b2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80026ae:	2302      	movs	r3, #2
 80026b0:	e0e7      	b.n	8002882 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d101      	bne.n	80026c0 <HAL_I2C_IsDeviceReady+0x44>
 80026bc:	2302      	movs	r3, #2
 80026be:	e0e0      	b.n	8002882 <HAL_I2C_IsDeviceReady+0x206>
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2224      	movs	r2, #36	; 0x24
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d107      	bne.n	80026ee <HAL_I2C_IsDeviceReady+0x72>
 80026de:	897b      	ldrh	r3, [r7, #10]
 80026e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026e4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80026ec:	e004      	b.n	80026f8 <HAL_I2C_IsDeviceReady+0x7c>
 80026ee:	897b      	ldrh	r3, [r7, #10]
 80026f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026f4:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	6812      	ldr	r2, [r2, #0]
 80026fc:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80026fe:	f7ff fb6f 	bl	8001de0 <HAL_GetTick>
 8002702:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699b      	ldr	r3, [r3, #24]
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	2b20      	cmp	r3, #32
 8002710:	bf0c      	ite	eq
 8002712:	2301      	moveq	r3, #1
 8002714:	2300      	movne	r3, #0
 8002716:	b2db      	uxtb	r3, r3
 8002718:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	699b      	ldr	r3, [r3, #24]
 8002720:	f003 0310 	and.w	r3, r3, #16
 8002724:	2b10      	cmp	r3, #16
 8002726:	bf0c      	ite	eq
 8002728:	2301      	moveq	r3, #1
 800272a:	2300      	movne	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002730:	e034      	b.n	800279c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002738:	d01a      	beq.n	8002770 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800273a:	f7ff fb51 	bl	8001de0 <HAL_GetTick>
 800273e:	4602      	mov	r2, r0
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	683a      	ldr	r2, [r7, #0]
 8002746:	429a      	cmp	r2, r3
 8002748:	d302      	bcc.n	8002750 <HAL_I2C_IsDeviceReady+0xd4>
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10f      	bne.n	8002770 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2220      	movs	r2, #32
 8002754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275c:	f043 0220 	orr.w	r2, r3, #32
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2200      	movs	r2, #0
 8002768:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e088      	b.n	8002882 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	f003 0320 	and.w	r3, r3, #32
 800277a:	2b20      	cmp	r3, #32
 800277c:	bf0c      	ite	eq
 800277e:	2301      	moveq	r3, #1
 8002780:	2300      	movne	r3, #0
 8002782:	b2db      	uxtb	r3, r3
 8002784:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	699b      	ldr	r3, [r3, #24]
 800278c:	f003 0310 	and.w	r3, r3, #16
 8002790:	2b10      	cmp	r3, #16
 8002792:	bf0c      	ite	eq
 8002794:	2301      	moveq	r3, #1
 8002796:	2300      	movne	r3, #0
 8002798:	b2db      	uxtb	r3, r3
 800279a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800279c:	7ffb      	ldrb	r3, [r7, #31]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d102      	bne.n	80027a8 <HAL_I2C_IsDeviceReady+0x12c>
 80027a2:	7fbb      	ldrb	r3, [r7, #30]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d0c4      	beq.n	8002732 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	f003 0310 	and.w	r3, r3, #16
 80027b2:	2b10      	cmp	r3, #16
 80027b4:	d01a      	beq.n	80027ec <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80027b6:	69bb      	ldr	r3, [r7, #24]
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	2200      	movs	r2, #0
 80027be:	2120      	movs	r1, #32
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f000 f8db 	bl	800297c <I2C_WaitOnFlagUntilTimeout>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e058      	b.n	8002882 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2220      	movs	r2, #32
 80027d6:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	2220      	movs	r2, #32
 80027dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80027e8:	2300      	movs	r3, #0
 80027ea:	e04a      	b.n	8002882 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	9300      	str	r3, [sp, #0]
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	2200      	movs	r2, #0
 80027f4:	2120      	movs	r1, #32
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 f8c0 	bl	800297c <I2C_WaitOnFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e03d      	b.n	8002882 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2210      	movs	r2, #16
 800280c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2220      	movs	r2, #32
 8002814:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	429a      	cmp	r2, r3
 800281c:	d118      	bne.n	8002850 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800282c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2200      	movs	r2, #0
 8002836:	2120      	movs	r1, #32
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f000 f89f 	bl	800297c <I2C_WaitOnFlagUntilTimeout>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e01c      	b.n	8002882 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2220      	movs	r2, #32
 800284e:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	3301      	adds	r3, #1
 8002854:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	429a      	cmp	r2, r3
 800285c:	f63f af3b 	bhi.w	80026d6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2220      	movs	r2, #32
 8002864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286c:	f043 0220 	orr.w	r2, r3, #32
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e000      	b.n	8002882 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002880:	2302      	movs	r3, #2
  }
}
 8002882:	4618      	mov	r0, r3
 8002884:	3720      	adds	r7, #32
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af02      	add	r7, sp, #8
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	4608      	mov	r0, r1
 8002896:	4611      	mov	r1, r2
 8002898:	461a      	mov	r2, r3
 800289a:	4603      	mov	r3, r0
 800289c:	817b      	strh	r3, [r7, #10]
 800289e:	460b      	mov	r3, r1
 80028a0:	813b      	strh	r3, [r7, #8]
 80028a2:	4613      	mov	r3, r2
 80028a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80028a6:	88fb      	ldrh	r3, [r7, #6]
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	8979      	ldrh	r1, [r7, #10]
 80028ac:	4b20      	ldr	r3, [pc, #128]	; (8002930 <I2C_RequestMemoryRead+0xa4>)
 80028ae:	9300      	str	r3, [sp, #0]
 80028b0:	2300      	movs	r3, #0
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 fa0a 	bl	8002ccc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028b8:	69fa      	ldr	r2, [r7, #28]
 80028ba:	69b9      	ldr	r1, [r7, #24]
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 f89d 	bl	80029fc <I2C_WaitOnTXISFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e02c      	b.n	8002926 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028cc:	88fb      	ldrh	r3, [r7, #6]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d105      	bne.n	80028de <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028d2:	893b      	ldrh	r3, [r7, #8]
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	629a      	str	r2, [r3, #40]	; 0x28
 80028dc:	e015      	b.n	800290a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80028de:	893b      	ldrh	r3, [r7, #8]
 80028e0:	0a1b      	lsrs	r3, r3, #8
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ec:	69fa      	ldr	r2, [r7, #28]
 80028ee:	69b9      	ldr	r1, [r7, #24]
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f000 f883 	bl	80029fc <I2C_WaitOnTXISFlagUntilTimeout>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e012      	b.n	8002926 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002900:	893b      	ldrh	r3, [r7, #8]
 8002902:	b2da      	uxtb	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	9300      	str	r3, [sp, #0]
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	2200      	movs	r2, #0
 8002912:	2140      	movs	r1, #64	; 0x40
 8002914:	68f8      	ldr	r0, [r7, #12]
 8002916:	f000 f831 	bl	800297c <I2C_WaitOnFlagUntilTimeout>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	e000      	b.n	8002926 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	80002000 	.word	0x80002000

08002934 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	699b      	ldr	r3, [r3, #24]
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	2b02      	cmp	r3, #2
 8002948:	d103      	bne.n	8002952 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2200      	movs	r2, #0
 8002950:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	f003 0301 	and.w	r3, r3, #1
 800295c:	2b01      	cmp	r3, #1
 800295e:	d007      	beq.n	8002970 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	699a      	ldr	r2, [r3, #24]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	619a      	str	r2, [r3, #24]
  }
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr

0800297c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	603b      	str	r3, [r7, #0]
 8002988:	4613      	mov	r3, r2
 800298a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800298c:	e022      	b.n	80029d4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002994:	d01e      	beq.n	80029d4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002996:	f7ff fa23 	bl	8001de0 <HAL_GetTick>
 800299a:	4602      	mov	r2, r0
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	683a      	ldr	r2, [r7, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d302      	bcc.n	80029ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d113      	bne.n	80029d4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b0:	f043 0220 	orr.w	r2, r3, #32
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2220      	movs	r2, #32
 80029bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e00f      	b.n	80029f4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699a      	ldr	r2, [r3, #24]
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	4013      	ands	r3, r2
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	bf0c      	ite	eq
 80029e4:	2301      	moveq	r3, #1
 80029e6:	2300      	movne	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	461a      	mov	r2, r3
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d0cd      	beq.n	800298e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3710      	adds	r7, #16
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}

080029fc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b084      	sub	sp, #16
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	60f8      	str	r0, [r7, #12]
 8002a04:	60b9      	str	r1, [r7, #8]
 8002a06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a08:	e02c      	b.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	68b9      	ldr	r1, [r7, #8]
 8002a0e:	68f8      	ldr	r0, [r7, #12]
 8002a10:	f000 f870 	bl	8002af4 <I2C_IsErrorOccurred>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e02a      	b.n	8002a74 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a24:	d01e      	beq.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a26:	f7ff f9db 	bl	8001de0 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d302      	bcc.n	8002a3c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d113      	bne.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a40:	f043 0220 	orr.w	r2, r3, #32
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2220      	movs	r2, #32
 8002a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e007      	b.n	8002a74 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	f003 0302 	and.w	r3, r3, #2
 8002a6e:	2b02      	cmp	r3, #2
 8002a70:	d1cb      	bne.n	8002a0a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b084      	sub	sp, #16
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a88:	e028      	b.n	8002adc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	68b9      	ldr	r1, [r7, #8]
 8002a8e:	68f8      	ldr	r0, [r7, #12]
 8002a90:	f000 f830 	bl	8002af4 <I2C_IsErrorOccurred>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d001      	beq.n	8002a9e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e026      	b.n	8002aec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a9e:	f7ff f99f 	bl	8001de0 <HAL_GetTick>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	1ad3      	subs	r3, r2, r3
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d302      	bcc.n	8002ab4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d113      	bne.n	8002adc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab8:	f043 0220 	orr.w	r2, r3, #32
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2220      	movs	r2, #32
 8002ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e007      	b.n	8002aec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	f003 0320 	and.w	r3, r3, #32
 8002ae6:	2b20      	cmp	r3, #32
 8002ae8:	d1cf      	bne.n	8002a8a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3710      	adds	r7, #16
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08a      	sub	sp, #40	; 0x28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	f003 0310 	and.w	r3, r3, #16
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d075      	beq.n	8002c0c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2210      	movs	r2, #16
 8002b26:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b28:	e056      	b.n	8002bd8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b30:	d052      	beq.n	8002bd8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b32:	f7ff f955 	bl	8001de0 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	68ba      	ldr	r2, [r7, #8]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d302      	bcc.n	8002b48 <I2C_IsErrorOccurred+0x54>
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d147      	bne.n	8002bd8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b52:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002b5a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b6a:	d12e      	bne.n	8002bca <I2C_IsErrorOccurred+0xd6>
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b72:	d02a      	beq.n	8002bca <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002b74:	7cfb      	ldrb	r3, [r7, #19]
 8002b76:	2b20      	cmp	r3, #32
 8002b78:	d027      	beq.n	8002bca <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685a      	ldr	r2, [r3, #4]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b88:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002b8a:	f7ff f929 	bl	8001de0 <HAL_GetTick>
 8002b8e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b90:	e01b      	b.n	8002bca <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002b92:	f7ff f925 	bl	8001de0 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b19      	cmp	r3, #25
 8002b9e:	d914      	bls.n	8002bca <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba4:	f043 0220 	orr.w	r2, r3, #32
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2220      	movs	r2, #32
 8002bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	699b      	ldr	r3, [r3, #24]
 8002bd0:	f003 0320 	and.w	r3, r3, #32
 8002bd4:	2b20      	cmp	r3, #32
 8002bd6:	d1dc      	bne.n	8002b92 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	699b      	ldr	r3, [r3, #24]
 8002bde:	f003 0320 	and.w	r3, r3, #32
 8002be2:	2b20      	cmp	r3, #32
 8002be4:	d003      	beq.n	8002bee <I2C_IsErrorOccurred+0xfa>
 8002be6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d09d      	beq.n	8002b2a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002bee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d103      	bne.n	8002bfe <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2220      	movs	r2, #32
 8002bfc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002bfe:	6a3b      	ldr	r3, [r7, #32]
 8002c00:	f043 0304 	orr.w	r3, r3, #4
 8002c04:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	699b      	ldr	r3, [r3, #24]
 8002c12:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00b      	beq.n	8002c36 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002c1e:	6a3b      	ldr	r3, [r7, #32]
 8002c20:	f043 0301 	orr.w	r3, r3, #1
 8002c24:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c2e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00b      	beq.n	8002c58 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002c40:	6a3b      	ldr	r3, [r7, #32]
 8002c42:	f043 0308 	orr.w	r3, r3, #8
 8002c46:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00b      	beq.n	8002c7a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	f043 0302 	orr.w	r3, r3, #2
 8002c68:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c72:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002c7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d01c      	beq.n	8002cbc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f7ff fe56 	bl	8002934 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6859      	ldr	r1, [r3, #4]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	4b0d      	ldr	r3, [pc, #52]	; (8002cc8 <I2C_IsErrorOccurred+0x1d4>)
 8002c94:	400b      	ands	r3, r1
 8002c96:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c9c:	6a3b      	ldr	r3, [r7, #32]
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2220      	movs	r2, #32
 8002ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3728      	adds	r7, #40	; 0x28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	fe00e800 	.word	0xfe00e800

08002ccc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b087      	sub	sp, #28
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	607b      	str	r3, [r7, #4]
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	817b      	strh	r3, [r7, #10]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cde:	897b      	ldrh	r3, [r7, #10]
 8002ce0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ce4:	7a7b      	ldrb	r3, [r7, #9]
 8002ce6:	041b      	lsls	r3, r3, #16
 8002ce8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cfa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	6a3b      	ldr	r3, [r7, #32]
 8002d04:	0d5b      	lsrs	r3, r3, #21
 8002d06:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002d0a:	4b08      	ldr	r3, [pc, #32]	; (8002d2c <I2C_TransferConfig+0x60>)
 8002d0c:	430b      	orrs	r3, r1
 8002d0e:	43db      	mvns	r3, r3
 8002d10:	ea02 0103 	and.w	r1, r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	430a      	orrs	r2, r1
 8002d1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002d1e:	bf00      	nop
 8002d20:	371c      	adds	r7, #28
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	03ff63ff 	.word	0x03ff63ff

08002d30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b20      	cmp	r3, #32
 8002d44:	d138      	bne.n	8002db8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e032      	b.n	8002dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2224      	movs	r2, #36	; 0x24
 8002d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0201 	bic.w	r2, r2, #1
 8002d72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6819      	ldr	r1, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	683a      	ldr	r2, [r7, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f042 0201 	orr.w	r2, r2, #1
 8002da2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2220      	movs	r2, #32
 8002da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002db4:	2300      	movs	r3, #0
 8002db6:	e000      	b.n	8002dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002db8:	2302      	movs	r3, #2
  }
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b085      	sub	sp, #20
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
 8002dce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b20      	cmp	r3, #32
 8002dda:	d139      	bne.n	8002e50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d101      	bne.n	8002dea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002de6:	2302      	movs	r3, #2
 8002de8:	e033      	b.n	8002e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2224      	movs	r2, #36	; 0x24
 8002df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 0201 	bic.w	r2, r2, #1
 8002e08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002e18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	021b      	lsls	r3, r3, #8
 8002e1e:	68fa      	ldr	r2, [r7, #12]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f042 0201 	orr.w	r2, r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2220      	movs	r2, #32
 8002e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e000      	b.n	8002e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002e50:	2302      	movs	r3, #2
  }
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002e5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e60:	b08b      	sub	sp, #44	; 0x2c
 8002e62:	af06      	add	r7, sp, #24
 8002e64:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d101      	bne.n	8002e70 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e0cb      	b.n	8003008 <HAL_PCD_Init+0x1aa>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d106      	bne.n	8002e8a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e84:	6878      	ldr	r0, [r7, #4]
 8002e86:	f7fe fee7 	bl	8001c58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4618      	mov	r0, r3
 8002e98:	f002 fed0 	bl	8005c3c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	73fb      	strb	r3, [r7, #15]
 8002ea0:	e040      	b.n	8002f24 <HAL_PCD_Init+0xc6>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	1c5a      	adds	r2, r3, #1
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	440b      	add	r3, r1
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002eb8:	7bfb      	ldrb	r3, [r7, #15]
 8002eba:	6879      	ldr	r1, [r7, #4]
 8002ebc:	1c5a      	adds	r2, r3, #1
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	00db      	lsls	r3, r3, #3
 8002ec6:	440b      	add	r3, r1
 8002ec8:	7bfa      	ldrb	r2, [r7, #15]
 8002eca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ecc:	7bfb      	ldrb	r3, [r7, #15]
 8002ece:	6879      	ldr	r1, [r7, #4]
 8002ed0:	1c5a      	adds	r2, r3, #1
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	00db      	lsls	r3, r3, #3
 8002eda:	440b      	add	r3, r1
 8002edc:	3303      	adds	r3, #3
 8002ede:	2200      	movs	r2, #0
 8002ee0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002ee2:	7bfa      	ldrb	r2, [r7, #15]
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4413      	add	r3, r2
 8002eec:	00db      	lsls	r3, r3, #3
 8002eee:	440b      	add	r3, r1
 8002ef0:	3338      	adds	r3, #56	; 0x38
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002ef6:	7bfa      	ldrb	r2, [r7, #15]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	440b      	add	r3, r1
 8002f04:	333c      	adds	r3, #60	; 0x3c
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f0a:	7bfa      	ldrb	r2, [r7, #15]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4413      	add	r3, r2
 8002f14:	00db      	lsls	r3, r3, #3
 8002f16:	440b      	add	r3, r1
 8002f18:	3340      	adds	r3, #64	; 0x40
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
 8002f20:	3301      	adds	r3, #1
 8002f22:	73fb      	strb	r3, [r7, #15]
 8002f24:	7bfa      	ldrb	r2, [r7, #15]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d3b9      	bcc.n	8002ea2 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	73fb      	strb	r3, [r7, #15]
 8002f32:	e044      	b.n	8002fbe <HAL_PCD_Init+0x160>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f34:	7bfa      	ldrb	r2, [r7, #15]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	4413      	add	r3, r2
 8002f3e:	00db      	lsls	r3, r3, #3
 8002f40:	440b      	add	r3, r1
 8002f42:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f4a:	7bfa      	ldrb	r2, [r7, #15]
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	4613      	mov	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4413      	add	r3, r2
 8002f54:	00db      	lsls	r3, r3, #3
 8002f56:	440b      	add	r3, r1
 8002f58:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002f5c:	7bfa      	ldrb	r2, [r7, #15]
 8002f5e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f60:	7bfa      	ldrb	r2, [r7, #15]
 8002f62:	6879      	ldr	r1, [r7, #4]
 8002f64:	4613      	mov	r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	4413      	add	r3, r2
 8002f6a:	00db      	lsls	r3, r3, #3
 8002f6c:	440b      	add	r3, r1
 8002f6e:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002f72:	2200      	movs	r2, #0
 8002f74:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f76:	7bfa      	ldrb	r2, [r7, #15]
 8002f78:	6879      	ldr	r1, [r7, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	00db      	lsls	r3, r3, #3
 8002f82:	440b      	add	r3, r1
 8002f84:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f8c:	7bfa      	ldrb	r2, [r7, #15]
 8002f8e:	6879      	ldr	r1, [r7, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4413      	add	r3, r2
 8002f96:	00db      	lsls	r3, r3, #3
 8002f98:	440b      	add	r3, r1
 8002f9a:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002fa2:	7bfa      	ldrb	r2, [r7, #15]
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	4413      	add	r3, r2
 8002fac:	00db      	lsls	r3, r3, #3
 8002fae:	440b      	add	r3, r1
 8002fb0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	73fb      	strb	r3, [r7, #15]
 8002fbe:	7bfa      	ldrb	r2, [r7, #15]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d3b5      	bcc.n	8002f34 <HAL_PCD_Init+0xd6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	603b      	str	r3, [r7, #0]
 8002fce:	687e      	ldr	r6, [r7, #4]
 8002fd0:	466d      	mov	r5, sp
 8002fd2:	f106 0410 	add.w	r4, r6, #16
 8002fd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fda:	6823      	ldr	r3, [r4, #0]
 8002fdc:	602b      	str	r3, [r5, #0]
 8002fde:	1d33      	adds	r3, r6, #4
 8002fe0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fe2:	6838      	ldr	r0, [r7, #0]
 8002fe4:	f002 fe45 	bl	8005c72 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2200      	movs	r2, #0
 8002fec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	69db      	ldr	r3, [r3, #28]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d102      	bne.n	8003006 <HAL_PCD_Init+0x1a8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003000:	6878      	ldr	r0, [r7, #4]
 8003002:	f000 f805 	bl	8003010 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8003006:	2300      	movs	r3, #0
}
 8003008:	4618      	mov	r0, r3
 800300a:	3714      	adds	r7, #20
 800300c:	46bd      	mov	sp, r7
 800300e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003010 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003010:	b480      	push	{r7}
 8003012:	b085      	sub	sp, #20
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2201      	movs	r2, #1
 8003022:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8003034:	b29b      	uxth	r3, r3
 8003036:	f043 0301 	orr.w	r3, r3, #1
 800303a:	b29a      	uxth	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8003048:	b29b      	uxth	r3, r3
 800304a:	f043 0302 	orr.w	r3, r3, #2
 800304e:	b29a      	uxth	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003068:	4b05      	ldr	r3, [pc, #20]	; (8003080 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a04      	ldr	r2, [pc, #16]	; (8003080 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800306e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003072:	6013      	str	r3, [r2, #0]
}
 8003074:	bf00      	nop
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	58000400 	.word	0x58000400

08003084 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003088:	4b04      	ldr	r3, [pc, #16]	; (800309c <HAL_PWREx_GetVoltageRange+0x18>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8003090:	4618      	mov	r0, r3
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	58000400 	.word	0x58000400

080030a0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80030a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030b2:	d101      	bne.n	80030b8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80030b4:	2301      	movs	r3, #1
 80030b6:	e000      	b.n	80030ba <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_RCC_HSE_Enable>:
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80030c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030d6:	6013      	str	r3, [r2, #0]
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr

080030e2 <LL_RCC_HSE_Disable>:
{
 80030e2:	b480      	push	{r7}
 80030e4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80030e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030f4:	6013      	str	r3, [r2, #0]
}
 80030f6:	bf00      	nop
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <LL_RCC_HSE_IsReady>:
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800310e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003112:	d101      	bne.n	8003118 <LL_RCC_HSE_IsReady+0x18>
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <LL_RCC_HSE_IsReady+0x1a>
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <LL_RCC_HSI_Enable>:
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003128:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003132:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003136:	6013      	str	r3, [r2, #0]
}
 8003138:	bf00      	nop
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr

08003142 <LL_RCC_HSI_Disable>:
{
 8003142:	b480      	push	{r7}
 8003144:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003146:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003150:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003154:	6013      	str	r3, [r2, #0]
}
 8003156:	bf00      	nop
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <LL_RCC_HSI_IsReady>:
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003164:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800316e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003172:	d101      	bne.n	8003178 <LL_RCC_HSI_IsReady+0x18>
 8003174:	2301      	movs	r3, #1
 8003176:	e000      	b.n	800317a <LL_RCC_HSI_IsReady+0x1a>
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <LL_RCC_HSI_SetCalibTrimming>:
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800318c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	061b      	lsls	r3, r3, #24
 800319a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800319e:	4313      	orrs	r3, r2
 80031a0:	604b      	str	r3, [r1, #4]
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <LL_RCC_HSI48_Enable>:
{
 80031ae:	b480      	push	{r7}
 80031b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80031b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031be:	f043 0301 	orr.w	r3, r3, #1
 80031c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80031c6:	bf00      	nop
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <LL_RCC_HSI48_Disable>:
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80031d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80031e0:	f023 0301 	bic.w	r3, r3, #1
 80031e4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80031e8:	bf00      	nop
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr

080031f2 <LL_RCC_HSI48_IsReady>:
{
 80031f2:	b480      	push	{r7}
 80031f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80031f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b02      	cmp	r3, #2
 8003204:	d101      	bne.n	800320a <LL_RCC_HSI48_IsReady+0x18>
 8003206:	2301      	movs	r3, #1
 8003208:	e000      	b.n	800320c <LL_RCC_HSI48_IsReady+0x1a>
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr

08003216 <LL_RCC_LSE_Enable>:
{
 8003216:	b480      	push	{r7}
 8003218:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800321a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800321e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003222:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800322e:	bf00      	nop
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <LL_RCC_LSE_Disable>:
{
 8003238:	b480      	push	{r7}
 800323a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800323c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003240:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003244:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003248:	f023 0301 	bic.w	r3, r3, #1
 800324c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003250:	bf00      	nop
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <LL_RCC_LSE_EnableBypass>:
{
 800325a:	b480      	push	{r7}
 800325c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800325e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003266:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800326a:	f043 0304 	orr.w	r3, r3, #4
 800326e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003272:	bf00      	nop
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <LL_RCC_LSE_DisableBypass>:
{
 800327c:	b480      	push	{r7}
 800327e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003280:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003288:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800328c:	f023 0304 	bic.w	r3, r3, #4
 8003290:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003294:	bf00      	nop
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr

0800329e <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800329e:	b480      	push	{r7}
 80032a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80032a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d101      	bne.n	80032b6 <LL_RCC_LSE_IsReady+0x18>
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <LL_RCC_LSE_IsReady+0x1a>
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	46bd      	mov	sp, r7
 80032bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c0:	4770      	bx	lr

080032c2 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 80032c2:	b480      	push	{r7}
 80032c4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80032c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032d2:	f043 0301 	orr.w	r3, r3, #1
 80032d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80032da:	bf00      	nop
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80032e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032f4:	f023 0301 	bic.w	r3, r3, #1
 80032f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80032fc:	bf00      	nop
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8003306:	b480      	push	{r7}
 8003308:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800330a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800330e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b02      	cmp	r3, #2
 8003318:	d101      	bne.n	800331e <LL_RCC_LSI1_IsReady+0x18>
 800331a:	2301      	movs	r3, #1
 800331c:	e000      	b.n	8003320 <LL_RCC_LSI1_IsReady+0x1a>
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr

0800332a <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 800332a:	b480      	push	{r7}
 800332c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800332e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003332:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003336:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800333a:	f043 0304 	orr.w	r3, r3, #4
 800333e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003342:	bf00      	nop
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003350:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003354:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003358:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800335c:	f023 0304 	bic.w	r3, r3, #4
 8003360:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003364:	bf00      	nop
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr

0800336e <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 800336e:	b480      	push	{r7}
 8003370:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003372:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003376:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800337a:	f003 0308 	and.w	r3, r3, #8
 800337e:	2b08      	cmp	r3, #8
 8003380:	d101      	bne.n	8003386 <LL_RCC_LSI2_IsReady+0x18>
 8003382:	2301      	movs	r3, #1
 8003384:	e000      	b.n	8003388 <LL_RCC_LSI2_IsReady+0x1a>
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr

08003392 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8003392:	b480      	push	{r7}
 8003394:	b083      	sub	sp, #12
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800339a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800339e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033a2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	021b      	lsls	r3, r3, #8
 80033aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80033ae:	4313      	orrs	r3, r2
 80033b0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80033c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	6013      	str	r3, [r2, #0]
}
 80033d4:	bf00      	nop
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80033de:	b480      	push	{r7}
 80033e0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80033e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033ec:	f023 0301 	bic.w	r3, r3, #1
 80033f0:	6013      	str	r3, [r2, #0]
}
 80033f2:	bf00      	nop
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003400:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b02      	cmp	r3, #2
 800340c:	d101      	bne.n	8003412 <LL_RCC_MSI_IsReady+0x16>
 800340e:	2301      	movs	r3, #1
 8003410:	e000      	b.n	8003414 <LL_RCC_MSI_IsReady+0x18>
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr

0800341e <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003426:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003430:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4313      	orrs	r3, r2
 8003438:	600b      	str	r3, [r1, #0]
}
 800343a:	bf00      	nop
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr

08003446 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800344c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003456:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2bb0      	cmp	r3, #176	; 0xb0
 800345c:	d901      	bls.n	8003462 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 800345e:	23b0      	movs	r3, #176	; 0xb0
 8003460:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8003462:	687b      	ldr	r3, [r7, #4]
}
 8003464:	4618      	mov	r0, r3
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003478:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	021b      	lsls	r3, r3, #8
 8003486:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800348a:	4313      	orrs	r3, r2
 800348c:	604b      	str	r3, [r1, #4]
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr

0800349a <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80034a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f023 0203 	bic.w	r2, r3, #3
 80034ac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4313      	orrs	r3, r2
 80034b4:	608b      	str	r3, [r1, #8]
}
 80034b6:	bf00      	nop
 80034b8:	370c      	adds	r7, #12
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr

080034c2 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80034c2:	b480      	push	{r7}
 80034c4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80034c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 030c 	and.w	r3, r3, #12
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr

080034da <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80034da:	b480      	push	{r7}
 80034dc:	b083      	sub	sp, #12
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80034e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	608b      	str	r3, [r1, #8]
}
 80034f6:	bf00      	nop
 80034f8:	370c      	adds	r7, #12
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr

08003502 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800350a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800350e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003512:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003516:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003522:	bf00      	nop
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003536:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800353a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800353e:	f023 020f 	bic.w	r2, r3, #15
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	091b      	lsrs	r3, r3, #4
 8003546:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800354a:	4313      	orrs	r3, r2
 800354c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003564:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800356e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4313      	orrs	r3, r2
 8003576:	608b      	str	r3, [r1, #8]
}
 8003578:	bf00      	nop
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800358c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003596:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4313      	orrs	r3, r2
 800359e:	608b      	str	r3, [r1, #8]
}
 80035a0:	bf00      	nop
 80035a2:	370c      	adds	r7, #12
 80035a4:	46bd      	mov	sp, r7
 80035a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035aa:	4770      	bx	lr

080035ac <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80035b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035b4:	689b      	ldr	r3, [r3, #8]
 80035b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr

080035c4 <LL_C2_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 80035c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035cc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80035d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr

080035de <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80035de:	b480      	push	{r7}
 80035e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80035e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80035fa:	b480      	push	{r7}
 80035fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80035fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003608:	4618      	mov	r0, r3
 800360a:	46bd      	mov	sp, r7
 800360c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003610:	4770      	bx	lr

08003612 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003612:	b480      	push	{r7}
 8003614:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003616:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003620:	4618      	mov	r0, r3
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800362a:	b480      	push	{r7}
 800362c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800362e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003638:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800363c:	6013      	str	r3, [r2, #0]
}
 800363e:	bf00      	nop
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800364c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003656:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800365a:	6013      	str	r3, [r2, #0]
}
 800365c:	bf00      	nop
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8003666:	b480      	push	{r7}
 8003668:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800366a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003674:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003678:	d101      	bne.n	800367e <LL_RCC_PLL_IsReady+0x18>
 800367a:	2301      	movs	r3, #1
 800367c:	e000      	b.n	8003680 <LL_RCC_PLL_IsReady+0x1a>
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr

0800368a <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800368a:	b480      	push	{r7}
 800368c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800368e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	0a1b      	lsrs	r3, r3, #8
 8003696:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800369a:	4618      	mov	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80036a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80036c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr

080036d4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80036d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	f003 0303 	and.w	r3, r3, #3
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	46bd      	mov	sp, r7
 80036e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ea:	4770      	bx	lr

080036ec <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80036f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036fe:	d101      	bne.n	8003704 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8003700:	2301      	movs	r3, #1
 8003702:	e000      	b.n	8003706 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003714:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003718:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800371c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003720:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003724:	d101      	bne.n	800372a <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8003726:	2301      	movs	r3, #1
 8003728:	e000      	b.n	800372c <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8003736:	b480      	push	{r7}
 8003738:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800373a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800373e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003742:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003746:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800374a:	d101      	bne.n	8003750 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800374c:	2301      	movs	r3, #1
 800374e:	e000      	b.n	8003752 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8003760:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800376e:	d101      	bne.n	8003774 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8003780:	b480      	push	{r7}
 8003782:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003784:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800378e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003792:	d101      	bne.n	8003798 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8003794:	2301      	movs	r3, #1
 8003796:	e000      	b.n	800379a <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8003798:	2300      	movs	r3, #0
}
 800379a:	4618      	mov	r0, r3
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037a4:	b590      	push	{r4, r7, lr}
 80037a6:	b08d      	sub	sp, #52	; 0x34
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e363      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0320 	and.w	r3, r3, #32
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f000 808d 	beq.w	80038de <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037c4:	f7ff fe7d 	bl	80034c2 <LL_RCC_GetSysClkSource>
 80037c8:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037ca:	f7ff ff83 	bl	80036d4 <LL_RCC_PLL_GetMainSource>
 80037ce:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80037d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d005      	beq.n	80037e2 <HAL_RCC_OscConfig+0x3e>
 80037d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037d8:	2b0c      	cmp	r3, #12
 80037da:	d147      	bne.n	800386c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80037dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d144      	bne.n	800386c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e347      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80037f2:	f7ff fe28 	bl	8003446 <LL_RCC_MSI_GetRange>
 80037f6:	4603      	mov	r3, r0
 80037f8:	429c      	cmp	r4, r3
 80037fa:	d914      	bls.n	8003826 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003800:	4618      	mov	r0, r3
 8003802:	f000 fd61 	bl	80042c8 <RCC_SetFlashLatencyFromMSIRange>
 8003806:	4603      	mov	r3, r0
 8003808:	2b00      	cmp	r3, #0
 800380a:	d001      	beq.n	8003810 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e336      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003814:	4618      	mov	r0, r3
 8003816:	f7ff fe02 	bl	800341e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	4618      	mov	r0, r3
 8003820:	f7ff fe26 	bl	8003470 <LL_RCC_MSI_SetCalibTrimming>
 8003824:	e013      	b.n	800384e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff fdf7 	bl	800341e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff fe1b 	bl	8003470 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383e:	4618      	mov	r0, r3
 8003840:	f000 fd42 	bl	80042c8 <RCC_SetFlashLatencyFromMSIRange>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e317      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800384e:	f000 fcc9 	bl	80041e4 <HAL_RCC_GetHCLKFreq>
 8003852:	4603      	mov	r3, r0
 8003854:	4aa4      	ldr	r2, [pc, #656]	; (8003ae8 <HAL_RCC_OscConfig+0x344>)
 8003856:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003858:	4ba4      	ldr	r3, [pc, #656]	; (8003aec <HAL_RCC_OscConfig+0x348>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4618      	mov	r0, r3
 800385e:	f7fd ff5d 	bl	800171c <HAL_InitTick>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d039      	beq.n	80038dc <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e308      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	69db      	ldr	r3, [r3, #28]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d01e      	beq.n	80038b2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003874:	f7ff fda4 	bl	80033c0 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003878:	f7fe fab2 	bl	8001de0 <HAL_GetTick>
 800387c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003880:	f7fe faae 	bl	8001de0 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b02      	cmp	r3, #2
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e2f5      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8003892:	f7ff fdb3 	bl	80033fc <LL_RCC_MSI_IsReady>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d0f1      	beq.n	8003880 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	4618      	mov	r0, r3
 80038a2:	f7ff fdbc 	bl	800341e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff fde0 	bl	8003470 <LL_RCC_MSI_SetCalibTrimming>
 80038b0:	e015      	b.n	80038de <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80038b2:	f7ff fd94 	bl	80033de <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038b6:	f7fe fa93 	bl	8001de0 <HAL_GetTick>
 80038ba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80038bc:	e008      	b.n	80038d0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038be:	f7fe fa8f 	bl	8001de0 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d901      	bls.n	80038d0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e2d6      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80038d0:	f7ff fd94 	bl	80033fc <LL_RCC_MSI_IsReady>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d1f1      	bne.n	80038be <HAL_RCC_OscConfig+0x11a>
 80038da:	e000      	b.n	80038de <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80038dc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d047      	beq.n	800397a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038ea:	f7ff fdea 	bl	80034c2 <LL_RCC_GetSysClkSource>
 80038ee:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038f0:	f7ff fef0 	bl	80036d4 <LL_RCC_PLL_GetMainSource>
 80038f4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80038f6:	6a3b      	ldr	r3, [r7, #32]
 80038f8:	2b08      	cmp	r3, #8
 80038fa:	d005      	beq.n	8003908 <HAL_RCC_OscConfig+0x164>
 80038fc:	6a3b      	ldr	r3, [r7, #32]
 80038fe:	2b0c      	cmp	r3, #12
 8003900:	d108      	bne.n	8003914 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	2b03      	cmp	r3, #3
 8003906:	d105      	bne.n	8003914 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	2b00      	cmp	r3, #0
 800390e:	d134      	bne.n	800397a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e2b4      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800391c:	d102      	bne.n	8003924 <HAL_RCC_OscConfig+0x180>
 800391e:	f7ff fbd1 	bl	80030c4 <LL_RCC_HSE_Enable>
 8003922:	e001      	b.n	8003928 <HAL_RCC_OscConfig+0x184>
 8003924:	f7ff fbdd 	bl	80030e2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d012      	beq.n	8003956 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003930:	f7fe fa56 	bl	8001de0 <HAL_GetTick>
 8003934:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003938:	f7fe fa52 	bl	8001de0 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b64      	cmp	r3, #100	; 0x64
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e299      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800394a:	f7ff fbd9 	bl	8003100 <LL_RCC_HSE_IsReady>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d0f1      	beq.n	8003938 <HAL_RCC_OscConfig+0x194>
 8003954:	e011      	b.n	800397a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003956:	f7fe fa43 	bl	8001de0 <HAL_GetTick>
 800395a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800395c:	e008      	b.n	8003970 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800395e:	f7fe fa3f 	bl	8001de0 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003966:	1ad3      	subs	r3, r2, r3
 8003968:	2b64      	cmp	r3, #100	; 0x64
 800396a:	d901      	bls.n	8003970 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	e286      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8003970:	f7ff fbc6 	bl	8003100 <LL_RCC_HSE_IsReady>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f1      	bne.n	800395e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0302 	and.w	r3, r3, #2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d04c      	beq.n	8003a20 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003986:	f7ff fd9c 	bl	80034c2 <LL_RCC_GetSysClkSource>
 800398a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800398c:	f7ff fea2 	bl	80036d4 <LL_RCC_PLL_GetMainSource>
 8003990:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	2b04      	cmp	r3, #4
 8003996:	d005      	beq.n	80039a4 <HAL_RCC_OscConfig+0x200>
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	2b0c      	cmp	r3, #12
 800399c:	d10e      	bne.n	80039bc <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d10b      	bne.n	80039bc <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d101      	bne.n	80039b0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e266      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	691b      	ldr	r3, [r3, #16]
 80039b4:	4618      	mov	r0, r3
 80039b6:	f7ff fbe5 	bl	8003184 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80039ba:	e031      	b.n	8003a20 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68db      	ldr	r3, [r3, #12]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d019      	beq.n	80039f8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039c4:	f7ff fbae 	bl	8003124 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c8:	f7fe fa0a 	bl	8001de0 <HAL_GetTick>
 80039cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039d0:	f7fe fa06 	bl	8001de0 <HAL_GetTick>
 80039d4:	4602      	mov	r2, r0
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e24d      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 80039e2:	f7ff fbbd 	bl	8003160 <LL_RCC_HSI_IsReady>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f1      	beq.n	80039d0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff fbc7 	bl	8003184 <LL_RCC_HSI_SetCalibTrimming>
 80039f6:	e013      	b.n	8003a20 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039f8:	f7ff fba3 	bl	8003142 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fc:	f7fe f9f0 	bl	8001de0 <HAL_GetTick>
 8003a00:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003a02:	e008      	b.n	8003a16 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a04:	f7fe f9ec 	bl	8001de0 <HAL_GetTick>
 8003a08:	4602      	mov	r2, r0
 8003a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a0c:	1ad3      	subs	r3, r2, r3
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d901      	bls.n	8003a16 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e233      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8003a16:	f7ff fba3 	bl	8003160 <LL_RCC_HSI_IsReady>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1f1      	bne.n	8003a04 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d106      	bne.n	8003a3a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 80a3 	beq.w	8003b80 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d076      	beq.n	8003b30 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0310 	and.w	r3, r3, #16
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d046      	beq.n	8003adc <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8003a4e:	f7ff fc5a 	bl	8003306 <LL_RCC_LSI1_IsReady>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d113      	bne.n	8003a80 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8003a58:	f7ff fc33 	bl	80032c2 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a5c:	f7fe f9c0 	bl	8001de0 <HAL_GetTick>
 8003a60:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003a64:	f7fe f9bc 	bl	8001de0 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e203      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8003a76:	f7ff fc46 	bl	8003306 <LL_RCC_LSI1_IsReady>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d0f1      	beq.n	8003a64 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8003a80:	f7ff fc53 	bl	800332a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a84:	f7fe f9ac 	bl	8001de0 <HAL_GetTick>
 8003a88:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8003a8a:	e008      	b.n	8003a9e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003a8c:	f7fe f9a8 	bl	8001de0 <HAL_GetTick>
 8003a90:	4602      	mov	r2, r0
 8003a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a94:	1ad3      	subs	r3, r2, r3
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e1ef      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8003a9e:	f7ff fc66 	bl	800336e <LL_RCC_LSI2_IsReady>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0f1      	beq.n	8003a8c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	699b      	ldr	r3, [r3, #24]
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7ff fc70 	bl	8003392 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8003ab2:	f7ff fc17 	bl	80032e4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab6:	f7fe f993 	bl	8001de0 <HAL_GetTick>
 8003aba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003abc:	e008      	b.n	8003ad0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003abe:	f7fe f98f 	bl	8001de0 <HAL_GetTick>
 8003ac2:	4602      	mov	r2, r0
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	1ad3      	subs	r3, r2, r3
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d901      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8003acc:	2303      	movs	r3, #3
 8003ace:	e1d6      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003ad0:	f7ff fc19 	bl	8003306 <LL_RCC_LSI1_IsReady>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d1f1      	bne.n	8003abe <HAL_RCC_OscConfig+0x31a>
 8003ada:	e051      	b.n	8003b80 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8003adc:	f7ff fbf1 	bl	80032c2 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae0:	f7fe f97e 	bl	8001de0 <HAL_GetTick>
 8003ae4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003ae6:	e00c      	b.n	8003b02 <HAL_RCC_OscConfig+0x35e>
 8003ae8:	20000008 	.word	0x20000008
 8003aec:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003af0:	f7fe f976 	bl	8001de0 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	2b02      	cmp	r3, #2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e1bd      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003b02:	f7ff fc00 	bl	8003306 <LL_RCC_LSI1_IsReady>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d0f1      	beq.n	8003af0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8003b0c:	f7ff fc1e 	bl	800334c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003b10:	e008      	b.n	8003b24 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003b12:	f7fe f965 	bl	8001de0 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e1ac      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003b24:	f7ff fc23 	bl	800336e <LL_RCC_LSI2_IsReady>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1f1      	bne.n	8003b12 <HAL_RCC_OscConfig+0x36e>
 8003b2e:	e027      	b.n	8003b80 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8003b30:	f7ff fc0c 	bl	800334c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b34:	f7fe f954 	bl	8001de0 <HAL_GetTick>
 8003b38:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003b3c:	f7fe f950 	bl	8001de0 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b03      	cmp	r3, #3
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e197      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8003b4e:	f7ff fc0e 	bl	800336e <LL_RCC_LSI2_IsReady>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1f1      	bne.n	8003b3c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8003b58:	f7ff fbc4 	bl	80032e4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5c:	f7fe f940 	bl	8001de0 <HAL_GetTick>
 8003b60:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003b62:	e008      	b.n	8003b76 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003b64:	f7fe f93c 	bl	8001de0 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	2b02      	cmp	r3, #2
 8003b70:	d901      	bls.n	8003b76 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e183      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8003b76:	f7ff fbc6 	bl	8003306 <LL_RCC_LSI1_IsReady>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d1f1      	bne.n	8003b64 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d05b      	beq.n	8003c44 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b8c:	4ba7      	ldr	r3, [pc, #668]	; (8003e2c <HAL_RCC_OscConfig+0x688>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d114      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003b98:	f7ff fa64 	bl	8003064 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b9c:	f7fe f920 	bl	8001de0 <HAL_GetTick>
 8003ba0:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ba2:	e008      	b.n	8003bb6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ba4:	f7fe f91c 	bl	8001de0 <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d901      	bls.n	8003bb6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e163      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bb6:	4b9d      	ldr	r3, [pc, #628]	; (8003e2c <HAL_RCC_OscConfig+0x688>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d0f0      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	689b      	ldr	r3, [r3, #8]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d102      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x42c>
 8003bca:	f7ff fb24 	bl	8003216 <LL_RCC_LSE_Enable>
 8003bce:	e00c      	b.n	8003bea <HAL_RCC_OscConfig+0x446>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	2b05      	cmp	r3, #5
 8003bd6:	d104      	bne.n	8003be2 <HAL_RCC_OscConfig+0x43e>
 8003bd8:	f7ff fb3f 	bl	800325a <LL_RCC_LSE_EnableBypass>
 8003bdc:	f7ff fb1b 	bl	8003216 <LL_RCC_LSE_Enable>
 8003be0:	e003      	b.n	8003bea <HAL_RCC_OscConfig+0x446>
 8003be2:	f7ff fb29 	bl	8003238 <LL_RCC_LSE_Disable>
 8003be6:	f7ff fb49 	bl	800327c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d014      	beq.n	8003c1c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf2:	f7fe f8f5 	bl	8001de0 <HAL_GetTick>
 8003bf6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003bf8:	e00a      	b.n	8003c10 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfa:	f7fe f8f1 	bl	8001de0 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d901      	bls.n	8003c10 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e136      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003c10:	f7ff fb45 	bl	800329e <LL_RCC_LSE_IsReady>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d0ef      	beq.n	8003bfa <HAL_RCC_OscConfig+0x456>
 8003c1a:	e013      	b.n	8003c44 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c1c:	f7fe f8e0 	bl	8001de0 <HAL_GetTick>
 8003c20:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003c22:	e00a      	b.n	8003c3a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c24:	f7fe f8dc 	bl	8001de0 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e121      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8003c3a:	f7ff fb30 	bl	800329e <LL_RCC_LSE_IsReady>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d1ef      	bne.n	8003c24 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d02c      	beq.n	8003caa <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d014      	beq.n	8003c82 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c58:	f7ff faa9 	bl	80031ae <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c5c:	f7fe f8c0 	bl	8001de0 <HAL_GetTick>
 8003c60:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c64:	f7fe f8bc 	bl	8001de0 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e103      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8003c76:	f7ff fabc 	bl	80031f2 <LL_RCC_HSI48_IsReady>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d0f1      	beq.n	8003c64 <HAL_RCC_OscConfig+0x4c0>
 8003c80:	e013      	b.n	8003caa <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c82:	f7ff faa5 	bl	80031d0 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c86:	f7fe f8ab 	bl	8001de0 <HAL_GetTick>
 8003c8a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003c8c:	e008      	b.n	8003ca0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c8e:	f7fe f8a7 	bl	8001de0 <HAL_GetTick>
 8003c92:	4602      	mov	r2, r0
 8003c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c96:	1ad3      	subs	r3, r2, r3
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	d901      	bls.n	8003ca0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8003c9c:	2303      	movs	r3, #3
 8003c9e:	e0ee      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8003ca0:	f7ff faa7 	bl	80031f2 <LL_RCC_HSI48_IsReady>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d1f1      	bne.n	8003c8e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	f000 80e4 	beq.w	8003e7c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cb4:	f7ff fc05 	bl	80034c2 <LL_RCC_GetSysClkSource>
 8003cb8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8003cba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	f040 80b4 	bne.w	8003e34 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f003 0203 	and.w	r2, r3, #3
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d123      	bne.n	8003d22 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d11c      	bne.n	8003d22 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	0a1b      	lsrs	r3, r3, #8
 8003cec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d114      	bne.n	8003d22 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003d02:	429a      	cmp	r2, r3
 8003d04:	d10d      	bne.n	8003d22 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d106      	bne.n	8003d22 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d05d      	beq.n	8003dde <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	2b0c      	cmp	r3, #12
 8003d26:	d058      	beq.n	8003dda <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003d28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e0a1      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003d3a:	f7ff fc85 	bl	8003648 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d3e:	f7fe f84f 	bl	8001de0 <HAL_GetTick>
 8003d42:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d44:	e008      	b.n	8003d58 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d46:	f7fe f84b 	bl	8001de0 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d901      	bls.n	8003d58 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	e092      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1ef      	bne.n	8003d46 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d6a:	68da      	ldr	r2, [r3, #12]
 8003d6c:	4b30      	ldr	r3, [pc, #192]	; (8003e30 <HAL_RCC_OscConfig+0x68c>)
 8003d6e:	4013      	ands	r3, r2
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d78:	4311      	orrs	r1, r2
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003d7e:	0212      	lsls	r2, r2, #8
 8003d80:	4311      	orrs	r1, r2
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003d86:	4311      	orrs	r1, r2
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003d8c:	4311      	orrs	r1, r2
 8003d8e:	687a      	ldr	r2, [r7, #4]
 8003d90:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003d92:	430a      	orrs	r2, r1
 8003d94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d9c:	f7ff fc45 	bl	800362a <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003daa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003db0:	f7fe f816 	bl	8001de0 <HAL_GetTick>
 8003db4:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db8:	f7fe f812 	bl	8001de0 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e059      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d0ef      	beq.n	8003db8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003dd8:	e050      	b.n	8003e7c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e04f      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d147      	bne.n	8003e7c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003dec:	f7ff fc1d 	bl	800362a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003df0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003dfa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dfe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003e00:	f7fd ffee 	bl	8001de0 <HAL_GetTick>
 8003e04:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e06:	e008      	b.n	8003e1a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e08:	f7fd ffea 	bl	8001de0 <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	2b02      	cmp	r3, #2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e031      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003e1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d0ef      	beq.n	8003e08 <HAL_RCC_OscConfig+0x664>
 8003e28:	e028      	b.n	8003e7c <HAL_RCC_OscConfig+0x6d8>
 8003e2a:	bf00      	nop
 8003e2c:	58000400 	.word	0x58000400
 8003e30:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	2b0c      	cmp	r3, #12
 8003e38:	d01e      	beq.n	8003e78 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e3a:	f7ff fc05 	bl	8003648 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3e:	f7fd ffcf 	bl	8001de0 <HAL_GetTick>
 8003e42:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e44:	e008      	b.n	8003e58 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e46:	f7fd ffcb 	bl	8001de0 <HAL_GetTick>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e4e:	1ad3      	subs	r3, r2, r3
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d901      	bls.n	8003e58 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8003e54:	2303      	movs	r3, #3
 8003e56:	e012      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1ef      	bne.n	8003e46 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8003e66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e6a:	68da      	ldr	r2, [r3, #12]
 8003e6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e70:	4b05      	ldr	r3, [pc, #20]	; (8003e88 <HAL_RCC_OscConfig+0x6e4>)
 8003e72:	4013      	ands	r3, r2
 8003e74:	60cb      	str	r3, [r1, #12]
 8003e76:	e001      	b.n	8003e7c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e000      	b.n	8003e7e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3734      	adds	r7, #52	; 0x34
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd90      	pop	{r4, r7, pc}
 8003e86:	bf00      	nop
 8003e88:	eefefffc 	.word	0xeefefffc

08003e8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e12d      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ea0:	4b98      	ldr	r3, [pc, #608]	; (8004104 <HAL_RCC_ClockConfig+0x278>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f003 0307 	and.w	r3, r3, #7
 8003ea8:	683a      	ldr	r2, [r7, #0]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d91b      	bls.n	8003ee6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eae:	4b95      	ldr	r3, [pc, #596]	; (8004104 <HAL_RCC_ClockConfig+0x278>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f023 0207 	bic.w	r2, r3, #7
 8003eb6:	4993      	ldr	r1, [pc, #588]	; (8004104 <HAL_RCC_ClockConfig+0x278>)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ebe:	f7fd ff8f 	bl	8001de0 <HAL_GetTick>
 8003ec2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec4:	e008      	b.n	8003ed8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003ec6:	f7fd ff8b 	bl	8001de0 <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	d901      	bls.n	8003ed8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e111      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ed8:	4b8a      	ldr	r3, [pc, #552]	; (8004104 <HAL_RCC_ClockConfig+0x278>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0307 	and.w	r3, r3, #7
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d1ef      	bne.n	8003ec6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d016      	beq.n	8003f20 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7ff faef 	bl	80034da <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003efc:	f7fd ff70 	bl	8001de0 <HAL_GetTick>
 8003f00:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003f04:	f7fd ff6c 	bl	8001de0 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e0f2      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003f16:	f7ff fbe9 	bl	80036ec <LL_RCC_IsActiveFlag_HPRE>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d0f1      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f003 0320 	and.w	r3, r3, #32
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d016      	beq.n	8003f5a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	695b      	ldr	r3, [r3, #20]
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff fae6 	bl	8003502 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003f36:	f7fd ff53 	bl	8001de0 <HAL_GetTick>
 8003f3a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003f3e:	f7fd ff4f 	bl	8001de0 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e0d5      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003f50:	f7ff fbde 	bl	8003710 <LL_RCC_IsActiveFlag_C2HPRE>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d0f1      	beq.n	8003f3e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d016      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7ff fadf 	bl	800352e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003f70:	f7fd ff36 	bl	8001de0 <HAL_GetTick>
 8003f74:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003f78:	f7fd ff32 	bl	8001de0 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e0b8      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003f8a:	f7ff fbd4 	bl	8003736 <LL_RCC_IsActiveFlag_SHDHPRE>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d0f1      	beq.n	8003f78 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d016      	beq.n	8003fce <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff fad9 	bl	800355c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003faa:	f7fd ff19 	bl	8001de0 <HAL_GetTick>
 8003fae:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003fb0:	e008      	b.n	8003fc4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003fb2:	f7fd ff15 	bl	8001de0 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d901      	bls.n	8003fc4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	e09b      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003fc4:	f7ff fbca 	bl	800375c <LL_RCC_IsActiveFlag_PPRE1>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d0f1      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d017      	beq.n	800400a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff facf 	bl	8003584 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003fe6:	f7fd fefb 	bl	8001de0 <HAL_GetTick>
 8003fea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003fec:	e008      	b.n	8004000 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003fee:	f7fd fef7 	bl	8001de0 <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d901      	bls.n	8004000 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e07d      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004000:	f7ff fbbe 	bl	8003780 <LL_RCC_IsActiveFlag_PPRE2>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0f1      	beq.n	8003fee <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	2b00      	cmp	r3, #0
 8004014:	d043      	beq.n	800409e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	2b02      	cmp	r3, #2
 800401c:	d106      	bne.n	800402c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800401e:	f7ff f86f 	bl	8003100 <LL_RCC_HSE_IsReady>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d11e      	bne.n	8004066 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e067      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	2b03      	cmp	r3, #3
 8004032:	d106      	bne.n	8004042 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004034:	f7ff fb17 	bl	8003666 <LL_RCC_PLL_IsReady>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d113      	bne.n	8004066 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e05c      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d106      	bne.n	8004058 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800404a:	f7ff f9d7 	bl	80033fc <LL_RCC_MSI_IsReady>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d108      	bne.n	8004066 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e051      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004058:	f7ff f882 	bl	8003160 <LL_RCC_HSI_IsReady>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e04a      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	4618      	mov	r0, r3
 800406c:	f7ff fa15 	bl	800349a <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004070:	f7fd feb6 	bl	8001de0 <HAL_GetTick>
 8004074:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004076:	e00a      	b.n	800408e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004078:	f7fd feb2 	bl	8001de0 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	f241 3288 	movw	r2, #5000	; 0x1388
 8004086:	4293      	cmp	r3, r2
 8004088:	d901      	bls.n	800408e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e036      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800408e:	f7ff fa18 	bl	80034c2 <LL_RCC_GetSysClkSource>
 8004092:	4602      	mov	r2, r0
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	429a      	cmp	r2, r3
 800409c:	d1ec      	bne.n	8004078 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800409e:	4b19      	ldr	r3, [pc, #100]	; (8004104 <HAL_RCC_ClockConfig+0x278>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0307 	and.w	r3, r3, #7
 80040a6:	683a      	ldr	r2, [r7, #0]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d21b      	bcs.n	80040e4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ac:	4b15      	ldr	r3, [pc, #84]	; (8004104 <HAL_RCC_ClockConfig+0x278>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f023 0207 	bic.w	r2, r3, #7
 80040b4:	4913      	ldr	r1, [pc, #76]	; (8004104 <HAL_RCC_ClockConfig+0x278>)
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040bc:	f7fd fe90 	bl	8001de0 <HAL_GetTick>
 80040c0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80040c4:	f7fd fe8c 	bl	8001de0 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e012      	b.n	80040fc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040d6:	4b0b      	ldr	r3, [pc, #44]	; (8004104 <HAL_RCC_ClockConfig+0x278>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	683a      	ldr	r2, [r7, #0]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d1ef      	bne.n	80040c4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80040e4:	f000 f87e 	bl	80041e4 <HAL_RCC_GetHCLKFreq>
 80040e8:	4603      	mov	r3, r0
 80040ea:	4a07      	ldr	r2, [pc, #28]	; (8004108 <HAL_RCC_ClockConfig+0x27c>)
 80040ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80040ee:	f7fd fe83 	bl	8001df8 <HAL_GetTickPrio>
 80040f2:	4603      	mov	r3, r0
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7fd fb11 	bl	800171c <HAL_InitTick>
 80040fa:	4603      	mov	r3, r0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3710      	adds	r7, #16
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	58004000 	.word	0x58004000
 8004108:	20000008 	.word	0x20000008

0800410c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800410c:	b590      	push	{r4, r7, lr}
 800410e:	b085      	sub	sp, #20
 8004110:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004112:	f7ff f9d6 	bl	80034c2 <LL_RCC_GetSysClkSource>
 8004116:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10a      	bne.n	8004134 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800411e:	f7ff f992 	bl	8003446 <LL_RCC_MSI_GetRange>
 8004122:	4603      	mov	r3, r0
 8004124:	091b      	lsrs	r3, r3, #4
 8004126:	f003 030f 	and.w	r3, r3, #15
 800412a:	4a2b      	ldr	r2, [pc, #172]	; (80041d8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800412c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004130:	60fb      	str	r3, [r7, #12]
 8004132:	e04b      	b.n	80041cc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b04      	cmp	r3, #4
 8004138:	d102      	bne.n	8004140 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800413a:	4b28      	ldr	r3, [pc, #160]	; (80041dc <HAL_RCC_GetSysClockFreq+0xd0>)
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	e045      	b.n	80041cc <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b08      	cmp	r3, #8
 8004144:	d10a      	bne.n	800415c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004146:	f7fe ffab 	bl	80030a0 <LL_RCC_HSE_IsEnabledDiv2>
 800414a:	4603      	mov	r3, r0
 800414c:	2b01      	cmp	r3, #1
 800414e:	d102      	bne.n	8004156 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004150:	4b22      	ldr	r3, [pc, #136]	; (80041dc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004152:	60fb      	str	r3, [r7, #12]
 8004154:	e03a      	b.n	80041cc <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004156:	4b22      	ldr	r3, [pc, #136]	; (80041e0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	e037      	b.n	80041cc <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800415c:	f7ff faba 	bl	80036d4 <LL_RCC_PLL_GetMainSource>
 8004160:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b02      	cmp	r3, #2
 8004166:	d003      	beq.n	8004170 <HAL_RCC_GetSysClockFreq+0x64>
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	2b03      	cmp	r3, #3
 800416c:	d003      	beq.n	8004176 <HAL_RCC_GetSysClockFreq+0x6a>
 800416e:	e00d      	b.n	800418c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004170:	4b1a      	ldr	r3, [pc, #104]	; (80041dc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004172:	60bb      	str	r3, [r7, #8]
        break;
 8004174:	e015      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004176:	f7fe ff93 	bl	80030a0 <LL_RCC_HSE_IsEnabledDiv2>
 800417a:	4603      	mov	r3, r0
 800417c:	2b01      	cmp	r3, #1
 800417e:	d102      	bne.n	8004186 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004180:	4b16      	ldr	r3, [pc, #88]	; (80041dc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004182:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004184:	e00d      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004186:	4b16      	ldr	r3, [pc, #88]	; (80041e0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004188:	60bb      	str	r3, [r7, #8]
        break;
 800418a:	e00a      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800418c:	f7ff f95b 	bl	8003446 <LL_RCC_MSI_GetRange>
 8004190:	4603      	mov	r3, r0
 8004192:	091b      	lsrs	r3, r3, #4
 8004194:	f003 030f 	and.w	r3, r3, #15
 8004198:	4a0f      	ldr	r2, [pc, #60]	; (80041d8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800419a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800419e:	60bb      	str	r3, [r7, #8]
        break;
 80041a0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80041a2:	f7ff fa72 	bl	800368a <LL_RCC_PLL_GetN>
 80041a6:	4602      	mov	r2, r0
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	fb03 f402 	mul.w	r4, r3, r2
 80041ae:	f7ff fa85 	bl	80036bc <LL_RCC_PLL_GetDivider>
 80041b2:	4603      	mov	r3, r0
 80041b4:	091b      	lsrs	r3, r3, #4
 80041b6:	3301      	adds	r3, #1
 80041b8:	fbb4 f4f3 	udiv	r4, r4, r3
 80041bc:	f7ff fa72 	bl	80036a4 <LL_RCC_PLL_GetR>
 80041c0:	4603      	mov	r3, r0
 80041c2:	0f5b      	lsrs	r3, r3, #29
 80041c4:	3301      	adds	r3, #1
 80041c6:	fbb4 f3f3 	udiv	r3, r4, r3
 80041ca:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80041cc:	68fb      	ldr	r3, [r7, #12]
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3714      	adds	r7, #20
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd90      	pop	{r4, r7, pc}
 80041d6:	bf00      	nop
 80041d8:	080089c0 	.word	0x080089c0
 80041dc:	00f42400 	.word	0x00f42400
 80041e0:	01e84800 	.word	0x01e84800

080041e4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041e4:	b598      	push	{r3, r4, r7, lr}
 80041e6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80041e8:	f7ff ff90 	bl	800410c <HAL_RCC_GetSysClockFreq>
 80041ec:	4604      	mov	r4, r0
 80041ee:	f7ff f9dd 	bl	80035ac <LL_RCC_GetAHBPrescaler>
 80041f2:	4603      	mov	r3, r0
 80041f4:	091b      	lsrs	r3, r3, #4
 80041f6:	f003 030f 	and.w	r3, r3, #15
 80041fa:	4a03      	ldr	r2, [pc, #12]	; (8004208 <HAL_RCC_GetHCLKFreq+0x24>)
 80041fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004200:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004204:	4618      	mov	r0, r3
 8004206:	bd98      	pop	{r3, r4, r7, pc}
 8004208:	08008960 	.word	0x08008960

0800420c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800420c:	b598      	push	{r3, r4, r7, lr}
 800420e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004210:	f7ff ffe8 	bl	80041e4 <HAL_RCC_GetHCLKFreq>
 8004214:	4604      	mov	r4, r0
 8004216:	f7ff f9f0 	bl	80035fa <LL_RCC_GetAPB1Prescaler>
 800421a:	4603      	mov	r3, r0
 800421c:	0a1b      	lsrs	r3, r3, #8
 800421e:	f003 0307 	and.w	r3, r3, #7
 8004222:	4a04      	ldr	r2, [pc, #16]	; (8004234 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004224:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004228:	f003 031f 	and.w	r3, r3, #31
 800422c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004230:	4618      	mov	r0, r3
 8004232:	bd98      	pop	{r3, r4, r7, pc}
 8004234:	080089a0 	.word	0x080089a0

08004238 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004238:	b598      	push	{r3, r4, r7, lr}
 800423a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800423c:	f7ff ffd2 	bl	80041e4 <HAL_RCC_GetHCLKFreq>
 8004240:	4604      	mov	r4, r0
 8004242:	f7ff f9e6 	bl	8003612 <LL_RCC_GetAPB2Prescaler>
 8004246:	4603      	mov	r3, r0
 8004248:	0adb      	lsrs	r3, r3, #11
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	4a04      	ldr	r2, [pc, #16]	; (8004260 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004254:	f003 031f 	and.w	r3, r3, #31
 8004258:	fa24 f303 	lsr.w	r3, r4, r3
}
 800425c:	4618      	mov	r0, r3
 800425e:	bd98      	pop	{r3, r4, r7, pc}
 8004260:	080089a0 	.word	0x080089a0

08004264 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	226f      	movs	r2, #111	; 0x6f
 8004272:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8004274:	f7ff f925 	bl	80034c2 <LL_RCC_GetSysClkSource>
 8004278:	4602      	mov	r2, r0
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800427e:	f7ff f995 	bl	80035ac <LL_RCC_GetAHBPrescaler>
 8004282:	4602      	mov	r2, r0
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8004288:	f7ff f9b7 	bl	80035fa <LL_RCC_GetAPB1Prescaler>
 800428c:	4602      	mov	r2, r0
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8004292:	f7ff f9be 	bl	8003612 <LL_RCC_GetAPB2Prescaler>
 8004296:	4602      	mov	r2, r0
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 800429c:	f7ff f992 	bl	80035c4 <LL_C2_RCC_GetAHBPrescaler>
 80042a0:	4602      	mov	r2, r0
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 80042a6:	f7ff f99a 	bl	80035de <LL_RCC_GetAHB4Prescaler>
 80042aa:	4602      	mov	r2, r0
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80042b0:	4b04      	ldr	r3, [pc, #16]	; (80042c4 <HAL_RCC_GetClockConfig+0x60>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0207 	and.w	r2, r3, #7
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	601a      	str	r2, [r3, #0]
}
 80042bc:	bf00      	nop
 80042be:	3708      	adds	r7, #8
 80042c0:	46bd      	mov	sp, r7
 80042c2:	bd80      	pop	{r7, pc}
 80042c4:	58004000 	.word	0x58004000

080042c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80042c8:	b590      	push	{r4, r7, lr}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2bb0      	cmp	r3, #176	; 0xb0
 80042d4:	d903      	bls.n	80042de <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80042d6:	4b15      	ldr	r3, [pc, #84]	; (800432c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80042d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042da:	60fb      	str	r3, [r7, #12]
 80042dc:	e007      	b.n	80042ee <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	091b      	lsrs	r3, r3, #4
 80042e2:	f003 030f 	and.w	r3, r3, #15
 80042e6:	4a11      	ldr	r2, [pc, #68]	; (800432c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80042e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042ec:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80042ee:	f7ff f976 	bl	80035de <LL_RCC_GetAHB4Prescaler>
 80042f2:	4603      	mov	r3, r0
 80042f4:	091b      	lsrs	r3, r3, #4
 80042f6:	f003 030f 	and.w	r3, r3, #15
 80042fa:	4a0d      	ldr	r2, [pc, #52]	; (8004330 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80042fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	fbb2 f3f3 	udiv	r3, r2, r3
 8004306:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	4a0a      	ldr	r2, [pc, #40]	; (8004334 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800430c:	fba2 2303 	umull	r2, r3, r2, r3
 8004310:	0c9c      	lsrs	r4, r3, #18
 8004312:	f7fe feb7 	bl	8003084 <HAL_PWREx_GetVoltageRange>
 8004316:	4603      	mov	r3, r0
 8004318:	4619      	mov	r1, r3
 800431a:	4620      	mov	r0, r4
 800431c:	f000 f80c 	bl	8004338 <RCC_SetFlashLatency>
 8004320:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8004322:	4618      	mov	r0, r3
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	bd90      	pop	{r4, r7, pc}
 800432a:	bf00      	nop
 800432c:	080089c0 	.word	0x080089c0
 8004330:	08008960 	.word	0x08008960
 8004334:	431bde83 	.word	0x431bde83

08004338 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004338:	b590      	push	{r4, r7, lr}
 800433a:	b093      	sub	sp, #76	; 0x4c
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004342:	4b37      	ldr	r3, [pc, #220]	; (8004420 <RCC_SetFlashLatency+0xe8>)
 8004344:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8004348:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800434a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800434e:	4a35      	ldr	r2, [pc, #212]	; (8004424 <RCC_SetFlashLatency+0xec>)
 8004350:	f107 031c 	add.w	r3, r7, #28
 8004354:	ca07      	ldmia	r2, {r0, r1, r2}
 8004356:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800435a:	4b33      	ldr	r3, [pc, #204]	; (8004428 <RCC_SetFlashLatency+0xf0>)
 800435c:	f107 040c 	add.w	r4, r7, #12
 8004360:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004362:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004366:	2300      	movs	r3, #0
 8004368:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004370:	d11a      	bne.n	80043a8 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004372:	2300      	movs	r3, #0
 8004374:	643b      	str	r3, [r7, #64]	; 0x40
 8004376:	e013      	b.n	80043a0 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	3348      	adds	r3, #72	; 0x48
 800437e:	443b      	add	r3, r7
 8004380:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	429a      	cmp	r2, r3
 8004388:	d807      	bhi.n	800439a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800438a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	3348      	adds	r3, #72	; 0x48
 8004390:	443b      	add	r3, r7
 8004392:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004396:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004398:	e020      	b.n	80043dc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800439a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800439c:	3301      	adds	r3, #1
 800439e:	643b      	str	r3, [r7, #64]	; 0x40
 80043a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043a2:	2b03      	cmp	r3, #3
 80043a4:	d9e8      	bls.n	8004378 <RCC_SetFlashLatency+0x40>
 80043a6:	e019      	b.n	80043dc <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80043a8:	2300      	movs	r3, #0
 80043aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043ac:	e013      	b.n	80043d6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80043ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	3348      	adds	r3, #72	; 0x48
 80043b4:	443b      	add	r3, r7
 80043b6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d807      	bhi.n	80043d0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80043c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	3348      	adds	r3, #72	; 0x48
 80043c6:	443b      	add	r3, r7
 80043c8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80043cc:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 80043ce:	e005      	b.n	80043dc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80043d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043d2:	3301      	adds	r3, #1
 80043d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d9e8      	bls.n	80043ae <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 80043dc:	4b13      	ldr	r3, [pc, #76]	; (800442c <RCC_SetFlashLatency+0xf4>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f023 0207 	bic.w	r2, r3, #7
 80043e4:	4911      	ldr	r1, [pc, #68]	; (800442c <RCC_SetFlashLatency+0xf4>)
 80043e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043e8:	4313      	orrs	r3, r2
 80043ea:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80043ec:	f7fd fcf8 	bl	8001de0 <HAL_GetTick>
 80043f0:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80043f2:	e008      	b.n	8004406 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80043f4:	f7fd fcf4 	bl	8001de0 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d901      	bls.n	8004406 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e007      	b.n	8004416 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004406:	4b09      	ldr	r3, [pc, #36]	; (800442c <RCC_SetFlashLatency+0xf4>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0307 	and.w	r3, r3, #7
 800440e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004410:	429a      	cmp	r2, r3
 8004412:	d1ef      	bne.n	80043f4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	374c      	adds	r7, #76	; 0x4c
 800441a:	46bd      	mov	sp, r7
 800441c:	bd90      	pop	{r4, r7, pc}
 800441e:	bf00      	nop
 8004420:	08008934 	.word	0x08008934
 8004424:	08008944 	.word	0x08008944
 8004428:	08008950 	.word	0x08008950
 800442c:	58004000 	.word	0x58004000

08004430 <LL_RCC_LSE_IsEnabled>:
{
 8004430:	b480      	push	{r7}
 8004432:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004434:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800443c:	f003 0301 	and.w	r3, r3, #1
 8004440:	2b01      	cmp	r3, #1
 8004442:	d101      	bne.n	8004448 <LL_RCC_LSE_IsEnabled+0x18>
 8004444:	2301      	movs	r3, #1
 8004446:	e000      	b.n	800444a <LL_RCC_LSE_IsEnabled+0x1a>
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <LL_RCC_LSE_IsReady>:
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004458:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800445c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b02      	cmp	r3, #2
 8004466:	d101      	bne.n	800446c <LL_RCC_LSE_IsReady+0x18>
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <LL_RCC_LSE_IsReady+0x1a>
 800446c:	2300      	movs	r3, #0
}
 800446e:	4618      	mov	r0, r3
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <LL_RCC_MSI_EnablePLLMode>:
{
 8004478:	b480      	push	{r7}
 800447a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 800447c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004486:	f043 0304 	orr.w	r3, r3, #4
 800448a:	6013      	str	r3, [r2, #0]
}
 800448c:	bf00      	nop
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <LL_RCC_SetRFWKPClockSource>:
{
 8004496:	b480      	push	{r7}
 8004498:	b083      	sub	sp, #12
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800449e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80044aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr

080044c2 <LL_RCC_SetSMPSClockSource>:
{
 80044c2:	b480      	push	{r7}
 80044c4:	b083      	sub	sp, #12
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80044ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	f023 0203 	bic.w	r2, r3, #3
 80044d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4313      	orrs	r3, r2
 80044dc:	624b      	str	r3, [r1, #36]	; 0x24
}
 80044de:	bf00      	nop
 80044e0:	370c      	adds	r7, #12
 80044e2:	46bd      	mov	sp, r7
 80044e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e8:	4770      	bx	lr

080044ea <LL_RCC_SetSMPSPrescaler>:
{
 80044ea:	b480      	push	{r7}
 80044ec:	b083      	sub	sp, #12
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80044f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80044f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80044fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4313      	orrs	r3, r2
 8004504:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004506:	bf00      	nop
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr

08004512 <LL_RCC_SetUSARTClockSource>:
{
 8004512:	b480      	push	{r7}
 8004514:	b083      	sub	sp, #12
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800451a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800451e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004522:	f023 0203 	bic.w	r2, r3, #3
 8004526:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4313      	orrs	r3, r2
 800452e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <LL_RCC_SetLPUARTClockSource>:
{
 800453e:	b480      	push	{r7}
 8004540:	b083      	sub	sp, #12
 8004542:	af00      	add	r7, sp, #0
 8004544:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004546:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004552:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4313      	orrs	r3, r2
 800455a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <LL_RCC_SetI2CClockSource>:
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004572:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004576:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	091b      	lsrs	r3, r3, #4
 800457e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004582:	43db      	mvns	r3, r3
 8004584:	401a      	ands	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800458e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004592:	4313      	orrs	r3, r2
 8004594:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <LL_RCC_SetLPTIMClockSource>:
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80045ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045b0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	0c1b      	lsrs	r3, r3, #16
 80045b8:	041b      	lsls	r3, r3, #16
 80045ba:	43db      	mvns	r3, r3
 80045bc:	401a      	ands	r2, r3
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	041b      	lsls	r3, r3, #16
 80045c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80045c6:	4313      	orrs	r3, r2
 80045c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <LL_RCC_SetSAIClockSource>:
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80045e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80045ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <LL_RCC_SetRNGClockSource>:
{
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800460c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004614:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004618:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4313      	orrs	r3, r2
 8004620:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <LL_RCC_SetCLK48ClockSource>:
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8004638:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800463c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004640:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004644:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4313      	orrs	r3, r2
 800464c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004650:	bf00      	nop
 8004652:	370c      	adds	r7, #12
 8004654:	46bd      	mov	sp, r7
 8004656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465a:	4770      	bx	lr

0800465c <LL_RCC_SetUSBClockSource>:
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f7ff ffe3 	bl	8004630 <LL_RCC_SetCLK48ClockSource>
}
 800466a:	bf00      	nop
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <LL_RCC_SetADCClockSource>:
{
 8004672:	b480      	push	{r7}
 8004674:	b083      	sub	sp, #12
 8004676:	af00      	add	r7, sp, #0
 8004678:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800467a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800467e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004682:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004686:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4313      	orrs	r3, r2
 800468e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <LL_RCC_SetRTCClockSource>:
{
 800469e:	b480      	push	{r7}
 80046a0:	b083      	sub	sp, #12
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80046a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046b2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80046be:	bf00      	nop
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr

080046ca <LL_RCC_GetRTCClockSource>:
{
 80046ca:	b480      	push	{r7}
 80046cc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80046ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80046da:	4618      	mov	r0, r3
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <LL_RCC_ForceBackupDomainReset>:
{
 80046e4:	b480      	push	{r7}
 80046e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80046e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80046f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80046fc:	bf00      	nop
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <LL_RCC_ReleaseBackupDomainReset>:
{
 8004706:	b480      	push	{r7}
 8004708:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800470a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800470e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004712:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004716:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800471a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800471e:	bf00      	nop
 8004720:	46bd      	mov	sp, r7
 8004722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004726:	4770      	bx	lr

08004728 <LL_RCC_PLLSAI1_Enable>:
{
 8004728:	b480      	push	{r7}
 800472a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800472c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004736:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800473a:	6013      	str	r3, [r2, #0]
}
 800473c:	bf00      	nop
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr

08004746 <LL_RCC_PLLSAI1_Disable>:
{
 8004746:	b480      	push	{r7}
 8004748:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800474a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004754:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004758:	6013      	str	r3, [r2, #0]
}
 800475a:	bf00      	nop
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr

08004764 <LL_RCC_PLLSAI1_IsReady>:
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8004768:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004772:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004776:	d101      	bne.n	800477c <LL_RCC_PLLSAI1_IsReady+0x18>
 8004778:	2301      	movs	r3, #1
 800477a:	e000      	b.n	800477e <LL_RCC_PLLSAI1_IsReady+0x1a>
 800477c:	2300      	movs	r3, #0
}
 800477e:	4618      	mov	r0, r3
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b088      	sub	sp, #32
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004790:	2300      	movs	r3, #0
 8004792:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004794:	2300      	movs	r3, #0
 8004796:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d034      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047a8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80047ac:	d021      	beq.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80047ae:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80047b2:	d81b      	bhi.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80047b4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80047b8:	d01d      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80047ba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80047be:	d815      	bhi.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x64>
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d00b      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x54>
 80047c4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80047c8:	d110      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80047ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047d8:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 80047da:	e00d      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	3304      	adds	r3, #4
 80047e0:	4618      	mov	r0, r3
 80047e2:	f000 f94d 	bl	8004a80 <RCCEx_PLLSAI1_ConfigNP>
 80047e6:	4603      	mov	r3, r0
 80047e8:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 80047ea:	e005      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	77fb      	strb	r3, [r7, #31]
        break;
 80047f0:	e002      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80047f2:	bf00      	nop
 80047f4:	e000      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80047f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047f8:	7ffb      	ldrb	r3, [r7, #31]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d105      	bne.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004802:	4618      	mov	r0, r3
 8004804:	f7ff fee8 	bl	80045d8 <LL_RCC_SetSAIClockSource>
 8004808:	e001      	b.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800480a:	7ffb      	ldrb	r3, [r7, #31]
 800480c:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004816:	2b00      	cmp	r3, #0
 8004818:	d046      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800481a:	f7ff ff56 	bl	80046ca <LL_RCC_GetRTCClockSource>
 800481e:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	429a      	cmp	r2, r3
 8004828:	d03c      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800482a:	f7fe fc1b 	bl	8003064 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800482e:	69bb      	ldr	r3, [r7, #24]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d105      	bne.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004838:	4618      	mov	r0, r3
 800483a:	f7ff ff30 	bl	800469e <LL_RCC_SetRTCClockSource>
 800483e:	e02e      	b.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004840:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004844:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004848:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800484a:	f7ff ff4b 	bl	80046e4 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800484e:	f7ff ff5a 	bl	8004706 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485c:	4313      	orrs	r3, r2
 800485e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8004860:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800486a:	f7ff fde1 	bl	8004430 <LL_RCC_LSE_IsEnabled>
 800486e:	4603      	mov	r3, r0
 8004870:	2b01      	cmp	r3, #1
 8004872:	d114      	bne.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004874:	f7fd fab4 	bl	8001de0 <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800487a:	e00b      	b.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800487c:	f7fd fab0 	bl	8001de0 <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	f241 3288 	movw	r2, #5000	; 0x1388
 800488a:	4293      	cmp	r3, r2
 800488c:	d902      	bls.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800488e:	2303      	movs	r3, #3
 8004890:	77fb      	strb	r3, [r7, #31]
              break;
 8004892:	e004      	b.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8004894:	f7ff fdde 	bl	8004454 <LL_RCC_LSE_IsReady>
 8004898:	4603      	mov	r3, r0
 800489a:	2b01      	cmp	r3, #1
 800489c:	d1ee      	bne.n	800487c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800489e:	7ffb      	ldrb	r3, [r7, #31]
 80048a0:	77bb      	strb	r3, [r7, #30]
 80048a2:	e001      	b.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a4:	7ffb      	ldrb	r3, [r7, #31]
 80048a6:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f003 0301 	and.w	r3, r3, #1
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d004      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff fe2a 	bl	8004512 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0302 	and.w	r3, r3, #2
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d004      	beq.n	80048d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	69db      	ldr	r3, [r3, #28]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff fe35 	bl	800453e <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f003 0310 	and.w	r3, r3, #16
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d004      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e4:	4618      	mov	r0, r3
 80048e6:	f7ff fe5d 	bl	80045a4 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0320 	and.w	r3, r3, #32
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d004      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7ff fe52 	bl	80045a4 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0304 	and.w	r3, r3, #4
 8004908:	2b00      	cmp	r3, #0
 800490a:	d004      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6a1b      	ldr	r3, [r3, #32]
 8004910:	4618      	mov	r0, r3
 8004912:	f7ff fe2a 	bl	800456a <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f003 0308 	and.w	r3, r3, #8
 800491e:	2b00      	cmp	r3, #0
 8004920:	d004      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff fe1f 	bl	800456a <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004934:	2b00      	cmp	r3, #0
 8004936:	d022      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff fe8d 	bl	800465c <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004946:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800494a:	d107      	bne.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800494c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004956:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800495a:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004960:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004964:	d10b      	bne.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	3304      	adds	r3, #4
 800496a:	4618      	mov	r0, r3
 800496c:	f000 f8e3 	bl	8004b36 <RCCEx_PLLSAI1_ConfigNQ>
 8004970:	4603      	mov	r3, r0
 8004972:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004974:	7ffb      	ldrb	r3, [r7, #31]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800497a:	7ffb      	ldrb	r3, [r7, #31]
 800497c:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004986:	2b00      	cmp	r3, #0
 8004988:	d02b      	beq.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004992:	d008      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004998:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800499c:	d003      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d105      	bne.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049aa:	4618      	mov	r0, r3
 80049ac:	f7ff fe2a 	bl	8004604 <LL_RCC_SetRNGClockSource>
 80049b0:	e00a      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	2000      	movs	r0, #0
 80049be:	f7ff fe21 	bl	8004604 <LL_RCC_SetRNGClockSource>
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f7ff fe34 	bl	8004630 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049cc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80049d0:	d107      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80049d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80049dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80049e0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d022      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff fe3d 	bl	8004672 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a00:	d107      	bne.n	8004a12 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004a02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a10:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a1a:	d10b      	bne.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	3304      	adds	r3, #4
 8004a20:	4618      	mov	r0, r3
 8004a22:	f000 f8e3 	bl	8004bec <RCCEx_PLLSAI1_ConfigNR>
 8004a26:	4603      	mov	r3, r0
 8004a28:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004a2a:	7ffb      	ldrb	r3, [r7, #31]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8004a30:	7ffb      	ldrb	r3, [r7, #31]
 8004a32:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d004      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a44:	4618      	mov	r0, r3
 8004a46:	f7ff fd26 	bl	8004496 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d009      	beq.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7ff fd45 	bl	80044ea <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004a64:	4618      	mov	r0, r3
 8004a66:	f7ff fd2c 	bl	80044c2 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8004a6a:	7fbb      	ldrb	r3, [r7, #30]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3720      	adds	r7, #32
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}

08004a74 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8004a78:	f7ff fcfe 	bl	8004478 <LL_RCC_MSI_EnablePLLMode>
}
 8004a7c:	bf00      	nop
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004a8c:	f7ff fe5b 	bl	8004746 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004a90:	f7fd f9a6 	bl	8001de0 <HAL_GetTick>
 8004a94:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004a96:	e009      	b.n	8004aac <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a98:	f7fd f9a2 	bl	8001de0 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d902      	bls.n	8004aac <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	73fb      	strb	r3, [r7, #15]
      break;
 8004aaa:	e004      	b.n	8004ab6 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004aac:	f7ff fe5a 	bl	8004764 <LL_RCC_PLLSAI1_IsReady>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d1f0      	bne.n	8004a98 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8004ab6:	7bfb      	ldrb	r3, [r7, #15]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d137      	bne.n	8004b2c <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004abc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	021b      	lsls	r3, r3, #8
 8004acc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8004ad4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004aea:	f7ff fe1d 	bl	8004728 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aee:	f7fd f977 	bl	8001de0 <HAL_GetTick>
 8004af2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004af4:	e009      	b.n	8004b0a <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004af6:	f7fd f973 	bl	8001de0 <HAL_GetTick>
 8004afa:	4602      	mov	r2, r0
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	1ad3      	subs	r3, r2, r3
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d902      	bls.n	8004b0a <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8004b04:	2303      	movs	r3, #3
 8004b06:	73fb      	strb	r3, [r7, #15]
        break;
 8004b08:	e004      	b.n	8004b14 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004b0a:	f7ff fe2b 	bl	8004764 <LL_RCC_PLLSAI1_IsReady>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d1f0      	bne.n	8004af6 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8004b14:	7bfb      	ldrb	r3, [r7, #15]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d108      	bne.n	8004b2c <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004b1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b1e:	691a      	ldr	r2, [r3, #16]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	691b      	ldr	r3, [r3, #16]
 8004b24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}

08004b36 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b084      	sub	sp, #16
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004b42:	f7ff fe00 	bl	8004746 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004b46:	f7fd f94b 	bl	8001de0 <HAL_GetTick>
 8004b4a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004b4c:	e009      	b.n	8004b62 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b4e:	f7fd f947 	bl	8001de0 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b02      	cmp	r3, #2
 8004b5a:	d902      	bls.n	8004b62 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b60:	e004      	b.n	8004b6c <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004b62:	f7ff fdff 	bl	8004764 <LL_RCC_PLLSAI1_IsReady>
 8004b66:	4603      	mov	r3, r0
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1f0      	bne.n	8004b4e <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8004b6c:	7bfb      	ldrb	r3, [r7, #15]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d137      	bne.n	8004be2 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004b72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	021b      	lsls	r3, r3, #8
 8004b82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b86:	4313      	orrs	r3, r2
 8004b88:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8004b8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004ba0:	f7ff fdc2 	bl	8004728 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ba4:	f7fd f91c 	bl	8001de0 <HAL_GetTick>
 8004ba8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004baa:	e009      	b.n	8004bc0 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bac:	f7fd f918 	bl	8001de0 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	68bb      	ldr	r3, [r7, #8]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b02      	cmp	r3, #2
 8004bb8:	d902      	bls.n	8004bc0 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	73fb      	strb	r3, [r7, #15]
        break;
 8004bbe:	e004      	b.n	8004bca <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004bc0:	f7ff fdd0 	bl	8004764 <LL_RCC_PLLSAI1_IsReady>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d1f0      	bne.n	8004bac <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d108      	bne.n	8004be2 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004bd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bd4:	691a      	ldr	r2, [r3, #16]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004bde:	4313      	orrs	r3, r2
 8004be0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3710      	adds	r7, #16
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004bf8:	f7ff fda5 	bl	8004746 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004bfc:	f7fd f8f0 	bl	8001de0 <HAL_GetTick>
 8004c00:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004c02:	e009      	b.n	8004c18 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c04:	f7fd f8ec 	bl	8001de0 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d902      	bls.n	8004c18 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	73fb      	strb	r3, [r7, #15]
      break;
 8004c16:	e004      	b.n	8004c22 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004c18:	f7ff fda4 	bl	8004764 <LL_RCC_PLLSAI1_IsReady>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1f0      	bne.n	8004c04 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d137      	bne.n	8004c98 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004c28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	021b      	lsls	r3, r3, #8
 8004c38:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8004c40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c52:	4313      	orrs	r3, r2
 8004c54:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004c56:	f7ff fd67 	bl	8004728 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c5a:	f7fd f8c1 	bl	8001de0 <HAL_GetTick>
 8004c5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004c60:	e009      	b.n	8004c76 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004c62:	f7fd f8bd 	bl	8001de0 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d902      	bls.n	8004c76 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	73fb      	strb	r3, [r7, #15]
        break;
 8004c74:	e004      	b.n	8004c80 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004c76:	f7ff fd75 	bl	8004764 <LL_RCC_PLLSAI1_IsReady>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d1f0      	bne.n	8004c62 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8004c80:	7bfb      	ldrb	r3, [r7, #15]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d108      	bne.n	8004c98 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004c86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004c94:	4313      	orrs	r3, r2
 8004c96:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b082      	sub	sp, #8
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d101      	bne.n	8004cb4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e049      	b.n	8004d48 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d106      	bne.n	8004cce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f841 	bl	8004d50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	3304      	adds	r3, #4
 8004cde:	4619      	mov	r1, r3
 8004ce0:	4610      	mov	r0, r2
 8004ce2:	f000 f9d5 	bl	8005090 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2201      	movs	r2, #1
 8004cea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2201      	movs	r2, #1
 8004d12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2201      	movs	r2, #1
 8004d2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2201      	movs	r2, #1
 8004d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3708      	adds	r7, #8
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b085      	sub	sp, #20
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d001      	beq.n	8004d7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e036      	b.n	8004dea <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68da      	ldr	r2, [r3, #12]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f042 0201 	orr.w	r2, r2, #1
 8004d92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a17      	ldr	r2, [pc, #92]	; (8004df8 <HAL_TIM_Base_Start_IT+0x94>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d004      	beq.n	8004da8 <HAL_TIM_Base_Start_IT+0x44>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004da6:	d115      	bne.n	8004dd4 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	4b13      	ldr	r3, [pc, #76]	; (8004dfc <HAL_TIM_Base_Start_IT+0x98>)
 8004db0:	4013      	ands	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2b06      	cmp	r3, #6
 8004db8:	d015      	beq.n	8004de6 <HAL_TIM_Base_Start_IT+0x82>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dc0:	d011      	beq.n	8004de6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f042 0201 	orr.w	r2, r2, #1
 8004dd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd2:	e008      	b.n	8004de6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f042 0201 	orr.w	r2, r2, #1
 8004de2:	601a      	str	r2, [r3, #0]
 8004de4:	e000      	b.n	8004de8 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004de6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004de8:	2300      	movs	r3, #0
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3714      	adds	r7, #20
 8004dee:	46bd      	mov	sp, r7
 8004df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df4:	4770      	bx	lr
 8004df6:	bf00      	nop
 8004df8:	40012c00 	.word	0x40012c00
 8004dfc:	00010007 	.word	0x00010007

08004e00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b082      	sub	sp, #8
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d122      	bne.n	8004e5c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	f003 0302 	and.w	r3, r3, #2
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	d11b      	bne.n	8004e5c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f06f 0202 	mvn.w	r2, #2
 8004e2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	699b      	ldr	r3, [r3, #24]
 8004e3a:	f003 0303 	and.w	r3, r3, #3
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d003      	beq.n	8004e4a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f000 f905 	bl	8005052 <HAL_TIM_IC_CaptureCallback>
 8004e48:	e005      	b.n	8004e56 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 f8f7 	bl	800503e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f000 f908 	bl	8005066 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	691b      	ldr	r3, [r3, #16]
 8004e62:	f003 0304 	and.w	r3, r3, #4
 8004e66:	2b04      	cmp	r3, #4
 8004e68:	d122      	bne.n	8004eb0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f003 0304 	and.w	r3, r3, #4
 8004e74:	2b04      	cmp	r3, #4
 8004e76:	d11b      	bne.n	8004eb0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f06f 0204 	mvn.w	r2, #4
 8004e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2202      	movs	r2, #2
 8004e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 f8db 	bl	8005052 <HAL_TIM_IC_CaptureCallback>
 8004e9c:	e005      	b.n	8004eaa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 f8cd 	bl	800503e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f000 f8de 	bl	8005066 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2200      	movs	r2, #0
 8004eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	691b      	ldr	r3, [r3, #16]
 8004eb6:	f003 0308 	and.w	r3, r3, #8
 8004eba:	2b08      	cmp	r3, #8
 8004ebc:	d122      	bne.n	8004f04 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	f003 0308 	and.w	r3, r3, #8
 8004ec8:	2b08      	cmp	r3, #8
 8004eca:	d11b      	bne.n	8004f04 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f06f 0208 	mvn.w	r2, #8
 8004ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2204      	movs	r2, #4
 8004eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	69db      	ldr	r3, [r3, #28]
 8004ee2:	f003 0303 	and.w	r3, r3, #3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d003      	beq.n	8004ef2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 f8b1 	bl	8005052 <HAL_TIM_IC_CaptureCallback>
 8004ef0:	e005      	b.n	8004efe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f8a3 	bl	800503e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 f8b4 	bl	8005066 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	f003 0310 	and.w	r3, r3, #16
 8004f0e:	2b10      	cmp	r3, #16
 8004f10:	d122      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	f003 0310 	and.w	r3, r3, #16
 8004f1c:	2b10      	cmp	r3, #16
 8004f1e:	d11b      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f06f 0210 	mvn.w	r2, #16
 8004f28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2208      	movs	r2, #8
 8004f2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d003      	beq.n	8004f46 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f000 f887 	bl	8005052 <HAL_TIM_IC_CaptureCallback>
 8004f44:	e005      	b.n	8004f52 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 f879 	bl	800503e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f000 f88a 	bl	8005066 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2200      	movs	r2, #0
 8004f56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d10e      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d107      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f06f 0201 	mvn.w	r2, #1
 8004f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7fc f9ec 	bl	800135c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f8e:	2b80      	cmp	r3, #128	; 0x80
 8004f90:	d10e      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f9c:	2b80      	cmp	r3, #128	; 0x80
 8004f9e:	d107      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 f8de 	bl	800516c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fbe:	d10e      	bne.n	8004fde <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fca:	2b80      	cmp	r3, #128	; 0x80
 8004fcc:	d107      	bne.n	8004fde <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004fd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 f8d1 	bl	8005180 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	691b      	ldr	r3, [r3, #16]
 8004fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fe8:	2b40      	cmp	r3, #64	; 0x40
 8004fea:	d10e      	bne.n	800500a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68db      	ldr	r3, [r3, #12]
 8004ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ff6:	2b40      	cmp	r3, #64	; 0x40
 8004ff8:	d107      	bne.n	800500a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 f838 	bl	800507a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	691b      	ldr	r3, [r3, #16]
 8005010:	f003 0320 	and.w	r3, r3, #32
 8005014:	2b20      	cmp	r3, #32
 8005016:	d10e      	bne.n	8005036 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	f003 0320 	and.w	r3, r3, #32
 8005022:	2b20      	cmp	r3, #32
 8005024:	d107      	bne.n	8005036 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f06f 0220 	mvn.w	r2, #32
 800502e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 f891 	bl	8005158 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005036:	bf00      	nop
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}

0800503e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800503e:	b480      	push	{r7}
 8005040:	b083      	sub	sp, #12
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800505a:	bf00      	nop
 800505c:	370c      	adds	r7, #12
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr

08005066 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005066:	b480      	push	{r7}
 8005068:	b083      	sub	sp, #12
 800506a:	af00      	add	r7, sp, #0
 800506c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800506e:	bf00      	nop
 8005070:	370c      	adds	r7, #12
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr

0800507a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800507a:	b480      	push	{r7}
 800507c:	b083      	sub	sp, #12
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005082:	bf00      	nop
 8005084:	370c      	adds	r7, #12
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
	...

08005090 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005090:	b480      	push	{r7}
 8005092:	b085      	sub	sp, #20
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a2a      	ldr	r2, [pc, #168]	; (800514c <TIM_Base_SetConfig+0xbc>)
 80050a4:	4293      	cmp	r3, r2
 80050a6:	d003      	beq.n	80050b0 <TIM_Base_SetConfig+0x20>
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ae:	d108      	bne.n	80050c2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	4313      	orrs	r3, r2
 80050c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a21      	ldr	r2, [pc, #132]	; (800514c <TIM_Base_SetConfig+0xbc>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d00b      	beq.n	80050e2 <TIM_Base_SetConfig+0x52>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050d0:	d007      	beq.n	80050e2 <TIM_Base_SetConfig+0x52>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a1e      	ldr	r2, [pc, #120]	; (8005150 <TIM_Base_SetConfig+0xc0>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d003      	beq.n	80050e2 <TIM_Base_SetConfig+0x52>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a1d      	ldr	r2, [pc, #116]	; (8005154 <TIM_Base_SetConfig+0xc4>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d108      	bne.n	80050f4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	4313      	orrs	r3, r2
 8005100:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a0c      	ldr	r2, [pc, #48]	; (800514c <TIM_Base_SetConfig+0xbc>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d007      	beq.n	8005130 <TIM_Base_SetConfig+0xa0>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a0b      	ldr	r2, [pc, #44]	; (8005150 <TIM_Base_SetConfig+0xc0>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d003      	beq.n	8005130 <TIM_Base_SetConfig+0xa0>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a0a      	ldr	r2, [pc, #40]	; (8005154 <TIM_Base_SetConfig+0xc4>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d103      	bne.n	8005138 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	691a      	ldr	r2, [r3, #16]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	615a      	str	r2, [r3, #20]
}
 800513e:	bf00      	nop
 8005140:	3714      	adds	r7, #20
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	40012c00 	.word	0x40012c00
 8005150:	40014400 	.word	0x40014400
 8005154:	40014800 	.word	0x40014800

08005158 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800516c:	b480      	push	{r7}
 800516e:	b083      	sub	sp, #12
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005174:	bf00      	nop
 8005176:	370c      	adds	r7, #12
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <LL_RCC_GetUSARTClockSource>:
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800519c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4013      	ands	r3, r2
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr

080051b4 <LL_RCC_GetLPUARTClockSource>:
{
 80051b4:	b480      	push	{r7}
 80051b6:	b083      	sub	sp, #12
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80051bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051c0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4013      	ands	r3, r2
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr

080051d4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d101      	bne.n	80051e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e042      	b.n	800526c <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d106      	bne.n	80051fe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051f8:	6878      	ldr	r0, [r7, #4]
 80051fa:	f7fc fc8d 	bl	8001b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2224      	movs	r2, #36	; 0x24
 8005202:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0201 	bic.w	r2, r2, #1
 8005214:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f82c 	bl	8005274 <UART_SetConfig>
 800521c:	4603      	mov	r3, r0
 800521e:	2b01      	cmp	r3, #1
 8005220:	d101      	bne.n	8005226 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e022      	b.n	800526c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800522a:	2b00      	cmp	r3, #0
 800522c:	d002      	beq.n	8005234 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 fa48 	bl	80056c4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	685a      	ldr	r2, [r3, #4]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005242:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689a      	ldr	r2, [r3, #8]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005252:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f042 0201 	orr.w	r2, r2, #1
 8005262:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 facf 	bl	8005808 <UART_CheckIdleState>
 800526a:	4603      	mov	r3, r0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3708      	adds	r7, #8
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005274:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005278:	b08c      	sub	sp, #48	; 0x30
 800527a:	af00      	add	r7, sp, #0
 800527c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800527e:	2300      	movs	r3, #0
 8005280:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	691b      	ldr	r3, [r3, #16]
 800528c:	431a      	orrs	r2, r3
 800528e:	697b      	ldr	r3, [r7, #20]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	431a      	orrs	r2, r3
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	69db      	ldr	r3, [r3, #28]
 8005298:	4313      	orrs	r3, r2
 800529a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	4baf      	ldr	r3, [pc, #700]	; (8005560 <UART_SetConfig+0x2ec>)
 80052a4:	4013      	ands	r3, r2
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	6812      	ldr	r2, [r2, #0]
 80052aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052ac:	430b      	orrs	r3, r1
 80052ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	68da      	ldr	r2, [r3, #12]
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	430a      	orrs	r2, r1
 80052c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	699b      	ldr	r3, [r3, #24]
 80052ca:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4aa4      	ldr	r2, [pc, #656]	; (8005564 <UART_SetConfig+0x2f0>)
 80052d2:	4293      	cmp	r3, r2
 80052d4:	d004      	beq.n	80052e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052dc:	4313      	orrs	r3, r2
 80052de:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80052ea:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80052ee:	697a      	ldr	r2, [r7, #20]
 80052f0:	6812      	ldr	r2, [r2, #0]
 80052f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052f4:	430b      	orrs	r3, r1
 80052f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052fe:	f023 010f 	bic.w	r1, r3, #15
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a95      	ldr	r2, [pc, #596]	; (8005568 <UART_SetConfig+0x2f4>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d125      	bne.n	8005364 <UART_SetConfig+0xf0>
 8005318:	2003      	movs	r0, #3
 800531a:	f7ff ff3b 	bl	8005194 <LL_RCC_GetUSARTClockSource>
 800531e:	4603      	mov	r3, r0
 8005320:	2b03      	cmp	r3, #3
 8005322:	d81b      	bhi.n	800535c <UART_SetConfig+0xe8>
 8005324:	a201      	add	r2, pc, #4	; (adr r2, 800532c <UART_SetConfig+0xb8>)
 8005326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800532a:	bf00      	nop
 800532c:	0800533d 	.word	0x0800533d
 8005330:	0800534d 	.word	0x0800534d
 8005334:	08005345 	.word	0x08005345
 8005338:	08005355 	.word	0x08005355
 800533c:	2301      	movs	r3, #1
 800533e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005342:	e042      	b.n	80053ca <UART_SetConfig+0x156>
 8005344:	2302      	movs	r3, #2
 8005346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800534a:	e03e      	b.n	80053ca <UART_SetConfig+0x156>
 800534c:	2304      	movs	r3, #4
 800534e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005352:	e03a      	b.n	80053ca <UART_SetConfig+0x156>
 8005354:	2308      	movs	r3, #8
 8005356:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800535a:	e036      	b.n	80053ca <UART_SetConfig+0x156>
 800535c:	2310      	movs	r3, #16
 800535e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005362:	e032      	b.n	80053ca <UART_SetConfig+0x156>
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a7e      	ldr	r2, [pc, #504]	; (8005564 <UART_SetConfig+0x2f0>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d12a      	bne.n	80053c4 <UART_SetConfig+0x150>
 800536e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005372:	f7ff ff1f 	bl	80051b4 <LL_RCC_GetLPUARTClockSource>
 8005376:	4603      	mov	r3, r0
 8005378:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800537c:	d01a      	beq.n	80053b4 <UART_SetConfig+0x140>
 800537e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005382:	d81b      	bhi.n	80053bc <UART_SetConfig+0x148>
 8005384:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005388:	d00c      	beq.n	80053a4 <UART_SetConfig+0x130>
 800538a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800538e:	d815      	bhi.n	80053bc <UART_SetConfig+0x148>
 8005390:	2b00      	cmp	r3, #0
 8005392:	d003      	beq.n	800539c <UART_SetConfig+0x128>
 8005394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005398:	d008      	beq.n	80053ac <UART_SetConfig+0x138>
 800539a:	e00f      	b.n	80053bc <UART_SetConfig+0x148>
 800539c:	2300      	movs	r3, #0
 800539e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053a2:	e012      	b.n	80053ca <UART_SetConfig+0x156>
 80053a4:	2302      	movs	r3, #2
 80053a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053aa:	e00e      	b.n	80053ca <UART_SetConfig+0x156>
 80053ac:	2304      	movs	r3, #4
 80053ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053b2:	e00a      	b.n	80053ca <UART_SetConfig+0x156>
 80053b4:	2308      	movs	r3, #8
 80053b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053ba:	e006      	b.n	80053ca <UART_SetConfig+0x156>
 80053bc:	2310      	movs	r3, #16
 80053be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053c2:	e002      	b.n	80053ca <UART_SetConfig+0x156>
 80053c4:	2310      	movs	r3, #16
 80053c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a65      	ldr	r2, [pc, #404]	; (8005564 <UART_SetConfig+0x2f0>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	f040 8097 	bne.w	8005504 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80053da:	2b08      	cmp	r3, #8
 80053dc:	d823      	bhi.n	8005426 <UART_SetConfig+0x1b2>
 80053de:	a201      	add	r2, pc, #4	; (adr r2, 80053e4 <UART_SetConfig+0x170>)
 80053e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053e4:	08005409 	.word	0x08005409
 80053e8:	08005427 	.word	0x08005427
 80053ec:	08005411 	.word	0x08005411
 80053f0:	08005427 	.word	0x08005427
 80053f4:	08005417 	.word	0x08005417
 80053f8:	08005427 	.word	0x08005427
 80053fc:	08005427 	.word	0x08005427
 8005400:	08005427 	.word	0x08005427
 8005404:	0800541f 	.word	0x0800541f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005408:	f7fe ff00 	bl	800420c <HAL_RCC_GetPCLK1Freq>
 800540c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800540e:	e010      	b.n	8005432 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005410:	4b56      	ldr	r3, [pc, #344]	; (800556c <UART_SetConfig+0x2f8>)
 8005412:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005414:	e00d      	b.n	8005432 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005416:	f7fe fe79 	bl	800410c <HAL_RCC_GetSysClockFreq>
 800541a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800541c:	e009      	b.n	8005432 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800541e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005422:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005424:	e005      	b.n	8005432 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8005426:	2300      	movs	r3, #0
 8005428:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800542a:	2301      	movs	r3, #1
 800542c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005430:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 812b 	beq.w	8005690 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543e:	4a4c      	ldr	r2, [pc, #304]	; (8005570 <UART_SetConfig+0x2fc>)
 8005440:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005444:	461a      	mov	r2, r3
 8005446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005448:	fbb3 f3f2 	udiv	r3, r3, r2
 800544c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	4613      	mov	r3, r2
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	4413      	add	r3, r2
 8005458:	69ba      	ldr	r2, [r7, #24]
 800545a:	429a      	cmp	r2, r3
 800545c:	d305      	bcc.n	800546a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005464:	69ba      	ldr	r2, [r7, #24]
 8005466:	429a      	cmp	r2, r3
 8005468:	d903      	bls.n	8005472 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005470:	e10e      	b.n	8005690 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005474:	2200      	movs	r2, #0
 8005476:	60bb      	str	r3, [r7, #8]
 8005478:	60fa      	str	r2, [r7, #12]
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547e:	4a3c      	ldr	r2, [pc, #240]	; (8005570 <UART_SetConfig+0x2fc>)
 8005480:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005484:	b29b      	uxth	r3, r3
 8005486:	2200      	movs	r2, #0
 8005488:	603b      	str	r3, [r7, #0]
 800548a:	607a      	str	r2, [r7, #4]
 800548c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005490:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005494:	f7fb fb60 	bl	8000b58 <__aeabi_uldivmod>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	4610      	mov	r0, r2
 800549e:	4619      	mov	r1, r3
 80054a0:	f04f 0200 	mov.w	r2, #0
 80054a4:	f04f 0300 	mov.w	r3, #0
 80054a8:	020b      	lsls	r3, r1, #8
 80054aa:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80054ae:	0202      	lsls	r2, r0, #8
 80054b0:	6979      	ldr	r1, [r7, #20]
 80054b2:	6849      	ldr	r1, [r1, #4]
 80054b4:	0849      	lsrs	r1, r1, #1
 80054b6:	2000      	movs	r0, #0
 80054b8:	460c      	mov	r4, r1
 80054ba:	4605      	mov	r5, r0
 80054bc:	eb12 0804 	adds.w	r8, r2, r4
 80054c0:	eb43 0905 	adc.w	r9, r3, r5
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	2200      	movs	r2, #0
 80054ca:	469a      	mov	sl, r3
 80054cc:	4693      	mov	fp, r2
 80054ce:	4652      	mov	r2, sl
 80054d0:	465b      	mov	r3, fp
 80054d2:	4640      	mov	r0, r8
 80054d4:	4649      	mov	r1, r9
 80054d6:	f7fb fb3f 	bl	8000b58 <__aeabi_uldivmod>
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	4613      	mov	r3, r2
 80054e0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054e8:	d308      	bcc.n	80054fc <UART_SetConfig+0x288>
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054f0:	d204      	bcs.n	80054fc <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	6a3a      	ldr	r2, [r7, #32]
 80054f8:	60da      	str	r2, [r3, #12]
 80054fa:	e0c9      	b.n	8005690 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80054fc:	2301      	movs	r3, #1
 80054fe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005502:	e0c5      	b.n	8005690 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800550c:	d16d      	bne.n	80055ea <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800550e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005512:	3b01      	subs	r3, #1
 8005514:	2b07      	cmp	r3, #7
 8005516:	d82d      	bhi.n	8005574 <UART_SetConfig+0x300>
 8005518:	a201      	add	r2, pc, #4	; (adr r2, 8005520 <UART_SetConfig+0x2ac>)
 800551a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551e:	bf00      	nop
 8005520:	08005541 	.word	0x08005541
 8005524:	08005549 	.word	0x08005549
 8005528:	08005575 	.word	0x08005575
 800552c:	0800554f 	.word	0x0800554f
 8005530:	08005575 	.word	0x08005575
 8005534:	08005575 	.word	0x08005575
 8005538:	08005575 	.word	0x08005575
 800553c:	08005557 	.word	0x08005557
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005540:	f7fe fe7a 	bl	8004238 <HAL_RCC_GetPCLK2Freq>
 8005544:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005546:	e01b      	b.n	8005580 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005548:	4b08      	ldr	r3, [pc, #32]	; (800556c <UART_SetConfig+0x2f8>)
 800554a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800554c:	e018      	b.n	8005580 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800554e:	f7fe fddd 	bl	800410c <HAL_RCC_GetSysClockFreq>
 8005552:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005554:	e014      	b.n	8005580 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005556:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800555a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800555c:	e010      	b.n	8005580 <UART_SetConfig+0x30c>
 800555e:	bf00      	nop
 8005560:	cfff69f3 	.word	0xcfff69f3
 8005564:	40008000 	.word	0x40008000
 8005568:	40013800 	.word	0x40013800
 800556c:	00f42400 	.word	0x00f42400
 8005570:	08008a00 	.word	0x08008a00
      default:
        pclk = 0U;
 8005574:	2300      	movs	r3, #0
 8005576:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800557e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005582:	2b00      	cmp	r3, #0
 8005584:	f000 8084 	beq.w	8005690 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800558c:	4a4b      	ldr	r2, [pc, #300]	; (80056bc <UART_SetConfig+0x448>)
 800558e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005592:	461a      	mov	r2, r3
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	fbb3 f3f2 	udiv	r3, r3, r2
 800559a:	005a      	lsls	r2, r3, #1
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	085b      	lsrs	r3, r3, #1
 80055a2:	441a      	add	r2, r3
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ac:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055ae:	6a3b      	ldr	r3, [r7, #32]
 80055b0:	2b0f      	cmp	r3, #15
 80055b2:	d916      	bls.n	80055e2 <UART_SetConfig+0x36e>
 80055b4:	6a3b      	ldr	r3, [r7, #32]
 80055b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055ba:	d212      	bcs.n	80055e2 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80055bc:	6a3b      	ldr	r3, [r7, #32]
 80055be:	b29b      	uxth	r3, r3
 80055c0:	f023 030f 	bic.w	r3, r3, #15
 80055c4:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055c6:	6a3b      	ldr	r3, [r7, #32]
 80055c8:	085b      	lsrs	r3, r3, #1
 80055ca:	b29b      	uxth	r3, r3
 80055cc:	f003 0307 	and.w	r3, r3, #7
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	8bfb      	ldrh	r3, [r7, #30]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	8bfa      	ldrh	r2, [r7, #30]
 80055de:	60da      	str	r2, [r3, #12]
 80055e0:	e056      	b.n	8005690 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80055e8:	e052      	b.n	8005690 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80055ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80055ee:	3b01      	subs	r3, #1
 80055f0:	2b07      	cmp	r3, #7
 80055f2:	d822      	bhi.n	800563a <UART_SetConfig+0x3c6>
 80055f4:	a201      	add	r2, pc, #4	; (adr r2, 80055fc <UART_SetConfig+0x388>)
 80055f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055fa:	bf00      	nop
 80055fc:	0800561d 	.word	0x0800561d
 8005600:	08005625 	.word	0x08005625
 8005604:	0800563b 	.word	0x0800563b
 8005608:	0800562b 	.word	0x0800562b
 800560c:	0800563b 	.word	0x0800563b
 8005610:	0800563b 	.word	0x0800563b
 8005614:	0800563b 	.word	0x0800563b
 8005618:	08005633 	.word	0x08005633
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800561c:	f7fe fe0c 	bl	8004238 <HAL_RCC_GetPCLK2Freq>
 8005620:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005622:	e010      	b.n	8005646 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005624:	4b26      	ldr	r3, [pc, #152]	; (80056c0 <UART_SetConfig+0x44c>)
 8005626:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005628:	e00d      	b.n	8005646 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800562a:	f7fe fd6f 	bl	800410c <HAL_RCC_GetSysClockFreq>
 800562e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005630:	e009      	b.n	8005646 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005632:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005636:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005638:	e005      	b.n	8005646 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800563a:	2300      	movs	r3, #0
 800563c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005644:	bf00      	nop
    }

    if (pclk != 0U)
 8005646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005648:	2b00      	cmp	r3, #0
 800564a:	d021      	beq.n	8005690 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005650:	4a1a      	ldr	r2, [pc, #104]	; (80056bc <UART_SetConfig+0x448>)
 8005652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005656:	461a      	mov	r2, r3
 8005658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800565a:	fbb3 f2f2 	udiv	r2, r3, r2
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	085b      	lsrs	r3, r3, #1
 8005664:	441a      	add	r2, r3
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	fbb2 f3f3 	udiv	r3, r2, r3
 800566e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005670:	6a3b      	ldr	r3, [r7, #32]
 8005672:	2b0f      	cmp	r3, #15
 8005674:	d909      	bls.n	800568a <UART_SetConfig+0x416>
 8005676:	6a3b      	ldr	r3, [r7, #32]
 8005678:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800567c:	d205      	bcs.n	800568a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800567e:	6a3b      	ldr	r3, [r7, #32]
 8005680:	b29a      	uxth	r2, r3
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	60da      	str	r2, [r3, #12]
 8005688:	e002      	b.n	8005690 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	2201      	movs	r2, #1
 8005694:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	2201      	movs	r2, #1
 800569c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	2200      	movs	r2, #0
 80056a4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	2200      	movs	r2, #0
 80056aa:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80056ac:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80056b0:	4618      	mov	r0, r3
 80056b2:	3730      	adds	r7, #48	; 0x30
 80056b4:	46bd      	mov	sp, r7
 80056b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056ba:	bf00      	nop
 80056bc:	08008a00 	.word	0x08008a00
 80056c0:	00f42400 	.word	0x00f42400

080056c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00a      	beq.n	80056ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d00a      	beq.n	8005710 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005714:	f003 0304 	and.w	r3, r3, #4
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00a      	beq.n	8005732 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005736:	f003 0308 	and.w	r3, r3, #8
 800573a:	2b00      	cmp	r3, #0
 800573c:	d00a      	beq.n	8005754 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005758:	f003 0310 	and.w	r3, r3, #16
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00a      	beq.n	8005776 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800577a:	f003 0320 	and.w	r3, r3, #32
 800577e:	2b00      	cmp	r3, #0
 8005780:	d00a      	beq.n	8005798 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	430a      	orrs	r2, r1
 8005796:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800579c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d01a      	beq.n	80057da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	430a      	orrs	r2, r1
 80057b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057c2:	d10a      	bne.n	80057da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	430a      	orrs	r2, r1
 80057d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00a      	beq.n	80057fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	605a      	str	r2, [r3, #4]
  }
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af02      	add	r7, sp, #8
 800580e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005818:	f7fc fae2 	bl	8001de0 <HAL_GetTick>
 800581c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0308 	and.w	r3, r3, #8
 8005828:	2b08      	cmp	r3, #8
 800582a:	d10e      	bne.n	800584a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800582c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f832 	bl	80058a4 <UART_WaitOnFlagUntilTimeout>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d001      	beq.n	800584a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e028      	b.n	800589c <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0304 	and.w	r3, r3, #4
 8005854:	2b04      	cmp	r3, #4
 8005856:	d10e      	bne.n	8005876 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005858:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800585c:	9300      	str	r3, [sp, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f81c 	bl	80058a4 <UART_WaitOnFlagUntilTimeout>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e012      	b.n	800589c <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2220      	movs	r2, #32
 800587a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2220      	movs	r2, #32
 8005882:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b09c      	sub	sp, #112	; 0x70
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	603b      	str	r3, [r7, #0]
 80058b0:	4613      	mov	r3, r2
 80058b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058b4:	e0a9      	b.n	8005a0a <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80058b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058bc:	f000 80a5 	beq.w	8005a0a <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058c0:	f7fc fa8e 	bl	8001de0 <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d302      	bcc.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x32>
 80058d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d140      	bne.n	8005958 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058de:	e853 3f00 	ldrex	r3, [r3]
 80058e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80058e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058e6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80058ea:	667b      	str	r3, [r7, #100]	; 0x64
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	461a      	mov	r2, r3
 80058f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80058f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80058f6:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80058fa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80058fc:	e841 2300 	strex	r3, r2, [r1]
 8005900:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005902:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1e6      	bne.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	3308      	adds	r3, #8
 800590e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005912:	e853 3f00 	ldrex	r3, [r3]
 8005916:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800591a:	f023 0301 	bic.w	r3, r3, #1
 800591e:	663b      	str	r3, [r7, #96]	; 0x60
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	3308      	adds	r3, #8
 8005926:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005928:	64ba      	str	r2, [r7, #72]	; 0x48
 800592a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800592e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005930:	e841 2300 	strex	r3, r2, [r1]
 8005934:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005936:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1e5      	bne.n	8005908 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2220      	movs	r2, #32
 8005940:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2220      	movs	r2, #32
 8005948:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2200      	movs	r2, #0
 8005950:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e069      	b.n	8005a2c <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0304 	and.w	r3, r3, #4
 8005962:	2b00      	cmp	r3, #0
 8005964:	d051      	beq.n	8005a0a <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	69db      	ldr	r3, [r3, #28]
 800596c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005970:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005974:	d149      	bne.n	8005a0a <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800597e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005988:	e853 3f00 	ldrex	r3, [r3]
 800598c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800598e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005990:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005994:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	461a      	mov	r2, r3
 800599c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800599e:	637b      	str	r3, [r7, #52]	; 0x34
 80059a0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80059a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059a6:	e841 2300 	strex	r3, r2, [r1]
 80059aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80059ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1e6      	bne.n	8005980 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	3308      	adds	r3, #8
 80059b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	e853 3f00 	ldrex	r3, [r3]
 80059c0:	613b      	str	r3, [r7, #16]
   return(result);
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f023 0301 	bic.w	r3, r3, #1
 80059c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	3308      	adds	r3, #8
 80059d0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80059d2:	623a      	str	r2, [r7, #32]
 80059d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059d6:	69f9      	ldr	r1, [r7, #28]
 80059d8:	6a3a      	ldr	r2, [r7, #32]
 80059da:	e841 2300 	strex	r3, r2, [r1]
 80059de:	61bb      	str	r3, [r7, #24]
   return(result);
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1e5      	bne.n	80059b2 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2220      	movs	r2, #32
 80059ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2220      	movs	r2, #32
 80059f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2220      	movs	r2, #32
 80059fa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e010      	b.n	8005a2c <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	69da      	ldr	r2, [r3, #28]
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	4013      	ands	r3, r2
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	429a      	cmp	r2, r3
 8005a18:	bf0c      	ite	eq
 8005a1a:	2301      	moveq	r3, #1
 8005a1c:	2300      	movne	r3, #0
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	461a      	mov	r2, r3
 8005a22:	79fb      	ldrb	r3, [r7, #7]
 8005a24:	429a      	cmp	r2, r3
 8005a26:	f43f af46 	beq.w	80058b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3770      	adds	r7, #112	; 0x70
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005a42:	2b01      	cmp	r3, #1
 8005a44:	d101      	bne.n	8005a4a <HAL_UARTEx_DisableFifoMode+0x16>
 8005a46:	2302      	movs	r3, #2
 8005a48:	e027      	b.n	8005a9a <HAL_UARTEx_DisableFifoMode+0x66>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2201      	movs	r2, #1
 8005a4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2224      	movs	r2, #36	; 0x24
 8005a56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f022 0201 	bic.w	r2, r2, #1
 8005a70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005a78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr

08005aa6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005aa6:	b580      	push	{r7, lr}
 8005aa8:	b084      	sub	sp, #16
 8005aaa:	af00      	add	r7, sp, #0
 8005aac:	6078      	str	r0, [r7, #4]
 8005aae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d101      	bne.n	8005abe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005aba:	2302      	movs	r3, #2
 8005abc:	e02d      	b.n	8005b1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2224      	movs	r2, #36	; 0x24
 8005aca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f022 0201 	bic.w	r2, r2, #1
 8005ae4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	683a      	ldr	r2, [r7, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 f850 	bl	8005ba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005b18:	2300      	movs	r3, #0
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3710      	adds	r7, #16
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}

08005b22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b22:	b580      	push	{r7, lr}
 8005b24:	b084      	sub	sp, #16
 8005b26:	af00      	add	r7, sp, #0
 8005b28:	6078      	str	r0, [r7, #4]
 8005b2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d101      	bne.n	8005b3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005b36:	2302      	movs	r3, #2
 8005b38:	e02d      	b.n	8005b96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2224      	movs	r2, #36	; 0x24
 8005b46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 0201 	bic.w	r2, r2, #1
 8005b60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	683a      	ldr	r2, [r7, #0]
 8005b72:	430a      	orrs	r2, r1
 8005b74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f000 f812 	bl	8005ba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2220      	movs	r2, #32
 8005b88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3710      	adds	r7, #16
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
	...

08005ba0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d108      	bne.n	8005bc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005bc0:	e031      	b.n	8005c26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005bc2:	2308      	movs	r3, #8
 8005bc4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005bc6:	2308      	movs	r3, #8
 8005bc8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	0e5b      	lsrs	r3, r3, #25
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	f003 0307 	and.w	r3, r3, #7
 8005bd8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	0f5b      	lsrs	r3, r3, #29
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	f003 0307 	and.w	r3, r3, #7
 8005be8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005bea:	7bbb      	ldrb	r3, [r7, #14]
 8005bec:	7b3a      	ldrb	r2, [r7, #12]
 8005bee:	4911      	ldr	r1, [pc, #68]	; (8005c34 <UARTEx_SetNbDataToProcess+0x94>)
 8005bf0:	5c8a      	ldrb	r2, [r1, r2]
 8005bf2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005bf6:	7b3a      	ldrb	r2, [r7, #12]
 8005bf8:	490f      	ldr	r1, [pc, #60]	; (8005c38 <UARTEx_SetNbDataToProcess+0x98>)
 8005bfa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005bfc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c08:	7bfb      	ldrb	r3, [r7, #15]
 8005c0a:	7b7a      	ldrb	r2, [r7, #13]
 8005c0c:	4909      	ldr	r1, [pc, #36]	; (8005c34 <UARTEx_SetNbDataToProcess+0x94>)
 8005c0e:	5c8a      	ldrb	r2, [r1, r2]
 8005c10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005c14:	7b7a      	ldrb	r2, [r7, #13]
 8005c16:	4908      	ldr	r1, [pc, #32]	; (8005c38 <UARTEx_SetNbDataToProcess+0x98>)
 8005c18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c1e:	b29a      	uxth	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005c26:	bf00      	nop
 8005c28:	3714      	adds	r7, #20
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	08008a18 	.word	0x08008a18
 8005c38:	08008a20 	.word	0x08008a20

08005c3c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005c44:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8005c48:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	43db      	mvns	r3, r3
 8005c58:	b29b      	uxth	r3, r3
 8005c5a:	4013      	ands	r3, r2
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005c72:	b084      	sub	sp, #16
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	f107 0014 	add.w	r0, r7, #20
 8005c80:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	b004      	add	sp, #16
 8005cb2:	4770      	bx	lr

08005cb4 <__errno>:
 8005cb4:	4b01      	ldr	r3, [pc, #4]	; (8005cbc <__errno+0x8>)
 8005cb6:	6818      	ldr	r0, [r3, #0]
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	20000014 	.word	0x20000014

08005cc0 <__libc_init_array>:
 8005cc0:	b570      	push	{r4, r5, r6, lr}
 8005cc2:	4d0d      	ldr	r5, [pc, #52]	; (8005cf8 <__libc_init_array+0x38>)
 8005cc4:	4c0d      	ldr	r4, [pc, #52]	; (8005cfc <__libc_init_array+0x3c>)
 8005cc6:	1b64      	subs	r4, r4, r5
 8005cc8:	10a4      	asrs	r4, r4, #2
 8005cca:	2600      	movs	r6, #0
 8005ccc:	42a6      	cmp	r6, r4
 8005cce:	d109      	bne.n	8005ce4 <__libc_init_array+0x24>
 8005cd0:	4d0b      	ldr	r5, [pc, #44]	; (8005d00 <__libc_init_array+0x40>)
 8005cd2:	4c0c      	ldr	r4, [pc, #48]	; (8005d04 <__libc_init_array+0x44>)
 8005cd4:	f002 fdc2 	bl	800885c <_init>
 8005cd8:	1b64      	subs	r4, r4, r5
 8005cda:	10a4      	asrs	r4, r4, #2
 8005cdc:	2600      	movs	r6, #0
 8005cde:	42a6      	cmp	r6, r4
 8005ce0:	d105      	bne.n	8005cee <__libc_init_array+0x2e>
 8005ce2:	bd70      	pop	{r4, r5, r6, pc}
 8005ce4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ce8:	4798      	blx	r3
 8005cea:	3601      	adds	r6, #1
 8005cec:	e7ee      	b.n	8005ccc <__libc_init_array+0xc>
 8005cee:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cf2:	4798      	blx	r3
 8005cf4:	3601      	adds	r6, #1
 8005cf6:	e7f2      	b.n	8005cde <__libc_init_array+0x1e>
 8005cf8:	08008e0c 	.word	0x08008e0c
 8005cfc:	08008e0c 	.word	0x08008e0c
 8005d00:	08008e0c 	.word	0x08008e0c
 8005d04:	08008e10 	.word	0x08008e10

08005d08 <memset>:
 8005d08:	4402      	add	r2, r0
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d100      	bne.n	8005d12 <memset+0xa>
 8005d10:	4770      	bx	lr
 8005d12:	f803 1b01 	strb.w	r1, [r3], #1
 8005d16:	e7f9      	b.n	8005d0c <memset+0x4>

08005d18 <__cvt>:
 8005d18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d1c:	ec55 4b10 	vmov	r4, r5, d0
 8005d20:	2d00      	cmp	r5, #0
 8005d22:	460e      	mov	r6, r1
 8005d24:	4619      	mov	r1, r3
 8005d26:	462b      	mov	r3, r5
 8005d28:	bfbb      	ittet	lt
 8005d2a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005d2e:	461d      	movlt	r5, r3
 8005d30:	2300      	movge	r3, #0
 8005d32:	232d      	movlt	r3, #45	; 0x2d
 8005d34:	700b      	strb	r3, [r1, #0]
 8005d36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d38:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005d3c:	4691      	mov	r9, r2
 8005d3e:	f023 0820 	bic.w	r8, r3, #32
 8005d42:	bfbc      	itt	lt
 8005d44:	4622      	movlt	r2, r4
 8005d46:	4614      	movlt	r4, r2
 8005d48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d4c:	d005      	beq.n	8005d5a <__cvt+0x42>
 8005d4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005d52:	d100      	bne.n	8005d56 <__cvt+0x3e>
 8005d54:	3601      	adds	r6, #1
 8005d56:	2102      	movs	r1, #2
 8005d58:	e000      	b.n	8005d5c <__cvt+0x44>
 8005d5a:	2103      	movs	r1, #3
 8005d5c:	ab03      	add	r3, sp, #12
 8005d5e:	9301      	str	r3, [sp, #4]
 8005d60:	ab02      	add	r3, sp, #8
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	ec45 4b10 	vmov	d0, r4, r5
 8005d68:	4653      	mov	r3, sl
 8005d6a:	4632      	mov	r2, r6
 8005d6c:	f000 fe18 	bl	80069a0 <_dtoa_r>
 8005d70:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d74:	4607      	mov	r7, r0
 8005d76:	d102      	bne.n	8005d7e <__cvt+0x66>
 8005d78:	f019 0f01 	tst.w	r9, #1
 8005d7c:	d022      	beq.n	8005dc4 <__cvt+0xac>
 8005d7e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d82:	eb07 0906 	add.w	r9, r7, r6
 8005d86:	d110      	bne.n	8005daa <__cvt+0x92>
 8005d88:	783b      	ldrb	r3, [r7, #0]
 8005d8a:	2b30      	cmp	r3, #48	; 0x30
 8005d8c:	d10a      	bne.n	8005da4 <__cvt+0x8c>
 8005d8e:	2200      	movs	r2, #0
 8005d90:	2300      	movs	r3, #0
 8005d92:	4620      	mov	r0, r4
 8005d94:	4629      	mov	r1, r5
 8005d96:	f7fa fe6f 	bl	8000a78 <__aeabi_dcmpeq>
 8005d9a:	b918      	cbnz	r0, 8005da4 <__cvt+0x8c>
 8005d9c:	f1c6 0601 	rsb	r6, r6, #1
 8005da0:	f8ca 6000 	str.w	r6, [sl]
 8005da4:	f8da 3000 	ldr.w	r3, [sl]
 8005da8:	4499      	add	r9, r3
 8005daa:	2200      	movs	r2, #0
 8005dac:	2300      	movs	r3, #0
 8005dae:	4620      	mov	r0, r4
 8005db0:	4629      	mov	r1, r5
 8005db2:	f7fa fe61 	bl	8000a78 <__aeabi_dcmpeq>
 8005db6:	b108      	cbz	r0, 8005dbc <__cvt+0xa4>
 8005db8:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dbc:	2230      	movs	r2, #48	; 0x30
 8005dbe:	9b03      	ldr	r3, [sp, #12]
 8005dc0:	454b      	cmp	r3, r9
 8005dc2:	d307      	bcc.n	8005dd4 <__cvt+0xbc>
 8005dc4:	9b03      	ldr	r3, [sp, #12]
 8005dc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005dc8:	1bdb      	subs	r3, r3, r7
 8005dca:	4638      	mov	r0, r7
 8005dcc:	6013      	str	r3, [r2, #0]
 8005dce:	b004      	add	sp, #16
 8005dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dd4:	1c59      	adds	r1, r3, #1
 8005dd6:	9103      	str	r1, [sp, #12]
 8005dd8:	701a      	strb	r2, [r3, #0]
 8005dda:	e7f0      	b.n	8005dbe <__cvt+0xa6>

08005ddc <__exponent>:
 8005ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dde:	4603      	mov	r3, r0
 8005de0:	2900      	cmp	r1, #0
 8005de2:	bfb8      	it	lt
 8005de4:	4249      	neglt	r1, r1
 8005de6:	f803 2b02 	strb.w	r2, [r3], #2
 8005dea:	bfb4      	ite	lt
 8005dec:	222d      	movlt	r2, #45	; 0x2d
 8005dee:	222b      	movge	r2, #43	; 0x2b
 8005df0:	2909      	cmp	r1, #9
 8005df2:	7042      	strb	r2, [r0, #1]
 8005df4:	dd2a      	ble.n	8005e4c <__exponent+0x70>
 8005df6:	f10d 0407 	add.w	r4, sp, #7
 8005dfa:	46a4      	mov	ip, r4
 8005dfc:	270a      	movs	r7, #10
 8005dfe:	46a6      	mov	lr, r4
 8005e00:	460a      	mov	r2, r1
 8005e02:	fb91 f6f7 	sdiv	r6, r1, r7
 8005e06:	fb07 1516 	mls	r5, r7, r6, r1
 8005e0a:	3530      	adds	r5, #48	; 0x30
 8005e0c:	2a63      	cmp	r2, #99	; 0x63
 8005e0e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e12:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005e16:	4631      	mov	r1, r6
 8005e18:	dcf1      	bgt.n	8005dfe <__exponent+0x22>
 8005e1a:	3130      	adds	r1, #48	; 0x30
 8005e1c:	f1ae 0502 	sub.w	r5, lr, #2
 8005e20:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005e24:	1c44      	adds	r4, r0, #1
 8005e26:	4629      	mov	r1, r5
 8005e28:	4561      	cmp	r1, ip
 8005e2a:	d30a      	bcc.n	8005e42 <__exponent+0x66>
 8005e2c:	f10d 0209 	add.w	r2, sp, #9
 8005e30:	eba2 020e 	sub.w	r2, r2, lr
 8005e34:	4565      	cmp	r5, ip
 8005e36:	bf88      	it	hi
 8005e38:	2200      	movhi	r2, #0
 8005e3a:	4413      	add	r3, r2
 8005e3c:	1a18      	subs	r0, r3, r0
 8005e3e:	b003      	add	sp, #12
 8005e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e46:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005e4a:	e7ed      	b.n	8005e28 <__exponent+0x4c>
 8005e4c:	2330      	movs	r3, #48	; 0x30
 8005e4e:	3130      	adds	r1, #48	; 0x30
 8005e50:	7083      	strb	r3, [r0, #2]
 8005e52:	70c1      	strb	r1, [r0, #3]
 8005e54:	1d03      	adds	r3, r0, #4
 8005e56:	e7f1      	b.n	8005e3c <__exponent+0x60>

08005e58 <_printf_float>:
 8005e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5c:	ed2d 8b02 	vpush	{d8}
 8005e60:	b08d      	sub	sp, #52	; 0x34
 8005e62:	460c      	mov	r4, r1
 8005e64:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005e68:	4616      	mov	r6, r2
 8005e6a:	461f      	mov	r7, r3
 8005e6c:	4605      	mov	r5, r0
 8005e6e:	f001 fd3d 	bl	80078ec <_localeconv_r>
 8005e72:	f8d0 a000 	ldr.w	sl, [r0]
 8005e76:	4650      	mov	r0, sl
 8005e78:	f7fa f982 	bl	8000180 <strlen>
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	9305      	str	r3, [sp, #20]
 8005e84:	f8d8 3000 	ldr.w	r3, [r8]
 8005e88:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e8c:	3307      	adds	r3, #7
 8005e8e:	f023 0307 	bic.w	r3, r3, #7
 8005e92:	f103 0208 	add.w	r2, r3, #8
 8005e96:	f8c8 2000 	str.w	r2, [r8]
 8005e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e9e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005ea2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005ea6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005eaa:	9307      	str	r3, [sp, #28]
 8005eac:	f8cd 8018 	str.w	r8, [sp, #24]
 8005eb0:	ee08 0a10 	vmov	s16, r0
 8005eb4:	4b9f      	ldr	r3, [pc, #636]	; (8006134 <_printf_float+0x2dc>)
 8005eb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005eba:	f04f 32ff 	mov.w	r2, #4294967295
 8005ebe:	f7fa fe0d 	bl	8000adc <__aeabi_dcmpun>
 8005ec2:	bb88      	cbnz	r0, 8005f28 <_printf_float+0xd0>
 8005ec4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ec8:	4b9a      	ldr	r3, [pc, #616]	; (8006134 <_printf_float+0x2dc>)
 8005eca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ece:	f7fa fde7 	bl	8000aa0 <__aeabi_dcmple>
 8005ed2:	bb48      	cbnz	r0, 8005f28 <_printf_float+0xd0>
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	4640      	mov	r0, r8
 8005eda:	4649      	mov	r1, r9
 8005edc:	f7fa fdd6 	bl	8000a8c <__aeabi_dcmplt>
 8005ee0:	b110      	cbz	r0, 8005ee8 <_printf_float+0x90>
 8005ee2:	232d      	movs	r3, #45	; 0x2d
 8005ee4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ee8:	4b93      	ldr	r3, [pc, #588]	; (8006138 <_printf_float+0x2e0>)
 8005eea:	4894      	ldr	r0, [pc, #592]	; (800613c <_printf_float+0x2e4>)
 8005eec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005ef0:	bf94      	ite	ls
 8005ef2:	4698      	movls	r8, r3
 8005ef4:	4680      	movhi	r8, r0
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	6123      	str	r3, [r4, #16]
 8005efa:	9b05      	ldr	r3, [sp, #20]
 8005efc:	f023 0204 	bic.w	r2, r3, #4
 8005f00:	6022      	str	r2, [r4, #0]
 8005f02:	f04f 0900 	mov.w	r9, #0
 8005f06:	9700      	str	r7, [sp, #0]
 8005f08:	4633      	mov	r3, r6
 8005f0a:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f0c:	4621      	mov	r1, r4
 8005f0e:	4628      	mov	r0, r5
 8005f10:	f000 f9d8 	bl	80062c4 <_printf_common>
 8005f14:	3001      	adds	r0, #1
 8005f16:	f040 8090 	bne.w	800603a <_printf_float+0x1e2>
 8005f1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f1e:	b00d      	add	sp, #52	; 0x34
 8005f20:	ecbd 8b02 	vpop	{d8}
 8005f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f28:	4642      	mov	r2, r8
 8005f2a:	464b      	mov	r3, r9
 8005f2c:	4640      	mov	r0, r8
 8005f2e:	4649      	mov	r1, r9
 8005f30:	f7fa fdd4 	bl	8000adc <__aeabi_dcmpun>
 8005f34:	b140      	cbz	r0, 8005f48 <_printf_float+0xf0>
 8005f36:	464b      	mov	r3, r9
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	bfbc      	itt	lt
 8005f3c:	232d      	movlt	r3, #45	; 0x2d
 8005f3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005f42:	487f      	ldr	r0, [pc, #508]	; (8006140 <_printf_float+0x2e8>)
 8005f44:	4b7f      	ldr	r3, [pc, #508]	; (8006144 <_printf_float+0x2ec>)
 8005f46:	e7d1      	b.n	8005eec <_printf_float+0x94>
 8005f48:	6863      	ldr	r3, [r4, #4]
 8005f4a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005f4e:	9206      	str	r2, [sp, #24]
 8005f50:	1c5a      	adds	r2, r3, #1
 8005f52:	d13f      	bne.n	8005fd4 <_printf_float+0x17c>
 8005f54:	2306      	movs	r3, #6
 8005f56:	6063      	str	r3, [r4, #4]
 8005f58:	9b05      	ldr	r3, [sp, #20]
 8005f5a:	6861      	ldr	r1, [r4, #4]
 8005f5c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f60:	2300      	movs	r3, #0
 8005f62:	9303      	str	r3, [sp, #12]
 8005f64:	ab0a      	add	r3, sp, #40	; 0x28
 8005f66:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005f6a:	ab09      	add	r3, sp, #36	; 0x24
 8005f6c:	ec49 8b10 	vmov	d0, r8, r9
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	6022      	str	r2, [r4, #0]
 8005f74:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f78:	4628      	mov	r0, r5
 8005f7a:	f7ff fecd 	bl	8005d18 <__cvt>
 8005f7e:	9b06      	ldr	r3, [sp, #24]
 8005f80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f82:	2b47      	cmp	r3, #71	; 0x47
 8005f84:	4680      	mov	r8, r0
 8005f86:	d108      	bne.n	8005f9a <_printf_float+0x142>
 8005f88:	1cc8      	adds	r0, r1, #3
 8005f8a:	db02      	blt.n	8005f92 <_printf_float+0x13a>
 8005f8c:	6863      	ldr	r3, [r4, #4]
 8005f8e:	4299      	cmp	r1, r3
 8005f90:	dd41      	ble.n	8006016 <_printf_float+0x1be>
 8005f92:	f1ab 0b02 	sub.w	fp, fp, #2
 8005f96:	fa5f fb8b 	uxtb.w	fp, fp
 8005f9a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f9e:	d820      	bhi.n	8005fe2 <_printf_float+0x18a>
 8005fa0:	3901      	subs	r1, #1
 8005fa2:	465a      	mov	r2, fp
 8005fa4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005fa8:	9109      	str	r1, [sp, #36]	; 0x24
 8005faa:	f7ff ff17 	bl	8005ddc <__exponent>
 8005fae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fb0:	1813      	adds	r3, r2, r0
 8005fb2:	2a01      	cmp	r2, #1
 8005fb4:	4681      	mov	r9, r0
 8005fb6:	6123      	str	r3, [r4, #16]
 8005fb8:	dc02      	bgt.n	8005fc0 <_printf_float+0x168>
 8005fba:	6822      	ldr	r2, [r4, #0]
 8005fbc:	07d2      	lsls	r2, r2, #31
 8005fbe:	d501      	bpl.n	8005fc4 <_printf_float+0x16c>
 8005fc0:	3301      	adds	r3, #1
 8005fc2:	6123      	str	r3, [r4, #16]
 8005fc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d09c      	beq.n	8005f06 <_printf_float+0xae>
 8005fcc:	232d      	movs	r3, #45	; 0x2d
 8005fce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fd2:	e798      	b.n	8005f06 <_printf_float+0xae>
 8005fd4:	9a06      	ldr	r2, [sp, #24]
 8005fd6:	2a47      	cmp	r2, #71	; 0x47
 8005fd8:	d1be      	bne.n	8005f58 <_printf_float+0x100>
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d1bc      	bne.n	8005f58 <_printf_float+0x100>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	e7b9      	b.n	8005f56 <_printf_float+0xfe>
 8005fe2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005fe6:	d118      	bne.n	800601a <_printf_float+0x1c2>
 8005fe8:	2900      	cmp	r1, #0
 8005fea:	6863      	ldr	r3, [r4, #4]
 8005fec:	dd0b      	ble.n	8006006 <_printf_float+0x1ae>
 8005fee:	6121      	str	r1, [r4, #16]
 8005ff0:	b913      	cbnz	r3, 8005ff8 <_printf_float+0x1a0>
 8005ff2:	6822      	ldr	r2, [r4, #0]
 8005ff4:	07d0      	lsls	r0, r2, #31
 8005ff6:	d502      	bpl.n	8005ffe <_printf_float+0x1a6>
 8005ff8:	3301      	adds	r3, #1
 8005ffa:	440b      	add	r3, r1
 8005ffc:	6123      	str	r3, [r4, #16]
 8005ffe:	65a1      	str	r1, [r4, #88]	; 0x58
 8006000:	f04f 0900 	mov.w	r9, #0
 8006004:	e7de      	b.n	8005fc4 <_printf_float+0x16c>
 8006006:	b913      	cbnz	r3, 800600e <_printf_float+0x1b6>
 8006008:	6822      	ldr	r2, [r4, #0]
 800600a:	07d2      	lsls	r2, r2, #31
 800600c:	d501      	bpl.n	8006012 <_printf_float+0x1ba>
 800600e:	3302      	adds	r3, #2
 8006010:	e7f4      	b.n	8005ffc <_printf_float+0x1a4>
 8006012:	2301      	movs	r3, #1
 8006014:	e7f2      	b.n	8005ffc <_printf_float+0x1a4>
 8006016:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800601a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800601c:	4299      	cmp	r1, r3
 800601e:	db05      	blt.n	800602c <_printf_float+0x1d4>
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	6121      	str	r1, [r4, #16]
 8006024:	07d8      	lsls	r0, r3, #31
 8006026:	d5ea      	bpl.n	8005ffe <_printf_float+0x1a6>
 8006028:	1c4b      	adds	r3, r1, #1
 800602a:	e7e7      	b.n	8005ffc <_printf_float+0x1a4>
 800602c:	2900      	cmp	r1, #0
 800602e:	bfd4      	ite	le
 8006030:	f1c1 0202 	rsble	r2, r1, #2
 8006034:	2201      	movgt	r2, #1
 8006036:	4413      	add	r3, r2
 8006038:	e7e0      	b.n	8005ffc <_printf_float+0x1a4>
 800603a:	6823      	ldr	r3, [r4, #0]
 800603c:	055a      	lsls	r2, r3, #21
 800603e:	d407      	bmi.n	8006050 <_printf_float+0x1f8>
 8006040:	6923      	ldr	r3, [r4, #16]
 8006042:	4642      	mov	r2, r8
 8006044:	4631      	mov	r1, r6
 8006046:	4628      	mov	r0, r5
 8006048:	47b8      	blx	r7
 800604a:	3001      	adds	r0, #1
 800604c:	d12c      	bne.n	80060a8 <_printf_float+0x250>
 800604e:	e764      	b.n	8005f1a <_printf_float+0xc2>
 8006050:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006054:	f240 80e0 	bls.w	8006218 <_printf_float+0x3c0>
 8006058:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800605c:	2200      	movs	r2, #0
 800605e:	2300      	movs	r3, #0
 8006060:	f7fa fd0a 	bl	8000a78 <__aeabi_dcmpeq>
 8006064:	2800      	cmp	r0, #0
 8006066:	d034      	beq.n	80060d2 <_printf_float+0x27a>
 8006068:	4a37      	ldr	r2, [pc, #220]	; (8006148 <_printf_float+0x2f0>)
 800606a:	2301      	movs	r3, #1
 800606c:	4631      	mov	r1, r6
 800606e:	4628      	mov	r0, r5
 8006070:	47b8      	blx	r7
 8006072:	3001      	adds	r0, #1
 8006074:	f43f af51 	beq.w	8005f1a <_printf_float+0xc2>
 8006078:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800607c:	429a      	cmp	r2, r3
 800607e:	db02      	blt.n	8006086 <_printf_float+0x22e>
 8006080:	6823      	ldr	r3, [r4, #0]
 8006082:	07d8      	lsls	r0, r3, #31
 8006084:	d510      	bpl.n	80060a8 <_printf_float+0x250>
 8006086:	ee18 3a10 	vmov	r3, s16
 800608a:	4652      	mov	r2, sl
 800608c:	4631      	mov	r1, r6
 800608e:	4628      	mov	r0, r5
 8006090:	47b8      	blx	r7
 8006092:	3001      	adds	r0, #1
 8006094:	f43f af41 	beq.w	8005f1a <_printf_float+0xc2>
 8006098:	f04f 0800 	mov.w	r8, #0
 800609c:	f104 091a 	add.w	r9, r4, #26
 80060a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a2:	3b01      	subs	r3, #1
 80060a4:	4543      	cmp	r3, r8
 80060a6:	dc09      	bgt.n	80060bc <_printf_float+0x264>
 80060a8:	6823      	ldr	r3, [r4, #0]
 80060aa:	079b      	lsls	r3, r3, #30
 80060ac:	f100 8105 	bmi.w	80062ba <_printf_float+0x462>
 80060b0:	68e0      	ldr	r0, [r4, #12]
 80060b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060b4:	4298      	cmp	r0, r3
 80060b6:	bfb8      	it	lt
 80060b8:	4618      	movlt	r0, r3
 80060ba:	e730      	b.n	8005f1e <_printf_float+0xc6>
 80060bc:	2301      	movs	r3, #1
 80060be:	464a      	mov	r2, r9
 80060c0:	4631      	mov	r1, r6
 80060c2:	4628      	mov	r0, r5
 80060c4:	47b8      	blx	r7
 80060c6:	3001      	adds	r0, #1
 80060c8:	f43f af27 	beq.w	8005f1a <_printf_float+0xc2>
 80060cc:	f108 0801 	add.w	r8, r8, #1
 80060d0:	e7e6      	b.n	80060a0 <_printf_float+0x248>
 80060d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	dc39      	bgt.n	800614c <_printf_float+0x2f4>
 80060d8:	4a1b      	ldr	r2, [pc, #108]	; (8006148 <_printf_float+0x2f0>)
 80060da:	2301      	movs	r3, #1
 80060dc:	4631      	mov	r1, r6
 80060de:	4628      	mov	r0, r5
 80060e0:	47b8      	blx	r7
 80060e2:	3001      	adds	r0, #1
 80060e4:	f43f af19 	beq.w	8005f1a <_printf_float+0xc2>
 80060e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060ec:	4313      	orrs	r3, r2
 80060ee:	d102      	bne.n	80060f6 <_printf_float+0x29e>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	07d9      	lsls	r1, r3, #31
 80060f4:	d5d8      	bpl.n	80060a8 <_printf_float+0x250>
 80060f6:	ee18 3a10 	vmov	r3, s16
 80060fa:	4652      	mov	r2, sl
 80060fc:	4631      	mov	r1, r6
 80060fe:	4628      	mov	r0, r5
 8006100:	47b8      	blx	r7
 8006102:	3001      	adds	r0, #1
 8006104:	f43f af09 	beq.w	8005f1a <_printf_float+0xc2>
 8006108:	f04f 0900 	mov.w	r9, #0
 800610c:	f104 0a1a 	add.w	sl, r4, #26
 8006110:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006112:	425b      	negs	r3, r3
 8006114:	454b      	cmp	r3, r9
 8006116:	dc01      	bgt.n	800611c <_printf_float+0x2c4>
 8006118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800611a:	e792      	b.n	8006042 <_printf_float+0x1ea>
 800611c:	2301      	movs	r3, #1
 800611e:	4652      	mov	r2, sl
 8006120:	4631      	mov	r1, r6
 8006122:	4628      	mov	r0, r5
 8006124:	47b8      	blx	r7
 8006126:	3001      	adds	r0, #1
 8006128:	f43f aef7 	beq.w	8005f1a <_printf_float+0xc2>
 800612c:	f109 0901 	add.w	r9, r9, #1
 8006130:	e7ee      	b.n	8006110 <_printf_float+0x2b8>
 8006132:	bf00      	nop
 8006134:	7fefffff 	.word	0x7fefffff
 8006138:	08008a2c 	.word	0x08008a2c
 800613c:	08008a30 	.word	0x08008a30
 8006140:	08008a38 	.word	0x08008a38
 8006144:	08008a34 	.word	0x08008a34
 8006148:	08008a3c 	.word	0x08008a3c
 800614c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800614e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006150:	429a      	cmp	r2, r3
 8006152:	bfa8      	it	ge
 8006154:	461a      	movge	r2, r3
 8006156:	2a00      	cmp	r2, #0
 8006158:	4691      	mov	r9, r2
 800615a:	dc37      	bgt.n	80061cc <_printf_float+0x374>
 800615c:	f04f 0b00 	mov.w	fp, #0
 8006160:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006164:	f104 021a 	add.w	r2, r4, #26
 8006168:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800616a:	9305      	str	r3, [sp, #20]
 800616c:	eba3 0309 	sub.w	r3, r3, r9
 8006170:	455b      	cmp	r3, fp
 8006172:	dc33      	bgt.n	80061dc <_printf_float+0x384>
 8006174:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006178:	429a      	cmp	r2, r3
 800617a:	db3b      	blt.n	80061f4 <_printf_float+0x39c>
 800617c:	6823      	ldr	r3, [r4, #0]
 800617e:	07da      	lsls	r2, r3, #31
 8006180:	d438      	bmi.n	80061f4 <_printf_float+0x39c>
 8006182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006184:	9a05      	ldr	r2, [sp, #20]
 8006186:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006188:	1a9a      	subs	r2, r3, r2
 800618a:	eba3 0901 	sub.w	r9, r3, r1
 800618e:	4591      	cmp	r9, r2
 8006190:	bfa8      	it	ge
 8006192:	4691      	movge	r9, r2
 8006194:	f1b9 0f00 	cmp.w	r9, #0
 8006198:	dc35      	bgt.n	8006206 <_printf_float+0x3ae>
 800619a:	f04f 0800 	mov.w	r8, #0
 800619e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061a2:	f104 0a1a 	add.w	sl, r4, #26
 80061a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80061aa:	1a9b      	subs	r3, r3, r2
 80061ac:	eba3 0309 	sub.w	r3, r3, r9
 80061b0:	4543      	cmp	r3, r8
 80061b2:	f77f af79 	ble.w	80060a8 <_printf_float+0x250>
 80061b6:	2301      	movs	r3, #1
 80061b8:	4652      	mov	r2, sl
 80061ba:	4631      	mov	r1, r6
 80061bc:	4628      	mov	r0, r5
 80061be:	47b8      	blx	r7
 80061c0:	3001      	adds	r0, #1
 80061c2:	f43f aeaa 	beq.w	8005f1a <_printf_float+0xc2>
 80061c6:	f108 0801 	add.w	r8, r8, #1
 80061ca:	e7ec      	b.n	80061a6 <_printf_float+0x34e>
 80061cc:	4613      	mov	r3, r2
 80061ce:	4631      	mov	r1, r6
 80061d0:	4642      	mov	r2, r8
 80061d2:	4628      	mov	r0, r5
 80061d4:	47b8      	blx	r7
 80061d6:	3001      	adds	r0, #1
 80061d8:	d1c0      	bne.n	800615c <_printf_float+0x304>
 80061da:	e69e      	b.n	8005f1a <_printf_float+0xc2>
 80061dc:	2301      	movs	r3, #1
 80061de:	4631      	mov	r1, r6
 80061e0:	4628      	mov	r0, r5
 80061e2:	9205      	str	r2, [sp, #20]
 80061e4:	47b8      	blx	r7
 80061e6:	3001      	adds	r0, #1
 80061e8:	f43f ae97 	beq.w	8005f1a <_printf_float+0xc2>
 80061ec:	9a05      	ldr	r2, [sp, #20]
 80061ee:	f10b 0b01 	add.w	fp, fp, #1
 80061f2:	e7b9      	b.n	8006168 <_printf_float+0x310>
 80061f4:	ee18 3a10 	vmov	r3, s16
 80061f8:	4652      	mov	r2, sl
 80061fa:	4631      	mov	r1, r6
 80061fc:	4628      	mov	r0, r5
 80061fe:	47b8      	blx	r7
 8006200:	3001      	adds	r0, #1
 8006202:	d1be      	bne.n	8006182 <_printf_float+0x32a>
 8006204:	e689      	b.n	8005f1a <_printf_float+0xc2>
 8006206:	9a05      	ldr	r2, [sp, #20]
 8006208:	464b      	mov	r3, r9
 800620a:	4442      	add	r2, r8
 800620c:	4631      	mov	r1, r6
 800620e:	4628      	mov	r0, r5
 8006210:	47b8      	blx	r7
 8006212:	3001      	adds	r0, #1
 8006214:	d1c1      	bne.n	800619a <_printf_float+0x342>
 8006216:	e680      	b.n	8005f1a <_printf_float+0xc2>
 8006218:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800621a:	2a01      	cmp	r2, #1
 800621c:	dc01      	bgt.n	8006222 <_printf_float+0x3ca>
 800621e:	07db      	lsls	r3, r3, #31
 8006220:	d538      	bpl.n	8006294 <_printf_float+0x43c>
 8006222:	2301      	movs	r3, #1
 8006224:	4642      	mov	r2, r8
 8006226:	4631      	mov	r1, r6
 8006228:	4628      	mov	r0, r5
 800622a:	47b8      	blx	r7
 800622c:	3001      	adds	r0, #1
 800622e:	f43f ae74 	beq.w	8005f1a <_printf_float+0xc2>
 8006232:	ee18 3a10 	vmov	r3, s16
 8006236:	4652      	mov	r2, sl
 8006238:	4631      	mov	r1, r6
 800623a:	4628      	mov	r0, r5
 800623c:	47b8      	blx	r7
 800623e:	3001      	adds	r0, #1
 8006240:	f43f ae6b 	beq.w	8005f1a <_printf_float+0xc2>
 8006244:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006248:	2200      	movs	r2, #0
 800624a:	2300      	movs	r3, #0
 800624c:	f7fa fc14 	bl	8000a78 <__aeabi_dcmpeq>
 8006250:	b9d8      	cbnz	r0, 800628a <_printf_float+0x432>
 8006252:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006254:	f108 0201 	add.w	r2, r8, #1
 8006258:	3b01      	subs	r3, #1
 800625a:	4631      	mov	r1, r6
 800625c:	4628      	mov	r0, r5
 800625e:	47b8      	blx	r7
 8006260:	3001      	adds	r0, #1
 8006262:	d10e      	bne.n	8006282 <_printf_float+0x42a>
 8006264:	e659      	b.n	8005f1a <_printf_float+0xc2>
 8006266:	2301      	movs	r3, #1
 8006268:	4652      	mov	r2, sl
 800626a:	4631      	mov	r1, r6
 800626c:	4628      	mov	r0, r5
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	f43f ae52 	beq.w	8005f1a <_printf_float+0xc2>
 8006276:	f108 0801 	add.w	r8, r8, #1
 800627a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800627c:	3b01      	subs	r3, #1
 800627e:	4543      	cmp	r3, r8
 8006280:	dcf1      	bgt.n	8006266 <_printf_float+0x40e>
 8006282:	464b      	mov	r3, r9
 8006284:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006288:	e6dc      	b.n	8006044 <_printf_float+0x1ec>
 800628a:	f04f 0800 	mov.w	r8, #0
 800628e:	f104 0a1a 	add.w	sl, r4, #26
 8006292:	e7f2      	b.n	800627a <_printf_float+0x422>
 8006294:	2301      	movs	r3, #1
 8006296:	4642      	mov	r2, r8
 8006298:	e7df      	b.n	800625a <_printf_float+0x402>
 800629a:	2301      	movs	r3, #1
 800629c:	464a      	mov	r2, r9
 800629e:	4631      	mov	r1, r6
 80062a0:	4628      	mov	r0, r5
 80062a2:	47b8      	blx	r7
 80062a4:	3001      	adds	r0, #1
 80062a6:	f43f ae38 	beq.w	8005f1a <_printf_float+0xc2>
 80062aa:	f108 0801 	add.w	r8, r8, #1
 80062ae:	68e3      	ldr	r3, [r4, #12]
 80062b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062b2:	1a5b      	subs	r3, r3, r1
 80062b4:	4543      	cmp	r3, r8
 80062b6:	dcf0      	bgt.n	800629a <_printf_float+0x442>
 80062b8:	e6fa      	b.n	80060b0 <_printf_float+0x258>
 80062ba:	f04f 0800 	mov.w	r8, #0
 80062be:	f104 0919 	add.w	r9, r4, #25
 80062c2:	e7f4      	b.n	80062ae <_printf_float+0x456>

080062c4 <_printf_common>:
 80062c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c8:	4616      	mov	r6, r2
 80062ca:	4699      	mov	r9, r3
 80062cc:	688a      	ldr	r2, [r1, #8]
 80062ce:	690b      	ldr	r3, [r1, #16]
 80062d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062d4:	4293      	cmp	r3, r2
 80062d6:	bfb8      	it	lt
 80062d8:	4613      	movlt	r3, r2
 80062da:	6033      	str	r3, [r6, #0]
 80062dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062e0:	4607      	mov	r7, r0
 80062e2:	460c      	mov	r4, r1
 80062e4:	b10a      	cbz	r2, 80062ea <_printf_common+0x26>
 80062e6:	3301      	adds	r3, #1
 80062e8:	6033      	str	r3, [r6, #0]
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	0699      	lsls	r1, r3, #26
 80062ee:	bf42      	ittt	mi
 80062f0:	6833      	ldrmi	r3, [r6, #0]
 80062f2:	3302      	addmi	r3, #2
 80062f4:	6033      	strmi	r3, [r6, #0]
 80062f6:	6825      	ldr	r5, [r4, #0]
 80062f8:	f015 0506 	ands.w	r5, r5, #6
 80062fc:	d106      	bne.n	800630c <_printf_common+0x48>
 80062fe:	f104 0a19 	add.w	sl, r4, #25
 8006302:	68e3      	ldr	r3, [r4, #12]
 8006304:	6832      	ldr	r2, [r6, #0]
 8006306:	1a9b      	subs	r3, r3, r2
 8006308:	42ab      	cmp	r3, r5
 800630a:	dc26      	bgt.n	800635a <_printf_common+0x96>
 800630c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006310:	1e13      	subs	r3, r2, #0
 8006312:	6822      	ldr	r2, [r4, #0]
 8006314:	bf18      	it	ne
 8006316:	2301      	movne	r3, #1
 8006318:	0692      	lsls	r2, r2, #26
 800631a:	d42b      	bmi.n	8006374 <_printf_common+0xb0>
 800631c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006320:	4649      	mov	r1, r9
 8006322:	4638      	mov	r0, r7
 8006324:	47c0      	blx	r8
 8006326:	3001      	adds	r0, #1
 8006328:	d01e      	beq.n	8006368 <_printf_common+0xa4>
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	68e5      	ldr	r5, [r4, #12]
 800632e:	6832      	ldr	r2, [r6, #0]
 8006330:	f003 0306 	and.w	r3, r3, #6
 8006334:	2b04      	cmp	r3, #4
 8006336:	bf08      	it	eq
 8006338:	1aad      	subeq	r5, r5, r2
 800633a:	68a3      	ldr	r3, [r4, #8]
 800633c:	6922      	ldr	r2, [r4, #16]
 800633e:	bf0c      	ite	eq
 8006340:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006344:	2500      	movne	r5, #0
 8006346:	4293      	cmp	r3, r2
 8006348:	bfc4      	itt	gt
 800634a:	1a9b      	subgt	r3, r3, r2
 800634c:	18ed      	addgt	r5, r5, r3
 800634e:	2600      	movs	r6, #0
 8006350:	341a      	adds	r4, #26
 8006352:	42b5      	cmp	r5, r6
 8006354:	d11a      	bne.n	800638c <_printf_common+0xc8>
 8006356:	2000      	movs	r0, #0
 8006358:	e008      	b.n	800636c <_printf_common+0xa8>
 800635a:	2301      	movs	r3, #1
 800635c:	4652      	mov	r2, sl
 800635e:	4649      	mov	r1, r9
 8006360:	4638      	mov	r0, r7
 8006362:	47c0      	blx	r8
 8006364:	3001      	adds	r0, #1
 8006366:	d103      	bne.n	8006370 <_printf_common+0xac>
 8006368:	f04f 30ff 	mov.w	r0, #4294967295
 800636c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006370:	3501      	adds	r5, #1
 8006372:	e7c6      	b.n	8006302 <_printf_common+0x3e>
 8006374:	18e1      	adds	r1, r4, r3
 8006376:	1c5a      	adds	r2, r3, #1
 8006378:	2030      	movs	r0, #48	; 0x30
 800637a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800637e:	4422      	add	r2, r4
 8006380:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006384:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006388:	3302      	adds	r3, #2
 800638a:	e7c7      	b.n	800631c <_printf_common+0x58>
 800638c:	2301      	movs	r3, #1
 800638e:	4622      	mov	r2, r4
 8006390:	4649      	mov	r1, r9
 8006392:	4638      	mov	r0, r7
 8006394:	47c0      	blx	r8
 8006396:	3001      	adds	r0, #1
 8006398:	d0e6      	beq.n	8006368 <_printf_common+0xa4>
 800639a:	3601      	adds	r6, #1
 800639c:	e7d9      	b.n	8006352 <_printf_common+0x8e>
	...

080063a0 <_printf_i>:
 80063a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063a4:	7e0f      	ldrb	r7, [r1, #24]
 80063a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063a8:	2f78      	cmp	r7, #120	; 0x78
 80063aa:	4691      	mov	r9, r2
 80063ac:	4680      	mov	r8, r0
 80063ae:	460c      	mov	r4, r1
 80063b0:	469a      	mov	sl, r3
 80063b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80063b6:	d807      	bhi.n	80063c8 <_printf_i+0x28>
 80063b8:	2f62      	cmp	r7, #98	; 0x62
 80063ba:	d80a      	bhi.n	80063d2 <_printf_i+0x32>
 80063bc:	2f00      	cmp	r7, #0
 80063be:	f000 80d8 	beq.w	8006572 <_printf_i+0x1d2>
 80063c2:	2f58      	cmp	r7, #88	; 0x58
 80063c4:	f000 80a3 	beq.w	800650e <_printf_i+0x16e>
 80063c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80063d0:	e03a      	b.n	8006448 <_printf_i+0xa8>
 80063d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80063d6:	2b15      	cmp	r3, #21
 80063d8:	d8f6      	bhi.n	80063c8 <_printf_i+0x28>
 80063da:	a101      	add	r1, pc, #4	; (adr r1, 80063e0 <_printf_i+0x40>)
 80063dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063e0:	08006439 	.word	0x08006439
 80063e4:	0800644d 	.word	0x0800644d
 80063e8:	080063c9 	.word	0x080063c9
 80063ec:	080063c9 	.word	0x080063c9
 80063f0:	080063c9 	.word	0x080063c9
 80063f4:	080063c9 	.word	0x080063c9
 80063f8:	0800644d 	.word	0x0800644d
 80063fc:	080063c9 	.word	0x080063c9
 8006400:	080063c9 	.word	0x080063c9
 8006404:	080063c9 	.word	0x080063c9
 8006408:	080063c9 	.word	0x080063c9
 800640c:	08006559 	.word	0x08006559
 8006410:	0800647d 	.word	0x0800647d
 8006414:	0800653b 	.word	0x0800653b
 8006418:	080063c9 	.word	0x080063c9
 800641c:	080063c9 	.word	0x080063c9
 8006420:	0800657b 	.word	0x0800657b
 8006424:	080063c9 	.word	0x080063c9
 8006428:	0800647d 	.word	0x0800647d
 800642c:	080063c9 	.word	0x080063c9
 8006430:	080063c9 	.word	0x080063c9
 8006434:	08006543 	.word	0x08006543
 8006438:	682b      	ldr	r3, [r5, #0]
 800643a:	1d1a      	adds	r2, r3, #4
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	602a      	str	r2, [r5, #0]
 8006440:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006444:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006448:	2301      	movs	r3, #1
 800644a:	e0a3      	b.n	8006594 <_printf_i+0x1f4>
 800644c:	6820      	ldr	r0, [r4, #0]
 800644e:	6829      	ldr	r1, [r5, #0]
 8006450:	0606      	lsls	r6, r0, #24
 8006452:	f101 0304 	add.w	r3, r1, #4
 8006456:	d50a      	bpl.n	800646e <_printf_i+0xce>
 8006458:	680e      	ldr	r6, [r1, #0]
 800645a:	602b      	str	r3, [r5, #0]
 800645c:	2e00      	cmp	r6, #0
 800645e:	da03      	bge.n	8006468 <_printf_i+0xc8>
 8006460:	232d      	movs	r3, #45	; 0x2d
 8006462:	4276      	negs	r6, r6
 8006464:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006468:	485e      	ldr	r0, [pc, #376]	; (80065e4 <_printf_i+0x244>)
 800646a:	230a      	movs	r3, #10
 800646c:	e019      	b.n	80064a2 <_printf_i+0x102>
 800646e:	680e      	ldr	r6, [r1, #0]
 8006470:	602b      	str	r3, [r5, #0]
 8006472:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006476:	bf18      	it	ne
 8006478:	b236      	sxthne	r6, r6
 800647a:	e7ef      	b.n	800645c <_printf_i+0xbc>
 800647c:	682b      	ldr	r3, [r5, #0]
 800647e:	6820      	ldr	r0, [r4, #0]
 8006480:	1d19      	adds	r1, r3, #4
 8006482:	6029      	str	r1, [r5, #0]
 8006484:	0601      	lsls	r1, r0, #24
 8006486:	d501      	bpl.n	800648c <_printf_i+0xec>
 8006488:	681e      	ldr	r6, [r3, #0]
 800648a:	e002      	b.n	8006492 <_printf_i+0xf2>
 800648c:	0646      	lsls	r6, r0, #25
 800648e:	d5fb      	bpl.n	8006488 <_printf_i+0xe8>
 8006490:	881e      	ldrh	r6, [r3, #0]
 8006492:	4854      	ldr	r0, [pc, #336]	; (80065e4 <_printf_i+0x244>)
 8006494:	2f6f      	cmp	r7, #111	; 0x6f
 8006496:	bf0c      	ite	eq
 8006498:	2308      	moveq	r3, #8
 800649a:	230a      	movne	r3, #10
 800649c:	2100      	movs	r1, #0
 800649e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064a2:	6865      	ldr	r5, [r4, #4]
 80064a4:	60a5      	str	r5, [r4, #8]
 80064a6:	2d00      	cmp	r5, #0
 80064a8:	bfa2      	ittt	ge
 80064aa:	6821      	ldrge	r1, [r4, #0]
 80064ac:	f021 0104 	bicge.w	r1, r1, #4
 80064b0:	6021      	strge	r1, [r4, #0]
 80064b2:	b90e      	cbnz	r6, 80064b8 <_printf_i+0x118>
 80064b4:	2d00      	cmp	r5, #0
 80064b6:	d04d      	beq.n	8006554 <_printf_i+0x1b4>
 80064b8:	4615      	mov	r5, r2
 80064ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80064be:	fb03 6711 	mls	r7, r3, r1, r6
 80064c2:	5dc7      	ldrb	r7, [r0, r7]
 80064c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80064c8:	4637      	mov	r7, r6
 80064ca:	42bb      	cmp	r3, r7
 80064cc:	460e      	mov	r6, r1
 80064ce:	d9f4      	bls.n	80064ba <_printf_i+0x11a>
 80064d0:	2b08      	cmp	r3, #8
 80064d2:	d10b      	bne.n	80064ec <_printf_i+0x14c>
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	07de      	lsls	r6, r3, #31
 80064d8:	d508      	bpl.n	80064ec <_printf_i+0x14c>
 80064da:	6923      	ldr	r3, [r4, #16]
 80064dc:	6861      	ldr	r1, [r4, #4]
 80064de:	4299      	cmp	r1, r3
 80064e0:	bfde      	ittt	le
 80064e2:	2330      	movle	r3, #48	; 0x30
 80064e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064ec:	1b52      	subs	r2, r2, r5
 80064ee:	6122      	str	r2, [r4, #16]
 80064f0:	f8cd a000 	str.w	sl, [sp]
 80064f4:	464b      	mov	r3, r9
 80064f6:	aa03      	add	r2, sp, #12
 80064f8:	4621      	mov	r1, r4
 80064fa:	4640      	mov	r0, r8
 80064fc:	f7ff fee2 	bl	80062c4 <_printf_common>
 8006500:	3001      	adds	r0, #1
 8006502:	d14c      	bne.n	800659e <_printf_i+0x1fe>
 8006504:	f04f 30ff 	mov.w	r0, #4294967295
 8006508:	b004      	add	sp, #16
 800650a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800650e:	4835      	ldr	r0, [pc, #212]	; (80065e4 <_printf_i+0x244>)
 8006510:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006514:	6829      	ldr	r1, [r5, #0]
 8006516:	6823      	ldr	r3, [r4, #0]
 8006518:	f851 6b04 	ldr.w	r6, [r1], #4
 800651c:	6029      	str	r1, [r5, #0]
 800651e:	061d      	lsls	r5, r3, #24
 8006520:	d514      	bpl.n	800654c <_printf_i+0x1ac>
 8006522:	07df      	lsls	r7, r3, #31
 8006524:	bf44      	itt	mi
 8006526:	f043 0320 	orrmi.w	r3, r3, #32
 800652a:	6023      	strmi	r3, [r4, #0]
 800652c:	b91e      	cbnz	r6, 8006536 <_printf_i+0x196>
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	f023 0320 	bic.w	r3, r3, #32
 8006534:	6023      	str	r3, [r4, #0]
 8006536:	2310      	movs	r3, #16
 8006538:	e7b0      	b.n	800649c <_printf_i+0xfc>
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	f043 0320 	orr.w	r3, r3, #32
 8006540:	6023      	str	r3, [r4, #0]
 8006542:	2378      	movs	r3, #120	; 0x78
 8006544:	4828      	ldr	r0, [pc, #160]	; (80065e8 <_printf_i+0x248>)
 8006546:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800654a:	e7e3      	b.n	8006514 <_printf_i+0x174>
 800654c:	0659      	lsls	r1, r3, #25
 800654e:	bf48      	it	mi
 8006550:	b2b6      	uxthmi	r6, r6
 8006552:	e7e6      	b.n	8006522 <_printf_i+0x182>
 8006554:	4615      	mov	r5, r2
 8006556:	e7bb      	b.n	80064d0 <_printf_i+0x130>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	6826      	ldr	r6, [r4, #0]
 800655c:	6961      	ldr	r1, [r4, #20]
 800655e:	1d18      	adds	r0, r3, #4
 8006560:	6028      	str	r0, [r5, #0]
 8006562:	0635      	lsls	r5, r6, #24
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	d501      	bpl.n	800656c <_printf_i+0x1cc>
 8006568:	6019      	str	r1, [r3, #0]
 800656a:	e002      	b.n	8006572 <_printf_i+0x1d2>
 800656c:	0670      	lsls	r0, r6, #25
 800656e:	d5fb      	bpl.n	8006568 <_printf_i+0x1c8>
 8006570:	8019      	strh	r1, [r3, #0]
 8006572:	2300      	movs	r3, #0
 8006574:	6123      	str	r3, [r4, #16]
 8006576:	4615      	mov	r5, r2
 8006578:	e7ba      	b.n	80064f0 <_printf_i+0x150>
 800657a:	682b      	ldr	r3, [r5, #0]
 800657c:	1d1a      	adds	r2, r3, #4
 800657e:	602a      	str	r2, [r5, #0]
 8006580:	681d      	ldr	r5, [r3, #0]
 8006582:	6862      	ldr	r2, [r4, #4]
 8006584:	2100      	movs	r1, #0
 8006586:	4628      	mov	r0, r5
 8006588:	f7f9 fe02 	bl	8000190 <memchr>
 800658c:	b108      	cbz	r0, 8006592 <_printf_i+0x1f2>
 800658e:	1b40      	subs	r0, r0, r5
 8006590:	6060      	str	r0, [r4, #4]
 8006592:	6863      	ldr	r3, [r4, #4]
 8006594:	6123      	str	r3, [r4, #16]
 8006596:	2300      	movs	r3, #0
 8006598:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800659c:	e7a8      	b.n	80064f0 <_printf_i+0x150>
 800659e:	6923      	ldr	r3, [r4, #16]
 80065a0:	462a      	mov	r2, r5
 80065a2:	4649      	mov	r1, r9
 80065a4:	4640      	mov	r0, r8
 80065a6:	47d0      	blx	sl
 80065a8:	3001      	adds	r0, #1
 80065aa:	d0ab      	beq.n	8006504 <_printf_i+0x164>
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	079b      	lsls	r3, r3, #30
 80065b0:	d413      	bmi.n	80065da <_printf_i+0x23a>
 80065b2:	68e0      	ldr	r0, [r4, #12]
 80065b4:	9b03      	ldr	r3, [sp, #12]
 80065b6:	4298      	cmp	r0, r3
 80065b8:	bfb8      	it	lt
 80065ba:	4618      	movlt	r0, r3
 80065bc:	e7a4      	b.n	8006508 <_printf_i+0x168>
 80065be:	2301      	movs	r3, #1
 80065c0:	4632      	mov	r2, r6
 80065c2:	4649      	mov	r1, r9
 80065c4:	4640      	mov	r0, r8
 80065c6:	47d0      	blx	sl
 80065c8:	3001      	adds	r0, #1
 80065ca:	d09b      	beq.n	8006504 <_printf_i+0x164>
 80065cc:	3501      	adds	r5, #1
 80065ce:	68e3      	ldr	r3, [r4, #12]
 80065d0:	9903      	ldr	r1, [sp, #12]
 80065d2:	1a5b      	subs	r3, r3, r1
 80065d4:	42ab      	cmp	r3, r5
 80065d6:	dcf2      	bgt.n	80065be <_printf_i+0x21e>
 80065d8:	e7eb      	b.n	80065b2 <_printf_i+0x212>
 80065da:	2500      	movs	r5, #0
 80065dc:	f104 0619 	add.w	r6, r4, #25
 80065e0:	e7f5      	b.n	80065ce <_printf_i+0x22e>
 80065e2:	bf00      	nop
 80065e4:	08008a3e 	.word	0x08008a3e
 80065e8:	08008a4f 	.word	0x08008a4f

080065ec <iprintf>:
 80065ec:	b40f      	push	{r0, r1, r2, r3}
 80065ee:	4b0a      	ldr	r3, [pc, #40]	; (8006618 <iprintf+0x2c>)
 80065f0:	b513      	push	{r0, r1, r4, lr}
 80065f2:	681c      	ldr	r4, [r3, #0]
 80065f4:	b124      	cbz	r4, 8006600 <iprintf+0x14>
 80065f6:	69a3      	ldr	r3, [r4, #24]
 80065f8:	b913      	cbnz	r3, 8006600 <iprintf+0x14>
 80065fa:	4620      	mov	r0, r4
 80065fc:	f001 f8d8 	bl	80077b0 <__sinit>
 8006600:	ab05      	add	r3, sp, #20
 8006602:	9a04      	ldr	r2, [sp, #16]
 8006604:	68a1      	ldr	r1, [r4, #8]
 8006606:	9301      	str	r3, [sp, #4]
 8006608:	4620      	mov	r0, r4
 800660a:	f001 fe95 	bl	8008338 <_vfiprintf_r>
 800660e:	b002      	add	sp, #8
 8006610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006614:	b004      	add	sp, #16
 8006616:	4770      	bx	lr
 8006618:	20000014 	.word	0x20000014

0800661c <_puts_r>:
 800661c:	b570      	push	{r4, r5, r6, lr}
 800661e:	460e      	mov	r6, r1
 8006620:	4605      	mov	r5, r0
 8006622:	b118      	cbz	r0, 800662c <_puts_r+0x10>
 8006624:	6983      	ldr	r3, [r0, #24]
 8006626:	b90b      	cbnz	r3, 800662c <_puts_r+0x10>
 8006628:	f001 f8c2 	bl	80077b0 <__sinit>
 800662c:	69ab      	ldr	r3, [r5, #24]
 800662e:	68ac      	ldr	r4, [r5, #8]
 8006630:	b913      	cbnz	r3, 8006638 <_puts_r+0x1c>
 8006632:	4628      	mov	r0, r5
 8006634:	f001 f8bc 	bl	80077b0 <__sinit>
 8006638:	4b2c      	ldr	r3, [pc, #176]	; (80066ec <_puts_r+0xd0>)
 800663a:	429c      	cmp	r4, r3
 800663c:	d120      	bne.n	8006680 <_puts_r+0x64>
 800663e:	686c      	ldr	r4, [r5, #4]
 8006640:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006642:	07db      	lsls	r3, r3, #31
 8006644:	d405      	bmi.n	8006652 <_puts_r+0x36>
 8006646:	89a3      	ldrh	r3, [r4, #12]
 8006648:	0598      	lsls	r0, r3, #22
 800664a:	d402      	bmi.n	8006652 <_puts_r+0x36>
 800664c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800664e:	f001 f952 	bl	80078f6 <__retarget_lock_acquire_recursive>
 8006652:	89a3      	ldrh	r3, [r4, #12]
 8006654:	0719      	lsls	r1, r3, #28
 8006656:	d51d      	bpl.n	8006694 <_puts_r+0x78>
 8006658:	6923      	ldr	r3, [r4, #16]
 800665a:	b1db      	cbz	r3, 8006694 <_puts_r+0x78>
 800665c:	3e01      	subs	r6, #1
 800665e:	68a3      	ldr	r3, [r4, #8]
 8006660:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006664:	3b01      	subs	r3, #1
 8006666:	60a3      	str	r3, [r4, #8]
 8006668:	bb39      	cbnz	r1, 80066ba <_puts_r+0x9e>
 800666a:	2b00      	cmp	r3, #0
 800666c:	da38      	bge.n	80066e0 <_puts_r+0xc4>
 800666e:	4622      	mov	r2, r4
 8006670:	210a      	movs	r1, #10
 8006672:	4628      	mov	r0, r5
 8006674:	f000 f848 	bl	8006708 <__swbuf_r>
 8006678:	3001      	adds	r0, #1
 800667a:	d011      	beq.n	80066a0 <_puts_r+0x84>
 800667c:	250a      	movs	r5, #10
 800667e:	e011      	b.n	80066a4 <_puts_r+0x88>
 8006680:	4b1b      	ldr	r3, [pc, #108]	; (80066f0 <_puts_r+0xd4>)
 8006682:	429c      	cmp	r4, r3
 8006684:	d101      	bne.n	800668a <_puts_r+0x6e>
 8006686:	68ac      	ldr	r4, [r5, #8]
 8006688:	e7da      	b.n	8006640 <_puts_r+0x24>
 800668a:	4b1a      	ldr	r3, [pc, #104]	; (80066f4 <_puts_r+0xd8>)
 800668c:	429c      	cmp	r4, r3
 800668e:	bf08      	it	eq
 8006690:	68ec      	ldreq	r4, [r5, #12]
 8006692:	e7d5      	b.n	8006640 <_puts_r+0x24>
 8006694:	4621      	mov	r1, r4
 8006696:	4628      	mov	r0, r5
 8006698:	f000 f888 	bl	80067ac <__swsetup_r>
 800669c:	2800      	cmp	r0, #0
 800669e:	d0dd      	beq.n	800665c <_puts_r+0x40>
 80066a0:	f04f 35ff 	mov.w	r5, #4294967295
 80066a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80066a6:	07da      	lsls	r2, r3, #31
 80066a8:	d405      	bmi.n	80066b6 <_puts_r+0x9a>
 80066aa:	89a3      	ldrh	r3, [r4, #12]
 80066ac:	059b      	lsls	r3, r3, #22
 80066ae:	d402      	bmi.n	80066b6 <_puts_r+0x9a>
 80066b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80066b2:	f001 f921 	bl	80078f8 <__retarget_lock_release_recursive>
 80066b6:	4628      	mov	r0, r5
 80066b8:	bd70      	pop	{r4, r5, r6, pc}
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	da04      	bge.n	80066c8 <_puts_r+0xac>
 80066be:	69a2      	ldr	r2, [r4, #24]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	dc06      	bgt.n	80066d2 <_puts_r+0xb6>
 80066c4:	290a      	cmp	r1, #10
 80066c6:	d004      	beq.n	80066d2 <_puts_r+0xb6>
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	1c5a      	adds	r2, r3, #1
 80066cc:	6022      	str	r2, [r4, #0]
 80066ce:	7019      	strb	r1, [r3, #0]
 80066d0:	e7c5      	b.n	800665e <_puts_r+0x42>
 80066d2:	4622      	mov	r2, r4
 80066d4:	4628      	mov	r0, r5
 80066d6:	f000 f817 	bl	8006708 <__swbuf_r>
 80066da:	3001      	adds	r0, #1
 80066dc:	d1bf      	bne.n	800665e <_puts_r+0x42>
 80066de:	e7df      	b.n	80066a0 <_puts_r+0x84>
 80066e0:	6823      	ldr	r3, [r4, #0]
 80066e2:	250a      	movs	r5, #10
 80066e4:	1c5a      	adds	r2, r3, #1
 80066e6:	6022      	str	r2, [r4, #0]
 80066e8:	701d      	strb	r5, [r3, #0]
 80066ea:	e7db      	b.n	80066a4 <_puts_r+0x88>
 80066ec:	08008b10 	.word	0x08008b10
 80066f0:	08008b30 	.word	0x08008b30
 80066f4:	08008af0 	.word	0x08008af0

080066f8 <puts>:
 80066f8:	4b02      	ldr	r3, [pc, #8]	; (8006704 <puts+0xc>)
 80066fa:	4601      	mov	r1, r0
 80066fc:	6818      	ldr	r0, [r3, #0]
 80066fe:	f7ff bf8d 	b.w	800661c <_puts_r>
 8006702:	bf00      	nop
 8006704:	20000014 	.word	0x20000014

08006708 <__swbuf_r>:
 8006708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670a:	460e      	mov	r6, r1
 800670c:	4614      	mov	r4, r2
 800670e:	4605      	mov	r5, r0
 8006710:	b118      	cbz	r0, 800671a <__swbuf_r+0x12>
 8006712:	6983      	ldr	r3, [r0, #24]
 8006714:	b90b      	cbnz	r3, 800671a <__swbuf_r+0x12>
 8006716:	f001 f84b 	bl	80077b0 <__sinit>
 800671a:	4b21      	ldr	r3, [pc, #132]	; (80067a0 <__swbuf_r+0x98>)
 800671c:	429c      	cmp	r4, r3
 800671e:	d12b      	bne.n	8006778 <__swbuf_r+0x70>
 8006720:	686c      	ldr	r4, [r5, #4]
 8006722:	69a3      	ldr	r3, [r4, #24]
 8006724:	60a3      	str	r3, [r4, #8]
 8006726:	89a3      	ldrh	r3, [r4, #12]
 8006728:	071a      	lsls	r2, r3, #28
 800672a:	d52f      	bpl.n	800678c <__swbuf_r+0x84>
 800672c:	6923      	ldr	r3, [r4, #16]
 800672e:	b36b      	cbz	r3, 800678c <__swbuf_r+0x84>
 8006730:	6923      	ldr	r3, [r4, #16]
 8006732:	6820      	ldr	r0, [r4, #0]
 8006734:	1ac0      	subs	r0, r0, r3
 8006736:	6963      	ldr	r3, [r4, #20]
 8006738:	b2f6      	uxtb	r6, r6
 800673a:	4283      	cmp	r3, r0
 800673c:	4637      	mov	r7, r6
 800673e:	dc04      	bgt.n	800674a <__swbuf_r+0x42>
 8006740:	4621      	mov	r1, r4
 8006742:	4628      	mov	r0, r5
 8006744:	f000 ffa0 	bl	8007688 <_fflush_r>
 8006748:	bb30      	cbnz	r0, 8006798 <__swbuf_r+0x90>
 800674a:	68a3      	ldr	r3, [r4, #8]
 800674c:	3b01      	subs	r3, #1
 800674e:	60a3      	str	r3, [r4, #8]
 8006750:	6823      	ldr	r3, [r4, #0]
 8006752:	1c5a      	adds	r2, r3, #1
 8006754:	6022      	str	r2, [r4, #0]
 8006756:	701e      	strb	r6, [r3, #0]
 8006758:	6963      	ldr	r3, [r4, #20]
 800675a:	3001      	adds	r0, #1
 800675c:	4283      	cmp	r3, r0
 800675e:	d004      	beq.n	800676a <__swbuf_r+0x62>
 8006760:	89a3      	ldrh	r3, [r4, #12]
 8006762:	07db      	lsls	r3, r3, #31
 8006764:	d506      	bpl.n	8006774 <__swbuf_r+0x6c>
 8006766:	2e0a      	cmp	r6, #10
 8006768:	d104      	bne.n	8006774 <__swbuf_r+0x6c>
 800676a:	4621      	mov	r1, r4
 800676c:	4628      	mov	r0, r5
 800676e:	f000 ff8b 	bl	8007688 <_fflush_r>
 8006772:	b988      	cbnz	r0, 8006798 <__swbuf_r+0x90>
 8006774:	4638      	mov	r0, r7
 8006776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006778:	4b0a      	ldr	r3, [pc, #40]	; (80067a4 <__swbuf_r+0x9c>)
 800677a:	429c      	cmp	r4, r3
 800677c:	d101      	bne.n	8006782 <__swbuf_r+0x7a>
 800677e:	68ac      	ldr	r4, [r5, #8]
 8006780:	e7cf      	b.n	8006722 <__swbuf_r+0x1a>
 8006782:	4b09      	ldr	r3, [pc, #36]	; (80067a8 <__swbuf_r+0xa0>)
 8006784:	429c      	cmp	r4, r3
 8006786:	bf08      	it	eq
 8006788:	68ec      	ldreq	r4, [r5, #12]
 800678a:	e7ca      	b.n	8006722 <__swbuf_r+0x1a>
 800678c:	4621      	mov	r1, r4
 800678e:	4628      	mov	r0, r5
 8006790:	f000 f80c 	bl	80067ac <__swsetup_r>
 8006794:	2800      	cmp	r0, #0
 8006796:	d0cb      	beq.n	8006730 <__swbuf_r+0x28>
 8006798:	f04f 37ff 	mov.w	r7, #4294967295
 800679c:	e7ea      	b.n	8006774 <__swbuf_r+0x6c>
 800679e:	bf00      	nop
 80067a0:	08008b10 	.word	0x08008b10
 80067a4:	08008b30 	.word	0x08008b30
 80067a8:	08008af0 	.word	0x08008af0

080067ac <__swsetup_r>:
 80067ac:	4b32      	ldr	r3, [pc, #200]	; (8006878 <__swsetup_r+0xcc>)
 80067ae:	b570      	push	{r4, r5, r6, lr}
 80067b0:	681d      	ldr	r5, [r3, #0]
 80067b2:	4606      	mov	r6, r0
 80067b4:	460c      	mov	r4, r1
 80067b6:	b125      	cbz	r5, 80067c2 <__swsetup_r+0x16>
 80067b8:	69ab      	ldr	r3, [r5, #24]
 80067ba:	b913      	cbnz	r3, 80067c2 <__swsetup_r+0x16>
 80067bc:	4628      	mov	r0, r5
 80067be:	f000 fff7 	bl	80077b0 <__sinit>
 80067c2:	4b2e      	ldr	r3, [pc, #184]	; (800687c <__swsetup_r+0xd0>)
 80067c4:	429c      	cmp	r4, r3
 80067c6:	d10f      	bne.n	80067e8 <__swsetup_r+0x3c>
 80067c8:	686c      	ldr	r4, [r5, #4]
 80067ca:	89a3      	ldrh	r3, [r4, #12]
 80067cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80067d0:	0719      	lsls	r1, r3, #28
 80067d2:	d42c      	bmi.n	800682e <__swsetup_r+0x82>
 80067d4:	06dd      	lsls	r5, r3, #27
 80067d6:	d411      	bmi.n	80067fc <__swsetup_r+0x50>
 80067d8:	2309      	movs	r3, #9
 80067da:	6033      	str	r3, [r6, #0]
 80067dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80067e0:	81a3      	strh	r3, [r4, #12]
 80067e2:	f04f 30ff 	mov.w	r0, #4294967295
 80067e6:	e03e      	b.n	8006866 <__swsetup_r+0xba>
 80067e8:	4b25      	ldr	r3, [pc, #148]	; (8006880 <__swsetup_r+0xd4>)
 80067ea:	429c      	cmp	r4, r3
 80067ec:	d101      	bne.n	80067f2 <__swsetup_r+0x46>
 80067ee:	68ac      	ldr	r4, [r5, #8]
 80067f0:	e7eb      	b.n	80067ca <__swsetup_r+0x1e>
 80067f2:	4b24      	ldr	r3, [pc, #144]	; (8006884 <__swsetup_r+0xd8>)
 80067f4:	429c      	cmp	r4, r3
 80067f6:	bf08      	it	eq
 80067f8:	68ec      	ldreq	r4, [r5, #12]
 80067fa:	e7e6      	b.n	80067ca <__swsetup_r+0x1e>
 80067fc:	0758      	lsls	r0, r3, #29
 80067fe:	d512      	bpl.n	8006826 <__swsetup_r+0x7a>
 8006800:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006802:	b141      	cbz	r1, 8006816 <__swsetup_r+0x6a>
 8006804:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006808:	4299      	cmp	r1, r3
 800680a:	d002      	beq.n	8006812 <__swsetup_r+0x66>
 800680c:	4630      	mov	r0, r6
 800680e:	f001 fc89 	bl	8008124 <_free_r>
 8006812:	2300      	movs	r3, #0
 8006814:	6363      	str	r3, [r4, #52]	; 0x34
 8006816:	89a3      	ldrh	r3, [r4, #12]
 8006818:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800681c:	81a3      	strh	r3, [r4, #12]
 800681e:	2300      	movs	r3, #0
 8006820:	6063      	str	r3, [r4, #4]
 8006822:	6923      	ldr	r3, [r4, #16]
 8006824:	6023      	str	r3, [r4, #0]
 8006826:	89a3      	ldrh	r3, [r4, #12]
 8006828:	f043 0308 	orr.w	r3, r3, #8
 800682c:	81a3      	strh	r3, [r4, #12]
 800682e:	6923      	ldr	r3, [r4, #16]
 8006830:	b94b      	cbnz	r3, 8006846 <__swsetup_r+0x9a>
 8006832:	89a3      	ldrh	r3, [r4, #12]
 8006834:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006838:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800683c:	d003      	beq.n	8006846 <__swsetup_r+0x9a>
 800683e:	4621      	mov	r1, r4
 8006840:	4630      	mov	r0, r6
 8006842:	f001 f87f 	bl	8007944 <__smakebuf_r>
 8006846:	89a0      	ldrh	r0, [r4, #12]
 8006848:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800684c:	f010 0301 	ands.w	r3, r0, #1
 8006850:	d00a      	beq.n	8006868 <__swsetup_r+0xbc>
 8006852:	2300      	movs	r3, #0
 8006854:	60a3      	str	r3, [r4, #8]
 8006856:	6963      	ldr	r3, [r4, #20]
 8006858:	425b      	negs	r3, r3
 800685a:	61a3      	str	r3, [r4, #24]
 800685c:	6923      	ldr	r3, [r4, #16]
 800685e:	b943      	cbnz	r3, 8006872 <__swsetup_r+0xc6>
 8006860:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006864:	d1ba      	bne.n	80067dc <__swsetup_r+0x30>
 8006866:	bd70      	pop	{r4, r5, r6, pc}
 8006868:	0781      	lsls	r1, r0, #30
 800686a:	bf58      	it	pl
 800686c:	6963      	ldrpl	r3, [r4, #20]
 800686e:	60a3      	str	r3, [r4, #8]
 8006870:	e7f4      	b.n	800685c <__swsetup_r+0xb0>
 8006872:	2000      	movs	r0, #0
 8006874:	e7f7      	b.n	8006866 <__swsetup_r+0xba>
 8006876:	bf00      	nop
 8006878:	20000014 	.word	0x20000014
 800687c:	08008b10 	.word	0x08008b10
 8006880:	08008b30 	.word	0x08008b30
 8006884:	08008af0 	.word	0x08008af0

08006888 <quorem>:
 8006888:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688c:	6903      	ldr	r3, [r0, #16]
 800688e:	690c      	ldr	r4, [r1, #16]
 8006890:	42a3      	cmp	r3, r4
 8006892:	4607      	mov	r7, r0
 8006894:	f2c0 8081 	blt.w	800699a <quorem+0x112>
 8006898:	3c01      	subs	r4, #1
 800689a:	f101 0814 	add.w	r8, r1, #20
 800689e:	f100 0514 	add.w	r5, r0, #20
 80068a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068a6:	9301      	str	r3, [sp, #4]
 80068a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068b0:	3301      	adds	r3, #1
 80068b2:	429a      	cmp	r2, r3
 80068b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80068b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80068c0:	d331      	bcc.n	8006926 <quorem+0x9e>
 80068c2:	f04f 0e00 	mov.w	lr, #0
 80068c6:	4640      	mov	r0, r8
 80068c8:	46ac      	mov	ip, r5
 80068ca:	46f2      	mov	sl, lr
 80068cc:	f850 2b04 	ldr.w	r2, [r0], #4
 80068d0:	b293      	uxth	r3, r2
 80068d2:	fb06 e303 	mla	r3, r6, r3, lr
 80068d6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80068da:	b29b      	uxth	r3, r3
 80068dc:	ebaa 0303 	sub.w	r3, sl, r3
 80068e0:	f8dc a000 	ldr.w	sl, [ip]
 80068e4:	0c12      	lsrs	r2, r2, #16
 80068e6:	fa13 f38a 	uxtah	r3, r3, sl
 80068ea:	fb06 e202 	mla	r2, r6, r2, lr
 80068ee:	9300      	str	r3, [sp, #0]
 80068f0:	9b00      	ldr	r3, [sp, #0]
 80068f2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80068f6:	b292      	uxth	r2, r2
 80068f8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80068fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006900:	f8bd 3000 	ldrh.w	r3, [sp]
 8006904:	4581      	cmp	r9, r0
 8006906:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800690a:	f84c 3b04 	str.w	r3, [ip], #4
 800690e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006912:	d2db      	bcs.n	80068cc <quorem+0x44>
 8006914:	f855 300b 	ldr.w	r3, [r5, fp]
 8006918:	b92b      	cbnz	r3, 8006926 <quorem+0x9e>
 800691a:	9b01      	ldr	r3, [sp, #4]
 800691c:	3b04      	subs	r3, #4
 800691e:	429d      	cmp	r5, r3
 8006920:	461a      	mov	r2, r3
 8006922:	d32e      	bcc.n	8006982 <quorem+0xfa>
 8006924:	613c      	str	r4, [r7, #16]
 8006926:	4638      	mov	r0, r7
 8006928:	f001 fae4 	bl	8007ef4 <__mcmp>
 800692c:	2800      	cmp	r0, #0
 800692e:	db24      	blt.n	800697a <quorem+0xf2>
 8006930:	3601      	adds	r6, #1
 8006932:	4628      	mov	r0, r5
 8006934:	f04f 0c00 	mov.w	ip, #0
 8006938:	f858 2b04 	ldr.w	r2, [r8], #4
 800693c:	f8d0 e000 	ldr.w	lr, [r0]
 8006940:	b293      	uxth	r3, r2
 8006942:	ebac 0303 	sub.w	r3, ip, r3
 8006946:	0c12      	lsrs	r2, r2, #16
 8006948:	fa13 f38e 	uxtah	r3, r3, lr
 800694c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006950:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006954:	b29b      	uxth	r3, r3
 8006956:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800695a:	45c1      	cmp	r9, r8
 800695c:	f840 3b04 	str.w	r3, [r0], #4
 8006960:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006964:	d2e8      	bcs.n	8006938 <quorem+0xb0>
 8006966:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800696a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800696e:	b922      	cbnz	r2, 800697a <quorem+0xf2>
 8006970:	3b04      	subs	r3, #4
 8006972:	429d      	cmp	r5, r3
 8006974:	461a      	mov	r2, r3
 8006976:	d30a      	bcc.n	800698e <quorem+0x106>
 8006978:	613c      	str	r4, [r7, #16]
 800697a:	4630      	mov	r0, r6
 800697c:	b003      	add	sp, #12
 800697e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006982:	6812      	ldr	r2, [r2, #0]
 8006984:	3b04      	subs	r3, #4
 8006986:	2a00      	cmp	r2, #0
 8006988:	d1cc      	bne.n	8006924 <quorem+0x9c>
 800698a:	3c01      	subs	r4, #1
 800698c:	e7c7      	b.n	800691e <quorem+0x96>
 800698e:	6812      	ldr	r2, [r2, #0]
 8006990:	3b04      	subs	r3, #4
 8006992:	2a00      	cmp	r2, #0
 8006994:	d1f0      	bne.n	8006978 <quorem+0xf0>
 8006996:	3c01      	subs	r4, #1
 8006998:	e7eb      	b.n	8006972 <quorem+0xea>
 800699a:	2000      	movs	r0, #0
 800699c:	e7ee      	b.n	800697c <quorem+0xf4>
	...

080069a0 <_dtoa_r>:
 80069a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a4:	ed2d 8b04 	vpush	{d8-d9}
 80069a8:	ec57 6b10 	vmov	r6, r7, d0
 80069ac:	b093      	sub	sp, #76	; 0x4c
 80069ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80069b0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80069b4:	9106      	str	r1, [sp, #24]
 80069b6:	ee10 aa10 	vmov	sl, s0
 80069ba:	4604      	mov	r4, r0
 80069bc:	9209      	str	r2, [sp, #36]	; 0x24
 80069be:	930c      	str	r3, [sp, #48]	; 0x30
 80069c0:	46bb      	mov	fp, r7
 80069c2:	b975      	cbnz	r5, 80069e2 <_dtoa_r+0x42>
 80069c4:	2010      	movs	r0, #16
 80069c6:	f000 fffd 	bl	80079c4 <malloc>
 80069ca:	4602      	mov	r2, r0
 80069cc:	6260      	str	r0, [r4, #36]	; 0x24
 80069ce:	b920      	cbnz	r0, 80069da <_dtoa_r+0x3a>
 80069d0:	4ba7      	ldr	r3, [pc, #668]	; (8006c70 <_dtoa_r+0x2d0>)
 80069d2:	21ea      	movs	r1, #234	; 0xea
 80069d4:	48a7      	ldr	r0, [pc, #668]	; (8006c74 <_dtoa_r+0x2d4>)
 80069d6:	f001 fe45 	bl	8008664 <__assert_func>
 80069da:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80069de:	6005      	str	r5, [r0, #0]
 80069e0:	60c5      	str	r5, [r0, #12]
 80069e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069e4:	6819      	ldr	r1, [r3, #0]
 80069e6:	b151      	cbz	r1, 80069fe <_dtoa_r+0x5e>
 80069e8:	685a      	ldr	r2, [r3, #4]
 80069ea:	604a      	str	r2, [r1, #4]
 80069ec:	2301      	movs	r3, #1
 80069ee:	4093      	lsls	r3, r2
 80069f0:	608b      	str	r3, [r1, #8]
 80069f2:	4620      	mov	r0, r4
 80069f4:	f001 f83c 	bl	8007a70 <_Bfree>
 80069f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069fa:	2200      	movs	r2, #0
 80069fc:	601a      	str	r2, [r3, #0]
 80069fe:	1e3b      	subs	r3, r7, #0
 8006a00:	bfaa      	itet	ge
 8006a02:	2300      	movge	r3, #0
 8006a04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006a08:	f8c8 3000 	strge.w	r3, [r8]
 8006a0c:	4b9a      	ldr	r3, [pc, #616]	; (8006c78 <_dtoa_r+0x2d8>)
 8006a0e:	bfbc      	itt	lt
 8006a10:	2201      	movlt	r2, #1
 8006a12:	f8c8 2000 	strlt.w	r2, [r8]
 8006a16:	ea33 030b 	bics.w	r3, r3, fp
 8006a1a:	d11b      	bne.n	8006a54 <_dtoa_r+0xb4>
 8006a1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a1e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a22:	6013      	str	r3, [r2, #0]
 8006a24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a28:	4333      	orrs	r3, r6
 8006a2a:	f000 8592 	beq.w	8007552 <_dtoa_r+0xbb2>
 8006a2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a30:	b963      	cbnz	r3, 8006a4c <_dtoa_r+0xac>
 8006a32:	4b92      	ldr	r3, [pc, #584]	; (8006c7c <_dtoa_r+0x2dc>)
 8006a34:	e022      	b.n	8006a7c <_dtoa_r+0xdc>
 8006a36:	4b92      	ldr	r3, [pc, #584]	; (8006c80 <_dtoa_r+0x2e0>)
 8006a38:	9301      	str	r3, [sp, #4]
 8006a3a:	3308      	adds	r3, #8
 8006a3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006a3e:	6013      	str	r3, [r2, #0]
 8006a40:	9801      	ldr	r0, [sp, #4]
 8006a42:	b013      	add	sp, #76	; 0x4c
 8006a44:	ecbd 8b04 	vpop	{d8-d9}
 8006a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a4c:	4b8b      	ldr	r3, [pc, #556]	; (8006c7c <_dtoa_r+0x2dc>)
 8006a4e:	9301      	str	r3, [sp, #4]
 8006a50:	3303      	adds	r3, #3
 8006a52:	e7f3      	b.n	8006a3c <_dtoa_r+0x9c>
 8006a54:	2200      	movs	r2, #0
 8006a56:	2300      	movs	r3, #0
 8006a58:	4650      	mov	r0, sl
 8006a5a:	4659      	mov	r1, fp
 8006a5c:	f7fa f80c 	bl	8000a78 <__aeabi_dcmpeq>
 8006a60:	ec4b ab19 	vmov	d9, sl, fp
 8006a64:	4680      	mov	r8, r0
 8006a66:	b158      	cbz	r0, 8006a80 <_dtoa_r+0xe0>
 8006a68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 856b 	beq.w	800754c <_dtoa_r+0xbac>
 8006a76:	4883      	ldr	r0, [pc, #524]	; (8006c84 <_dtoa_r+0x2e4>)
 8006a78:	6018      	str	r0, [r3, #0]
 8006a7a:	1e43      	subs	r3, r0, #1
 8006a7c:	9301      	str	r3, [sp, #4]
 8006a7e:	e7df      	b.n	8006a40 <_dtoa_r+0xa0>
 8006a80:	ec4b ab10 	vmov	d0, sl, fp
 8006a84:	aa10      	add	r2, sp, #64	; 0x40
 8006a86:	a911      	add	r1, sp, #68	; 0x44
 8006a88:	4620      	mov	r0, r4
 8006a8a:	f001 fad9 	bl	8008040 <__d2b>
 8006a8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006a92:	ee08 0a10 	vmov	s16, r0
 8006a96:	2d00      	cmp	r5, #0
 8006a98:	f000 8084 	beq.w	8006ba4 <_dtoa_r+0x204>
 8006a9c:	ee19 3a90 	vmov	r3, s19
 8006aa0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aa4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006aa8:	4656      	mov	r6, sl
 8006aaa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006aae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006ab2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006ab6:	4b74      	ldr	r3, [pc, #464]	; (8006c88 <_dtoa_r+0x2e8>)
 8006ab8:	2200      	movs	r2, #0
 8006aba:	4630      	mov	r0, r6
 8006abc:	4639      	mov	r1, r7
 8006abe:	f7f9 fbbb 	bl	8000238 <__aeabi_dsub>
 8006ac2:	a365      	add	r3, pc, #404	; (adr r3, 8006c58 <_dtoa_r+0x2b8>)
 8006ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac8:	f7f9 fd6e 	bl	80005a8 <__aeabi_dmul>
 8006acc:	a364      	add	r3, pc, #400	; (adr r3, 8006c60 <_dtoa_r+0x2c0>)
 8006ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad2:	f7f9 fbb3 	bl	800023c <__adddf3>
 8006ad6:	4606      	mov	r6, r0
 8006ad8:	4628      	mov	r0, r5
 8006ada:	460f      	mov	r7, r1
 8006adc:	f7f9 fcfa 	bl	80004d4 <__aeabi_i2d>
 8006ae0:	a361      	add	r3, pc, #388	; (adr r3, 8006c68 <_dtoa_r+0x2c8>)
 8006ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae6:	f7f9 fd5f 	bl	80005a8 <__aeabi_dmul>
 8006aea:	4602      	mov	r2, r0
 8006aec:	460b      	mov	r3, r1
 8006aee:	4630      	mov	r0, r6
 8006af0:	4639      	mov	r1, r7
 8006af2:	f7f9 fba3 	bl	800023c <__adddf3>
 8006af6:	4606      	mov	r6, r0
 8006af8:	460f      	mov	r7, r1
 8006afa:	f7fa f805 	bl	8000b08 <__aeabi_d2iz>
 8006afe:	2200      	movs	r2, #0
 8006b00:	9000      	str	r0, [sp, #0]
 8006b02:	2300      	movs	r3, #0
 8006b04:	4630      	mov	r0, r6
 8006b06:	4639      	mov	r1, r7
 8006b08:	f7f9 ffc0 	bl	8000a8c <__aeabi_dcmplt>
 8006b0c:	b150      	cbz	r0, 8006b24 <_dtoa_r+0x184>
 8006b0e:	9800      	ldr	r0, [sp, #0]
 8006b10:	f7f9 fce0 	bl	80004d4 <__aeabi_i2d>
 8006b14:	4632      	mov	r2, r6
 8006b16:	463b      	mov	r3, r7
 8006b18:	f7f9 ffae 	bl	8000a78 <__aeabi_dcmpeq>
 8006b1c:	b910      	cbnz	r0, 8006b24 <_dtoa_r+0x184>
 8006b1e:	9b00      	ldr	r3, [sp, #0]
 8006b20:	3b01      	subs	r3, #1
 8006b22:	9300      	str	r3, [sp, #0]
 8006b24:	9b00      	ldr	r3, [sp, #0]
 8006b26:	2b16      	cmp	r3, #22
 8006b28:	d85a      	bhi.n	8006be0 <_dtoa_r+0x240>
 8006b2a:	9a00      	ldr	r2, [sp, #0]
 8006b2c:	4b57      	ldr	r3, [pc, #348]	; (8006c8c <_dtoa_r+0x2ec>)
 8006b2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b36:	ec51 0b19 	vmov	r0, r1, d9
 8006b3a:	f7f9 ffa7 	bl	8000a8c <__aeabi_dcmplt>
 8006b3e:	2800      	cmp	r0, #0
 8006b40:	d050      	beq.n	8006be4 <_dtoa_r+0x244>
 8006b42:	9b00      	ldr	r3, [sp, #0]
 8006b44:	3b01      	subs	r3, #1
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b4e:	1b5d      	subs	r5, r3, r5
 8006b50:	1e6b      	subs	r3, r5, #1
 8006b52:	9305      	str	r3, [sp, #20]
 8006b54:	bf45      	ittet	mi
 8006b56:	f1c5 0301 	rsbmi	r3, r5, #1
 8006b5a:	9304      	strmi	r3, [sp, #16]
 8006b5c:	2300      	movpl	r3, #0
 8006b5e:	2300      	movmi	r3, #0
 8006b60:	bf4c      	ite	mi
 8006b62:	9305      	strmi	r3, [sp, #20]
 8006b64:	9304      	strpl	r3, [sp, #16]
 8006b66:	9b00      	ldr	r3, [sp, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	db3d      	blt.n	8006be8 <_dtoa_r+0x248>
 8006b6c:	9b05      	ldr	r3, [sp, #20]
 8006b6e:	9a00      	ldr	r2, [sp, #0]
 8006b70:	920a      	str	r2, [sp, #40]	; 0x28
 8006b72:	4413      	add	r3, r2
 8006b74:	9305      	str	r3, [sp, #20]
 8006b76:	2300      	movs	r3, #0
 8006b78:	9307      	str	r3, [sp, #28]
 8006b7a:	9b06      	ldr	r3, [sp, #24]
 8006b7c:	2b09      	cmp	r3, #9
 8006b7e:	f200 8089 	bhi.w	8006c94 <_dtoa_r+0x2f4>
 8006b82:	2b05      	cmp	r3, #5
 8006b84:	bfc4      	itt	gt
 8006b86:	3b04      	subgt	r3, #4
 8006b88:	9306      	strgt	r3, [sp, #24]
 8006b8a:	9b06      	ldr	r3, [sp, #24]
 8006b8c:	f1a3 0302 	sub.w	r3, r3, #2
 8006b90:	bfcc      	ite	gt
 8006b92:	2500      	movgt	r5, #0
 8006b94:	2501      	movle	r5, #1
 8006b96:	2b03      	cmp	r3, #3
 8006b98:	f200 8087 	bhi.w	8006caa <_dtoa_r+0x30a>
 8006b9c:	e8df f003 	tbb	[pc, r3]
 8006ba0:	59383a2d 	.word	0x59383a2d
 8006ba4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006ba8:	441d      	add	r5, r3
 8006baa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006bae:	2b20      	cmp	r3, #32
 8006bb0:	bfc1      	itttt	gt
 8006bb2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006bb6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006bba:	fa0b f303 	lslgt.w	r3, fp, r3
 8006bbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006bc2:	bfda      	itte	le
 8006bc4:	f1c3 0320 	rsble	r3, r3, #32
 8006bc8:	fa06 f003 	lslle.w	r0, r6, r3
 8006bcc:	4318      	orrgt	r0, r3
 8006bce:	f7f9 fc71 	bl	80004b4 <__aeabi_ui2d>
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	4606      	mov	r6, r0
 8006bd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006bda:	3d01      	subs	r5, #1
 8006bdc:	930e      	str	r3, [sp, #56]	; 0x38
 8006bde:	e76a      	b.n	8006ab6 <_dtoa_r+0x116>
 8006be0:	2301      	movs	r3, #1
 8006be2:	e7b2      	b.n	8006b4a <_dtoa_r+0x1aa>
 8006be4:	900b      	str	r0, [sp, #44]	; 0x2c
 8006be6:	e7b1      	b.n	8006b4c <_dtoa_r+0x1ac>
 8006be8:	9b04      	ldr	r3, [sp, #16]
 8006bea:	9a00      	ldr	r2, [sp, #0]
 8006bec:	1a9b      	subs	r3, r3, r2
 8006bee:	9304      	str	r3, [sp, #16]
 8006bf0:	4253      	negs	r3, r2
 8006bf2:	9307      	str	r3, [sp, #28]
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	930a      	str	r3, [sp, #40]	; 0x28
 8006bf8:	e7bf      	b.n	8006b7a <_dtoa_r+0x1da>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	9308      	str	r3, [sp, #32]
 8006bfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	dc55      	bgt.n	8006cb0 <_dtoa_r+0x310>
 8006c04:	2301      	movs	r3, #1
 8006c06:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	9209      	str	r2, [sp, #36]	; 0x24
 8006c0e:	e00c      	b.n	8006c2a <_dtoa_r+0x28a>
 8006c10:	2301      	movs	r3, #1
 8006c12:	e7f3      	b.n	8006bfc <_dtoa_r+0x25c>
 8006c14:	2300      	movs	r3, #0
 8006c16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c18:	9308      	str	r3, [sp, #32]
 8006c1a:	9b00      	ldr	r3, [sp, #0]
 8006c1c:	4413      	add	r3, r2
 8006c1e:	9302      	str	r3, [sp, #8]
 8006c20:	3301      	adds	r3, #1
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	9303      	str	r3, [sp, #12]
 8006c26:	bfb8      	it	lt
 8006c28:	2301      	movlt	r3, #1
 8006c2a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	6042      	str	r2, [r0, #4]
 8006c30:	2204      	movs	r2, #4
 8006c32:	f102 0614 	add.w	r6, r2, #20
 8006c36:	429e      	cmp	r6, r3
 8006c38:	6841      	ldr	r1, [r0, #4]
 8006c3a:	d93d      	bls.n	8006cb8 <_dtoa_r+0x318>
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f000 fed7 	bl	80079f0 <_Balloc>
 8006c42:	9001      	str	r0, [sp, #4]
 8006c44:	2800      	cmp	r0, #0
 8006c46:	d13b      	bne.n	8006cc0 <_dtoa_r+0x320>
 8006c48:	4b11      	ldr	r3, [pc, #68]	; (8006c90 <_dtoa_r+0x2f0>)
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006c50:	e6c0      	b.n	80069d4 <_dtoa_r+0x34>
 8006c52:	2301      	movs	r3, #1
 8006c54:	e7df      	b.n	8006c16 <_dtoa_r+0x276>
 8006c56:	bf00      	nop
 8006c58:	636f4361 	.word	0x636f4361
 8006c5c:	3fd287a7 	.word	0x3fd287a7
 8006c60:	8b60c8b3 	.word	0x8b60c8b3
 8006c64:	3fc68a28 	.word	0x3fc68a28
 8006c68:	509f79fb 	.word	0x509f79fb
 8006c6c:	3fd34413 	.word	0x3fd34413
 8006c70:	08008a6d 	.word	0x08008a6d
 8006c74:	08008a84 	.word	0x08008a84
 8006c78:	7ff00000 	.word	0x7ff00000
 8006c7c:	08008a69 	.word	0x08008a69
 8006c80:	08008a60 	.word	0x08008a60
 8006c84:	08008a3d 	.word	0x08008a3d
 8006c88:	3ff80000 	.word	0x3ff80000
 8006c8c:	08008bd8 	.word	0x08008bd8
 8006c90:	08008adf 	.word	0x08008adf
 8006c94:	2501      	movs	r5, #1
 8006c96:	2300      	movs	r3, #0
 8006c98:	9306      	str	r3, [sp, #24]
 8006c9a:	9508      	str	r5, [sp, #32]
 8006c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ca0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	2312      	movs	r3, #18
 8006ca8:	e7b0      	b.n	8006c0c <_dtoa_r+0x26c>
 8006caa:	2301      	movs	r3, #1
 8006cac:	9308      	str	r3, [sp, #32]
 8006cae:	e7f5      	b.n	8006c9c <_dtoa_r+0x2fc>
 8006cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cb2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006cb6:	e7b8      	b.n	8006c2a <_dtoa_r+0x28a>
 8006cb8:	3101      	adds	r1, #1
 8006cba:	6041      	str	r1, [r0, #4]
 8006cbc:	0052      	lsls	r2, r2, #1
 8006cbe:	e7b8      	b.n	8006c32 <_dtoa_r+0x292>
 8006cc0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006cc2:	9a01      	ldr	r2, [sp, #4]
 8006cc4:	601a      	str	r2, [r3, #0]
 8006cc6:	9b03      	ldr	r3, [sp, #12]
 8006cc8:	2b0e      	cmp	r3, #14
 8006cca:	f200 809d 	bhi.w	8006e08 <_dtoa_r+0x468>
 8006cce:	2d00      	cmp	r5, #0
 8006cd0:	f000 809a 	beq.w	8006e08 <_dtoa_r+0x468>
 8006cd4:	9b00      	ldr	r3, [sp, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	dd32      	ble.n	8006d40 <_dtoa_r+0x3a0>
 8006cda:	4ab7      	ldr	r2, [pc, #732]	; (8006fb8 <_dtoa_r+0x618>)
 8006cdc:	f003 030f 	and.w	r3, r3, #15
 8006ce0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006ce4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ce8:	9b00      	ldr	r3, [sp, #0]
 8006cea:	05d8      	lsls	r0, r3, #23
 8006cec:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006cf0:	d516      	bpl.n	8006d20 <_dtoa_r+0x380>
 8006cf2:	4bb2      	ldr	r3, [pc, #712]	; (8006fbc <_dtoa_r+0x61c>)
 8006cf4:	ec51 0b19 	vmov	r0, r1, d9
 8006cf8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006cfc:	f7f9 fd7e 	bl	80007fc <__aeabi_ddiv>
 8006d00:	f007 070f 	and.w	r7, r7, #15
 8006d04:	4682      	mov	sl, r0
 8006d06:	468b      	mov	fp, r1
 8006d08:	2503      	movs	r5, #3
 8006d0a:	4eac      	ldr	r6, [pc, #688]	; (8006fbc <_dtoa_r+0x61c>)
 8006d0c:	b957      	cbnz	r7, 8006d24 <_dtoa_r+0x384>
 8006d0e:	4642      	mov	r2, r8
 8006d10:	464b      	mov	r3, r9
 8006d12:	4650      	mov	r0, sl
 8006d14:	4659      	mov	r1, fp
 8006d16:	f7f9 fd71 	bl	80007fc <__aeabi_ddiv>
 8006d1a:	4682      	mov	sl, r0
 8006d1c:	468b      	mov	fp, r1
 8006d1e:	e028      	b.n	8006d72 <_dtoa_r+0x3d2>
 8006d20:	2502      	movs	r5, #2
 8006d22:	e7f2      	b.n	8006d0a <_dtoa_r+0x36a>
 8006d24:	07f9      	lsls	r1, r7, #31
 8006d26:	d508      	bpl.n	8006d3a <_dtoa_r+0x39a>
 8006d28:	4640      	mov	r0, r8
 8006d2a:	4649      	mov	r1, r9
 8006d2c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006d30:	f7f9 fc3a 	bl	80005a8 <__aeabi_dmul>
 8006d34:	3501      	adds	r5, #1
 8006d36:	4680      	mov	r8, r0
 8006d38:	4689      	mov	r9, r1
 8006d3a:	107f      	asrs	r7, r7, #1
 8006d3c:	3608      	adds	r6, #8
 8006d3e:	e7e5      	b.n	8006d0c <_dtoa_r+0x36c>
 8006d40:	f000 809b 	beq.w	8006e7a <_dtoa_r+0x4da>
 8006d44:	9b00      	ldr	r3, [sp, #0]
 8006d46:	4f9d      	ldr	r7, [pc, #628]	; (8006fbc <_dtoa_r+0x61c>)
 8006d48:	425e      	negs	r6, r3
 8006d4a:	4b9b      	ldr	r3, [pc, #620]	; (8006fb8 <_dtoa_r+0x618>)
 8006d4c:	f006 020f 	and.w	r2, r6, #15
 8006d50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d58:	ec51 0b19 	vmov	r0, r1, d9
 8006d5c:	f7f9 fc24 	bl	80005a8 <__aeabi_dmul>
 8006d60:	1136      	asrs	r6, r6, #4
 8006d62:	4682      	mov	sl, r0
 8006d64:	468b      	mov	fp, r1
 8006d66:	2300      	movs	r3, #0
 8006d68:	2502      	movs	r5, #2
 8006d6a:	2e00      	cmp	r6, #0
 8006d6c:	d17a      	bne.n	8006e64 <_dtoa_r+0x4c4>
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1d3      	bne.n	8006d1a <_dtoa_r+0x37a>
 8006d72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	f000 8082 	beq.w	8006e7e <_dtoa_r+0x4de>
 8006d7a:	4b91      	ldr	r3, [pc, #580]	; (8006fc0 <_dtoa_r+0x620>)
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	4650      	mov	r0, sl
 8006d80:	4659      	mov	r1, fp
 8006d82:	f7f9 fe83 	bl	8000a8c <__aeabi_dcmplt>
 8006d86:	2800      	cmp	r0, #0
 8006d88:	d079      	beq.n	8006e7e <_dtoa_r+0x4de>
 8006d8a:	9b03      	ldr	r3, [sp, #12]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d076      	beq.n	8006e7e <_dtoa_r+0x4de>
 8006d90:	9b02      	ldr	r3, [sp, #8]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	dd36      	ble.n	8006e04 <_dtoa_r+0x464>
 8006d96:	9b00      	ldr	r3, [sp, #0]
 8006d98:	4650      	mov	r0, sl
 8006d9a:	4659      	mov	r1, fp
 8006d9c:	1e5f      	subs	r7, r3, #1
 8006d9e:	2200      	movs	r2, #0
 8006da0:	4b88      	ldr	r3, [pc, #544]	; (8006fc4 <_dtoa_r+0x624>)
 8006da2:	f7f9 fc01 	bl	80005a8 <__aeabi_dmul>
 8006da6:	9e02      	ldr	r6, [sp, #8]
 8006da8:	4682      	mov	sl, r0
 8006daa:	468b      	mov	fp, r1
 8006dac:	3501      	adds	r5, #1
 8006dae:	4628      	mov	r0, r5
 8006db0:	f7f9 fb90 	bl	80004d4 <__aeabi_i2d>
 8006db4:	4652      	mov	r2, sl
 8006db6:	465b      	mov	r3, fp
 8006db8:	f7f9 fbf6 	bl	80005a8 <__aeabi_dmul>
 8006dbc:	4b82      	ldr	r3, [pc, #520]	; (8006fc8 <_dtoa_r+0x628>)
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f7f9 fa3c 	bl	800023c <__adddf3>
 8006dc4:	46d0      	mov	r8, sl
 8006dc6:	46d9      	mov	r9, fp
 8006dc8:	4682      	mov	sl, r0
 8006dca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006dce:	2e00      	cmp	r6, #0
 8006dd0:	d158      	bne.n	8006e84 <_dtoa_r+0x4e4>
 8006dd2:	4b7e      	ldr	r3, [pc, #504]	; (8006fcc <_dtoa_r+0x62c>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	4640      	mov	r0, r8
 8006dd8:	4649      	mov	r1, r9
 8006dda:	f7f9 fa2d 	bl	8000238 <__aeabi_dsub>
 8006dde:	4652      	mov	r2, sl
 8006de0:	465b      	mov	r3, fp
 8006de2:	4680      	mov	r8, r0
 8006de4:	4689      	mov	r9, r1
 8006de6:	f7f9 fe6f 	bl	8000ac8 <__aeabi_dcmpgt>
 8006dea:	2800      	cmp	r0, #0
 8006dec:	f040 8295 	bne.w	800731a <_dtoa_r+0x97a>
 8006df0:	4652      	mov	r2, sl
 8006df2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006df6:	4640      	mov	r0, r8
 8006df8:	4649      	mov	r1, r9
 8006dfa:	f7f9 fe47 	bl	8000a8c <__aeabi_dcmplt>
 8006dfe:	2800      	cmp	r0, #0
 8006e00:	f040 8289 	bne.w	8007316 <_dtoa_r+0x976>
 8006e04:	ec5b ab19 	vmov	sl, fp, d9
 8006e08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f2c0 8148 	blt.w	80070a0 <_dtoa_r+0x700>
 8006e10:	9a00      	ldr	r2, [sp, #0]
 8006e12:	2a0e      	cmp	r2, #14
 8006e14:	f300 8144 	bgt.w	80070a0 <_dtoa_r+0x700>
 8006e18:	4b67      	ldr	r3, [pc, #412]	; (8006fb8 <_dtoa_r+0x618>)
 8006e1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006e1e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	f280 80d5 	bge.w	8006fd4 <_dtoa_r+0x634>
 8006e2a:	9b03      	ldr	r3, [sp, #12]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f300 80d1 	bgt.w	8006fd4 <_dtoa_r+0x634>
 8006e32:	f040 826f 	bne.w	8007314 <_dtoa_r+0x974>
 8006e36:	4b65      	ldr	r3, [pc, #404]	; (8006fcc <_dtoa_r+0x62c>)
 8006e38:	2200      	movs	r2, #0
 8006e3a:	4640      	mov	r0, r8
 8006e3c:	4649      	mov	r1, r9
 8006e3e:	f7f9 fbb3 	bl	80005a8 <__aeabi_dmul>
 8006e42:	4652      	mov	r2, sl
 8006e44:	465b      	mov	r3, fp
 8006e46:	f7f9 fe35 	bl	8000ab4 <__aeabi_dcmpge>
 8006e4a:	9e03      	ldr	r6, [sp, #12]
 8006e4c:	4637      	mov	r7, r6
 8006e4e:	2800      	cmp	r0, #0
 8006e50:	f040 8245 	bne.w	80072de <_dtoa_r+0x93e>
 8006e54:	9d01      	ldr	r5, [sp, #4]
 8006e56:	2331      	movs	r3, #49	; 0x31
 8006e58:	f805 3b01 	strb.w	r3, [r5], #1
 8006e5c:	9b00      	ldr	r3, [sp, #0]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	9300      	str	r3, [sp, #0]
 8006e62:	e240      	b.n	80072e6 <_dtoa_r+0x946>
 8006e64:	07f2      	lsls	r2, r6, #31
 8006e66:	d505      	bpl.n	8006e74 <_dtoa_r+0x4d4>
 8006e68:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e6c:	f7f9 fb9c 	bl	80005a8 <__aeabi_dmul>
 8006e70:	3501      	adds	r5, #1
 8006e72:	2301      	movs	r3, #1
 8006e74:	1076      	asrs	r6, r6, #1
 8006e76:	3708      	adds	r7, #8
 8006e78:	e777      	b.n	8006d6a <_dtoa_r+0x3ca>
 8006e7a:	2502      	movs	r5, #2
 8006e7c:	e779      	b.n	8006d72 <_dtoa_r+0x3d2>
 8006e7e:	9f00      	ldr	r7, [sp, #0]
 8006e80:	9e03      	ldr	r6, [sp, #12]
 8006e82:	e794      	b.n	8006dae <_dtoa_r+0x40e>
 8006e84:	9901      	ldr	r1, [sp, #4]
 8006e86:	4b4c      	ldr	r3, [pc, #304]	; (8006fb8 <_dtoa_r+0x618>)
 8006e88:	4431      	add	r1, r6
 8006e8a:	910d      	str	r1, [sp, #52]	; 0x34
 8006e8c:	9908      	ldr	r1, [sp, #32]
 8006e8e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006e92:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e96:	2900      	cmp	r1, #0
 8006e98:	d043      	beq.n	8006f22 <_dtoa_r+0x582>
 8006e9a:	494d      	ldr	r1, [pc, #308]	; (8006fd0 <_dtoa_r+0x630>)
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	f7f9 fcad 	bl	80007fc <__aeabi_ddiv>
 8006ea2:	4652      	mov	r2, sl
 8006ea4:	465b      	mov	r3, fp
 8006ea6:	f7f9 f9c7 	bl	8000238 <__aeabi_dsub>
 8006eaa:	9d01      	ldr	r5, [sp, #4]
 8006eac:	4682      	mov	sl, r0
 8006eae:	468b      	mov	fp, r1
 8006eb0:	4649      	mov	r1, r9
 8006eb2:	4640      	mov	r0, r8
 8006eb4:	f7f9 fe28 	bl	8000b08 <__aeabi_d2iz>
 8006eb8:	4606      	mov	r6, r0
 8006eba:	f7f9 fb0b 	bl	80004d4 <__aeabi_i2d>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	460b      	mov	r3, r1
 8006ec2:	4640      	mov	r0, r8
 8006ec4:	4649      	mov	r1, r9
 8006ec6:	f7f9 f9b7 	bl	8000238 <__aeabi_dsub>
 8006eca:	3630      	adds	r6, #48	; 0x30
 8006ecc:	f805 6b01 	strb.w	r6, [r5], #1
 8006ed0:	4652      	mov	r2, sl
 8006ed2:	465b      	mov	r3, fp
 8006ed4:	4680      	mov	r8, r0
 8006ed6:	4689      	mov	r9, r1
 8006ed8:	f7f9 fdd8 	bl	8000a8c <__aeabi_dcmplt>
 8006edc:	2800      	cmp	r0, #0
 8006ede:	d163      	bne.n	8006fa8 <_dtoa_r+0x608>
 8006ee0:	4642      	mov	r2, r8
 8006ee2:	464b      	mov	r3, r9
 8006ee4:	4936      	ldr	r1, [pc, #216]	; (8006fc0 <_dtoa_r+0x620>)
 8006ee6:	2000      	movs	r0, #0
 8006ee8:	f7f9 f9a6 	bl	8000238 <__aeabi_dsub>
 8006eec:	4652      	mov	r2, sl
 8006eee:	465b      	mov	r3, fp
 8006ef0:	f7f9 fdcc 	bl	8000a8c <__aeabi_dcmplt>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	f040 80b5 	bne.w	8007064 <_dtoa_r+0x6c4>
 8006efa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006efc:	429d      	cmp	r5, r3
 8006efe:	d081      	beq.n	8006e04 <_dtoa_r+0x464>
 8006f00:	4b30      	ldr	r3, [pc, #192]	; (8006fc4 <_dtoa_r+0x624>)
 8006f02:	2200      	movs	r2, #0
 8006f04:	4650      	mov	r0, sl
 8006f06:	4659      	mov	r1, fp
 8006f08:	f7f9 fb4e 	bl	80005a8 <__aeabi_dmul>
 8006f0c:	4b2d      	ldr	r3, [pc, #180]	; (8006fc4 <_dtoa_r+0x624>)
 8006f0e:	4682      	mov	sl, r0
 8006f10:	468b      	mov	fp, r1
 8006f12:	4640      	mov	r0, r8
 8006f14:	4649      	mov	r1, r9
 8006f16:	2200      	movs	r2, #0
 8006f18:	f7f9 fb46 	bl	80005a8 <__aeabi_dmul>
 8006f1c:	4680      	mov	r8, r0
 8006f1e:	4689      	mov	r9, r1
 8006f20:	e7c6      	b.n	8006eb0 <_dtoa_r+0x510>
 8006f22:	4650      	mov	r0, sl
 8006f24:	4659      	mov	r1, fp
 8006f26:	f7f9 fb3f 	bl	80005a8 <__aeabi_dmul>
 8006f2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f2c:	9d01      	ldr	r5, [sp, #4]
 8006f2e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f30:	4682      	mov	sl, r0
 8006f32:	468b      	mov	fp, r1
 8006f34:	4649      	mov	r1, r9
 8006f36:	4640      	mov	r0, r8
 8006f38:	f7f9 fde6 	bl	8000b08 <__aeabi_d2iz>
 8006f3c:	4606      	mov	r6, r0
 8006f3e:	f7f9 fac9 	bl	80004d4 <__aeabi_i2d>
 8006f42:	3630      	adds	r6, #48	; 0x30
 8006f44:	4602      	mov	r2, r0
 8006f46:	460b      	mov	r3, r1
 8006f48:	4640      	mov	r0, r8
 8006f4a:	4649      	mov	r1, r9
 8006f4c:	f7f9 f974 	bl	8000238 <__aeabi_dsub>
 8006f50:	f805 6b01 	strb.w	r6, [r5], #1
 8006f54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f56:	429d      	cmp	r5, r3
 8006f58:	4680      	mov	r8, r0
 8006f5a:	4689      	mov	r9, r1
 8006f5c:	f04f 0200 	mov.w	r2, #0
 8006f60:	d124      	bne.n	8006fac <_dtoa_r+0x60c>
 8006f62:	4b1b      	ldr	r3, [pc, #108]	; (8006fd0 <_dtoa_r+0x630>)
 8006f64:	4650      	mov	r0, sl
 8006f66:	4659      	mov	r1, fp
 8006f68:	f7f9 f968 	bl	800023c <__adddf3>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	4640      	mov	r0, r8
 8006f72:	4649      	mov	r1, r9
 8006f74:	f7f9 fda8 	bl	8000ac8 <__aeabi_dcmpgt>
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	d173      	bne.n	8007064 <_dtoa_r+0x6c4>
 8006f7c:	4652      	mov	r2, sl
 8006f7e:	465b      	mov	r3, fp
 8006f80:	4913      	ldr	r1, [pc, #76]	; (8006fd0 <_dtoa_r+0x630>)
 8006f82:	2000      	movs	r0, #0
 8006f84:	f7f9 f958 	bl	8000238 <__aeabi_dsub>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	4640      	mov	r0, r8
 8006f8e:	4649      	mov	r1, r9
 8006f90:	f7f9 fd7c 	bl	8000a8c <__aeabi_dcmplt>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	f43f af35 	beq.w	8006e04 <_dtoa_r+0x464>
 8006f9a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006f9c:	1e6b      	subs	r3, r5, #1
 8006f9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fa0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006fa4:	2b30      	cmp	r3, #48	; 0x30
 8006fa6:	d0f8      	beq.n	8006f9a <_dtoa_r+0x5fa>
 8006fa8:	9700      	str	r7, [sp, #0]
 8006faa:	e049      	b.n	8007040 <_dtoa_r+0x6a0>
 8006fac:	4b05      	ldr	r3, [pc, #20]	; (8006fc4 <_dtoa_r+0x624>)
 8006fae:	f7f9 fafb 	bl	80005a8 <__aeabi_dmul>
 8006fb2:	4680      	mov	r8, r0
 8006fb4:	4689      	mov	r9, r1
 8006fb6:	e7bd      	b.n	8006f34 <_dtoa_r+0x594>
 8006fb8:	08008bd8 	.word	0x08008bd8
 8006fbc:	08008bb0 	.word	0x08008bb0
 8006fc0:	3ff00000 	.word	0x3ff00000
 8006fc4:	40240000 	.word	0x40240000
 8006fc8:	401c0000 	.word	0x401c0000
 8006fcc:	40140000 	.word	0x40140000
 8006fd0:	3fe00000 	.word	0x3fe00000
 8006fd4:	9d01      	ldr	r5, [sp, #4]
 8006fd6:	4656      	mov	r6, sl
 8006fd8:	465f      	mov	r7, fp
 8006fda:	4642      	mov	r2, r8
 8006fdc:	464b      	mov	r3, r9
 8006fde:	4630      	mov	r0, r6
 8006fe0:	4639      	mov	r1, r7
 8006fe2:	f7f9 fc0b 	bl	80007fc <__aeabi_ddiv>
 8006fe6:	f7f9 fd8f 	bl	8000b08 <__aeabi_d2iz>
 8006fea:	4682      	mov	sl, r0
 8006fec:	f7f9 fa72 	bl	80004d4 <__aeabi_i2d>
 8006ff0:	4642      	mov	r2, r8
 8006ff2:	464b      	mov	r3, r9
 8006ff4:	f7f9 fad8 	bl	80005a8 <__aeabi_dmul>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	4639      	mov	r1, r7
 8007000:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007004:	f7f9 f918 	bl	8000238 <__aeabi_dsub>
 8007008:	f805 6b01 	strb.w	r6, [r5], #1
 800700c:	9e01      	ldr	r6, [sp, #4]
 800700e:	9f03      	ldr	r7, [sp, #12]
 8007010:	1bae      	subs	r6, r5, r6
 8007012:	42b7      	cmp	r7, r6
 8007014:	4602      	mov	r2, r0
 8007016:	460b      	mov	r3, r1
 8007018:	d135      	bne.n	8007086 <_dtoa_r+0x6e6>
 800701a:	f7f9 f90f 	bl	800023c <__adddf3>
 800701e:	4642      	mov	r2, r8
 8007020:	464b      	mov	r3, r9
 8007022:	4606      	mov	r6, r0
 8007024:	460f      	mov	r7, r1
 8007026:	f7f9 fd4f 	bl	8000ac8 <__aeabi_dcmpgt>
 800702a:	b9d0      	cbnz	r0, 8007062 <_dtoa_r+0x6c2>
 800702c:	4642      	mov	r2, r8
 800702e:	464b      	mov	r3, r9
 8007030:	4630      	mov	r0, r6
 8007032:	4639      	mov	r1, r7
 8007034:	f7f9 fd20 	bl	8000a78 <__aeabi_dcmpeq>
 8007038:	b110      	cbz	r0, 8007040 <_dtoa_r+0x6a0>
 800703a:	f01a 0f01 	tst.w	sl, #1
 800703e:	d110      	bne.n	8007062 <_dtoa_r+0x6c2>
 8007040:	4620      	mov	r0, r4
 8007042:	ee18 1a10 	vmov	r1, s16
 8007046:	f000 fd13 	bl	8007a70 <_Bfree>
 800704a:	2300      	movs	r3, #0
 800704c:	9800      	ldr	r0, [sp, #0]
 800704e:	702b      	strb	r3, [r5, #0]
 8007050:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007052:	3001      	adds	r0, #1
 8007054:	6018      	str	r0, [r3, #0]
 8007056:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007058:	2b00      	cmp	r3, #0
 800705a:	f43f acf1 	beq.w	8006a40 <_dtoa_r+0xa0>
 800705e:	601d      	str	r5, [r3, #0]
 8007060:	e4ee      	b.n	8006a40 <_dtoa_r+0xa0>
 8007062:	9f00      	ldr	r7, [sp, #0]
 8007064:	462b      	mov	r3, r5
 8007066:	461d      	mov	r5, r3
 8007068:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800706c:	2a39      	cmp	r2, #57	; 0x39
 800706e:	d106      	bne.n	800707e <_dtoa_r+0x6de>
 8007070:	9a01      	ldr	r2, [sp, #4]
 8007072:	429a      	cmp	r2, r3
 8007074:	d1f7      	bne.n	8007066 <_dtoa_r+0x6c6>
 8007076:	9901      	ldr	r1, [sp, #4]
 8007078:	2230      	movs	r2, #48	; 0x30
 800707a:	3701      	adds	r7, #1
 800707c:	700a      	strb	r2, [r1, #0]
 800707e:	781a      	ldrb	r2, [r3, #0]
 8007080:	3201      	adds	r2, #1
 8007082:	701a      	strb	r2, [r3, #0]
 8007084:	e790      	b.n	8006fa8 <_dtoa_r+0x608>
 8007086:	4ba6      	ldr	r3, [pc, #664]	; (8007320 <_dtoa_r+0x980>)
 8007088:	2200      	movs	r2, #0
 800708a:	f7f9 fa8d 	bl	80005a8 <__aeabi_dmul>
 800708e:	2200      	movs	r2, #0
 8007090:	2300      	movs	r3, #0
 8007092:	4606      	mov	r6, r0
 8007094:	460f      	mov	r7, r1
 8007096:	f7f9 fcef 	bl	8000a78 <__aeabi_dcmpeq>
 800709a:	2800      	cmp	r0, #0
 800709c:	d09d      	beq.n	8006fda <_dtoa_r+0x63a>
 800709e:	e7cf      	b.n	8007040 <_dtoa_r+0x6a0>
 80070a0:	9a08      	ldr	r2, [sp, #32]
 80070a2:	2a00      	cmp	r2, #0
 80070a4:	f000 80d7 	beq.w	8007256 <_dtoa_r+0x8b6>
 80070a8:	9a06      	ldr	r2, [sp, #24]
 80070aa:	2a01      	cmp	r2, #1
 80070ac:	f300 80ba 	bgt.w	8007224 <_dtoa_r+0x884>
 80070b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070b2:	2a00      	cmp	r2, #0
 80070b4:	f000 80b2 	beq.w	800721c <_dtoa_r+0x87c>
 80070b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80070bc:	9e07      	ldr	r6, [sp, #28]
 80070be:	9d04      	ldr	r5, [sp, #16]
 80070c0:	9a04      	ldr	r2, [sp, #16]
 80070c2:	441a      	add	r2, r3
 80070c4:	9204      	str	r2, [sp, #16]
 80070c6:	9a05      	ldr	r2, [sp, #20]
 80070c8:	2101      	movs	r1, #1
 80070ca:	441a      	add	r2, r3
 80070cc:	4620      	mov	r0, r4
 80070ce:	9205      	str	r2, [sp, #20]
 80070d0:	f000 fd86 	bl	8007be0 <__i2b>
 80070d4:	4607      	mov	r7, r0
 80070d6:	2d00      	cmp	r5, #0
 80070d8:	dd0c      	ble.n	80070f4 <_dtoa_r+0x754>
 80070da:	9b05      	ldr	r3, [sp, #20]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	dd09      	ble.n	80070f4 <_dtoa_r+0x754>
 80070e0:	42ab      	cmp	r3, r5
 80070e2:	9a04      	ldr	r2, [sp, #16]
 80070e4:	bfa8      	it	ge
 80070e6:	462b      	movge	r3, r5
 80070e8:	1ad2      	subs	r2, r2, r3
 80070ea:	9204      	str	r2, [sp, #16]
 80070ec:	9a05      	ldr	r2, [sp, #20]
 80070ee:	1aed      	subs	r5, r5, r3
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	9305      	str	r3, [sp, #20]
 80070f4:	9b07      	ldr	r3, [sp, #28]
 80070f6:	b31b      	cbz	r3, 8007140 <_dtoa_r+0x7a0>
 80070f8:	9b08      	ldr	r3, [sp, #32]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	f000 80af 	beq.w	800725e <_dtoa_r+0x8be>
 8007100:	2e00      	cmp	r6, #0
 8007102:	dd13      	ble.n	800712c <_dtoa_r+0x78c>
 8007104:	4639      	mov	r1, r7
 8007106:	4632      	mov	r2, r6
 8007108:	4620      	mov	r0, r4
 800710a:	f000 fe29 	bl	8007d60 <__pow5mult>
 800710e:	ee18 2a10 	vmov	r2, s16
 8007112:	4601      	mov	r1, r0
 8007114:	4607      	mov	r7, r0
 8007116:	4620      	mov	r0, r4
 8007118:	f000 fd78 	bl	8007c0c <__multiply>
 800711c:	ee18 1a10 	vmov	r1, s16
 8007120:	4680      	mov	r8, r0
 8007122:	4620      	mov	r0, r4
 8007124:	f000 fca4 	bl	8007a70 <_Bfree>
 8007128:	ee08 8a10 	vmov	s16, r8
 800712c:	9b07      	ldr	r3, [sp, #28]
 800712e:	1b9a      	subs	r2, r3, r6
 8007130:	d006      	beq.n	8007140 <_dtoa_r+0x7a0>
 8007132:	ee18 1a10 	vmov	r1, s16
 8007136:	4620      	mov	r0, r4
 8007138:	f000 fe12 	bl	8007d60 <__pow5mult>
 800713c:	ee08 0a10 	vmov	s16, r0
 8007140:	2101      	movs	r1, #1
 8007142:	4620      	mov	r0, r4
 8007144:	f000 fd4c 	bl	8007be0 <__i2b>
 8007148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800714a:	2b00      	cmp	r3, #0
 800714c:	4606      	mov	r6, r0
 800714e:	f340 8088 	ble.w	8007262 <_dtoa_r+0x8c2>
 8007152:	461a      	mov	r2, r3
 8007154:	4601      	mov	r1, r0
 8007156:	4620      	mov	r0, r4
 8007158:	f000 fe02 	bl	8007d60 <__pow5mult>
 800715c:	9b06      	ldr	r3, [sp, #24]
 800715e:	2b01      	cmp	r3, #1
 8007160:	4606      	mov	r6, r0
 8007162:	f340 8081 	ble.w	8007268 <_dtoa_r+0x8c8>
 8007166:	f04f 0800 	mov.w	r8, #0
 800716a:	6933      	ldr	r3, [r6, #16]
 800716c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007170:	6918      	ldr	r0, [r3, #16]
 8007172:	f000 fce5 	bl	8007b40 <__hi0bits>
 8007176:	f1c0 0020 	rsb	r0, r0, #32
 800717a:	9b05      	ldr	r3, [sp, #20]
 800717c:	4418      	add	r0, r3
 800717e:	f010 001f 	ands.w	r0, r0, #31
 8007182:	f000 8092 	beq.w	80072aa <_dtoa_r+0x90a>
 8007186:	f1c0 0320 	rsb	r3, r0, #32
 800718a:	2b04      	cmp	r3, #4
 800718c:	f340 808a 	ble.w	80072a4 <_dtoa_r+0x904>
 8007190:	f1c0 001c 	rsb	r0, r0, #28
 8007194:	9b04      	ldr	r3, [sp, #16]
 8007196:	4403      	add	r3, r0
 8007198:	9304      	str	r3, [sp, #16]
 800719a:	9b05      	ldr	r3, [sp, #20]
 800719c:	4403      	add	r3, r0
 800719e:	4405      	add	r5, r0
 80071a0:	9305      	str	r3, [sp, #20]
 80071a2:	9b04      	ldr	r3, [sp, #16]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	dd07      	ble.n	80071b8 <_dtoa_r+0x818>
 80071a8:	ee18 1a10 	vmov	r1, s16
 80071ac:	461a      	mov	r2, r3
 80071ae:	4620      	mov	r0, r4
 80071b0:	f000 fe30 	bl	8007e14 <__lshift>
 80071b4:	ee08 0a10 	vmov	s16, r0
 80071b8:	9b05      	ldr	r3, [sp, #20]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	dd05      	ble.n	80071ca <_dtoa_r+0x82a>
 80071be:	4631      	mov	r1, r6
 80071c0:	461a      	mov	r2, r3
 80071c2:	4620      	mov	r0, r4
 80071c4:	f000 fe26 	bl	8007e14 <__lshift>
 80071c8:	4606      	mov	r6, r0
 80071ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d06e      	beq.n	80072ae <_dtoa_r+0x90e>
 80071d0:	ee18 0a10 	vmov	r0, s16
 80071d4:	4631      	mov	r1, r6
 80071d6:	f000 fe8d 	bl	8007ef4 <__mcmp>
 80071da:	2800      	cmp	r0, #0
 80071dc:	da67      	bge.n	80072ae <_dtoa_r+0x90e>
 80071de:	9b00      	ldr	r3, [sp, #0]
 80071e0:	3b01      	subs	r3, #1
 80071e2:	ee18 1a10 	vmov	r1, s16
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	220a      	movs	r2, #10
 80071ea:	2300      	movs	r3, #0
 80071ec:	4620      	mov	r0, r4
 80071ee:	f000 fc61 	bl	8007ab4 <__multadd>
 80071f2:	9b08      	ldr	r3, [sp, #32]
 80071f4:	ee08 0a10 	vmov	s16, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f000 81b1 	beq.w	8007560 <_dtoa_r+0xbc0>
 80071fe:	2300      	movs	r3, #0
 8007200:	4639      	mov	r1, r7
 8007202:	220a      	movs	r2, #10
 8007204:	4620      	mov	r0, r4
 8007206:	f000 fc55 	bl	8007ab4 <__multadd>
 800720a:	9b02      	ldr	r3, [sp, #8]
 800720c:	2b00      	cmp	r3, #0
 800720e:	4607      	mov	r7, r0
 8007210:	f300 808e 	bgt.w	8007330 <_dtoa_r+0x990>
 8007214:	9b06      	ldr	r3, [sp, #24]
 8007216:	2b02      	cmp	r3, #2
 8007218:	dc51      	bgt.n	80072be <_dtoa_r+0x91e>
 800721a:	e089      	b.n	8007330 <_dtoa_r+0x990>
 800721c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800721e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007222:	e74b      	b.n	80070bc <_dtoa_r+0x71c>
 8007224:	9b03      	ldr	r3, [sp, #12]
 8007226:	1e5e      	subs	r6, r3, #1
 8007228:	9b07      	ldr	r3, [sp, #28]
 800722a:	42b3      	cmp	r3, r6
 800722c:	bfbf      	itttt	lt
 800722e:	9b07      	ldrlt	r3, [sp, #28]
 8007230:	9607      	strlt	r6, [sp, #28]
 8007232:	1af2      	sublt	r2, r6, r3
 8007234:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007236:	bfb6      	itet	lt
 8007238:	189b      	addlt	r3, r3, r2
 800723a:	1b9e      	subge	r6, r3, r6
 800723c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800723e:	9b03      	ldr	r3, [sp, #12]
 8007240:	bfb8      	it	lt
 8007242:	2600      	movlt	r6, #0
 8007244:	2b00      	cmp	r3, #0
 8007246:	bfb7      	itett	lt
 8007248:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800724c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007250:	1a9d      	sublt	r5, r3, r2
 8007252:	2300      	movlt	r3, #0
 8007254:	e734      	b.n	80070c0 <_dtoa_r+0x720>
 8007256:	9e07      	ldr	r6, [sp, #28]
 8007258:	9d04      	ldr	r5, [sp, #16]
 800725a:	9f08      	ldr	r7, [sp, #32]
 800725c:	e73b      	b.n	80070d6 <_dtoa_r+0x736>
 800725e:	9a07      	ldr	r2, [sp, #28]
 8007260:	e767      	b.n	8007132 <_dtoa_r+0x792>
 8007262:	9b06      	ldr	r3, [sp, #24]
 8007264:	2b01      	cmp	r3, #1
 8007266:	dc18      	bgt.n	800729a <_dtoa_r+0x8fa>
 8007268:	f1ba 0f00 	cmp.w	sl, #0
 800726c:	d115      	bne.n	800729a <_dtoa_r+0x8fa>
 800726e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007272:	b993      	cbnz	r3, 800729a <_dtoa_r+0x8fa>
 8007274:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007278:	0d1b      	lsrs	r3, r3, #20
 800727a:	051b      	lsls	r3, r3, #20
 800727c:	b183      	cbz	r3, 80072a0 <_dtoa_r+0x900>
 800727e:	9b04      	ldr	r3, [sp, #16]
 8007280:	3301      	adds	r3, #1
 8007282:	9304      	str	r3, [sp, #16]
 8007284:	9b05      	ldr	r3, [sp, #20]
 8007286:	3301      	adds	r3, #1
 8007288:	9305      	str	r3, [sp, #20]
 800728a:	f04f 0801 	mov.w	r8, #1
 800728e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007290:	2b00      	cmp	r3, #0
 8007292:	f47f af6a 	bne.w	800716a <_dtoa_r+0x7ca>
 8007296:	2001      	movs	r0, #1
 8007298:	e76f      	b.n	800717a <_dtoa_r+0x7da>
 800729a:	f04f 0800 	mov.w	r8, #0
 800729e:	e7f6      	b.n	800728e <_dtoa_r+0x8ee>
 80072a0:	4698      	mov	r8, r3
 80072a2:	e7f4      	b.n	800728e <_dtoa_r+0x8ee>
 80072a4:	f43f af7d 	beq.w	80071a2 <_dtoa_r+0x802>
 80072a8:	4618      	mov	r0, r3
 80072aa:	301c      	adds	r0, #28
 80072ac:	e772      	b.n	8007194 <_dtoa_r+0x7f4>
 80072ae:	9b03      	ldr	r3, [sp, #12]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	dc37      	bgt.n	8007324 <_dtoa_r+0x984>
 80072b4:	9b06      	ldr	r3, [sp, #24]
 80072b6:	2b02      	cmp	r3, #2
 80072b8:	dd34      	ble.n	8007324 <_dtoa_r+0x984>
 80072ba:	9b03      	ldr	r3, [sp, #12]
 80072bc:	9302      	str	r3, [sp, #8]
 80072be:	9b02      	ldr	r3, [sp, #8]
 80072c0:	b96b      	cbnz	r3, 80072de <_dtoa_r+0x93e>
 80072c2:	4631      	mov	r1, r6
 80072c4:	2205      	movs	r2, #5
 80072c6:	4620      	mov	r0, r4
 80072c8:	f000 fbf4 	bl	8007ab4 <__multadd>
 80072cc:	4601      	mov	r1, r0
 80072ce:	4606      	mov	r6, r0
 80072d0:	ee18 0a10 	vmov	r0, s16
 80072d4:	f000 fe0e 	bl	8007ef4 <__mcmp>
 80072d8:	2800      	cmp	r0, #0
 80072da:	f73f adbb 	bgt.w	8006e54 <_dtoa_r+0x4b4>
 80072de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072e0:	9d01      	ldr	r5, [sp, #4]
 80072e2:	43db      	mvns	r3, r3
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	f04f 0800 	mov.w	r8, #0
 80072ea:	4631      	mov	r1, r6
 80072ec:	4620      	mov	r0, r4
 80072ee:	f000 fbbf 	bl	8007a70 <_Bfree>
 80072f2:	2f00      	cmp	r7, #0
 80072f4:	f43f aea4 	beq.w	8007040 <_dtoa_r+0x6a0>
 80072f8:	f1b8 0f00 	cmp.w	r8, #0
 80072fc:	d005      	beq.n	800730a <_dtoa_r+0x96a>
 80072fe:	45b8      	cmp	r8, r7
 8007300:	d003      	beq.n	800730a <_dtoa_r+0x96a>
 8007302:	4641      	mov	r1, r8
 8007304:	4620      	mov	r0, r4
 8007306:	f000 fbb3 	bl	8007a70 <_Bfree>
 800730a:	4639      	mov	r1, r7
 800730c:	4620      	mov	r0, r4
 800730e:	f000 fbaf 	bl	8007a70 <_Bfree>
 8007312:	e695      	b.n	8007040 <_dtoa_r+0x6a0>
 8007314:	2600      	movs	r6, #0
 8007316:	4637      	mov	r7, r6
 8007318:	e7e1      	b.n	80072de <_dtoa_r+0x93e>
 800731a:	9700      	str	r7, [sp, #0]
 800731c:	4637      	mov	r7, r6
 800731e:	e599      	b.n	8006e54 <_dtoa_r+0x4b4>
 8007320:	40240000 	.word	0x40240000
 8007324:	9b08      	ldr	r3, [sp, #32]
 8007326:	2b00      	cmp	r3, #0
 8007328:	f000 80ca 	beq.w	80074c0 <_dtoa_r+0xb20>
 800732c:	9b03      	ldr	r3, [sp, #12]
 800732e:	9302      	str	r3, [sp, #8]
 8007330:	2d00      	cmp	r5, #0
 8007332:	dd05      	ble.n	8007340 <_dtoa_r+0x9a0>
 8007334:	4639      	mov	r1, r7
 8007336:	462a      	mov	r2, r5
 8007338:	4620      	mov	r0, r4
 800733a:	f000 fd6b 	bl	8007e14 <__lshift>
 800733e:	4607      	mov	r7, r0
 8007340:	f1b8 0f00 	cmp.w	r8, #0
 8007344:	d05b      	beq.n	80073fe <_dtoa_r+0xa5e>
 8007346:	6879      	ldr	r1, [r7, #4]
 8007348:	4620      	mov	r0, r4
 800734a:	f000 fb51 	bl	80079f0 <_Balloc>
 800734e:	4605      	mov	r5, r0
 8007350:	b928      	cbnz	r0, 800735e <_dtoa_r+0x9be>
 8007352:	4b87      	ldr	r3, [pc, #540]	; (8007570 <_dtoa_r+0xbd0>)
 8007354:	4602      	mov	r2, r0
 8007356:	f240 21ea 	movw	r1, #746	; 0x2ea
 800735a:	f7ff bb3b 	b.w	80069d4 <_dtoa_r+0x34>
 800735e:	693a      	ldr	r2, [r7, #16]
 8007360:	3202      	adds	r2, #2
 8007362:	0092      	lsls	r2, r2, #2
 8007364:	f107 010c 	add.w	r1, r7, #12
 8007368:	300c      	adds	r0, #12
 800736a:	f000 fb33 	bl	80079d4 <memcpy>
 800736e:	2201      	movs	r2, #1
 8007370:	4629      	mov	r1, r5
 8007372:	4620      	mov	r0, r4
 8007374:	f000 fd4e 	bl	8007e14 <__lshift>
 8007378:	9b01      	ldr	r3, [sp, #4]
 800737a:	f103 0901 	add.w	r9, r3, #1
 800737e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007382:	4413      	add	r3, r2
 8007384:	9305      	str	r3, [sp, #20]
 8007386:	f00a 0301 	and.w	r3, sl, #1
 800738a:	46b8      	mov	r8, r7
 800738c:	9304      	str	r3, [sp, #16]
 800738e:	4607      	mov	r7, r0
 8007390:	4631      	mov	r1, r6
 8007392:	ee18 0a10 	vmov	r0, s16
 8007396:	f7ff fa77 	bl	8006888 <quorem>
 800739a:	4641      	mov	r1, r8
 800739c:	9002      	str	r0, [sp, #8]
 800739e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80073a2:	ee18 0a10 	vmov	r0, s16
 80073a6:	f000 fda5 	bl	8007ef4 <__mcmp>
 80073aa:	463a      	mov	r2, r7
 80073ac:	9003      	str	r0, [sp, #12]
 80073ae:	4631      	mov	r1, r6
 80073b0:	4620      	mov	r0, r4
 80073b2:	f000 fdbb 	bl	8007f2c <__mdiff>
 80073b6:	68c2      	ldr	r2, [r0, #12]
 80073b8:	f109 3bff 	add.w	fp, r9, #4294967295
 80073bc:	4605      	mov	r5, r0
 80073be:	bb02      	cbnz	r2, 8007402 <_dtoa_r+0xa62>
 80073c0:	4601      	mov	r1, r0
 80073c2:	ee18 0a10 	vmov	r0, s16
 80073c6:	f000 fd95 	bl	8007ef4 <__mcmp>
 80073ca:	4602      	mov	r2, r0
 80073cc:	4629      	mov	r1, r5
 80073ce:	4620      	mov	r0, r4
 80073d0:	9207      	str	r2, [sp, #28]
 80073d2:	f000 fb4d 	bl	8007a70 <_Bfree>
 80073d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80073da:	ea43 0102 	orr.w	r1, r3, r2
 80073de:	9b04      	ldr	r3, [sp, #16]
 80073e0:	430b      	orrs	r3, r1
 80073e2:	464d      	mov	r5, r9
 80073e4:	d10f      	bne.n	8007406 <_dtoa_r+0xa66>
 80073e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80073ea:	d02a      	beq.n	8007442 <_dtoa_r+0xaa2>
 80073ec:	9b03      	ldr	r3, [sp, #12]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	dd02      	ble.n	80073f8 <_dtoa_r+0xa58>
 80073f2:	9b02      	ldr	r3, [sp, #8]
 80073f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80073f8:	f88b a000 	strb.w	sl, [fp]
 80073fc:	e775      	b.n	80072ea <_dtoa_r+0x94a>
 80073fe:	4638      	mov	r0, r7
 8007400:	e7ba      	b.n	8007378 <_dtoa_r+0x9d8>
 8007402:	2201      	movs	r2, #1
 8007404:	e7e2      	b.n	80073cc <_dtoa_r+0xa2c>
 8007406:	9b03      	ldr	r3, [sp, #12]
 8007408:	2b00      	cmp	r3, #0
 800740a:	db04      	blt.n	8007416 <_dtoa_r+0xa76>
 800740c:	9906      	ldr	r1, [sp, #24]
 800740e:	430b      	orrs	r3, r1
 8007410:	9904      	ldr	r1, [sp, #16]
 8007412:	430b      	orrs	r3, r1
 8007414:	d122      	bne.n	800745c <_dtoa_r+0xabc>
 8007416:	2a00      	cmp	r2, #0
 8007418:	ddee      	ble.n	80073f8 <_dtoa_r+0xa58>
 800741a:	ee18 1a10 	vmov	r1, s16
 800741e:	2201      	movs	r2, #1
 8007420:	4620      	mov	r0, r4
 8007422:	f000 fcf7 	bl	8007e14 <__lshift>
 8007426:	4631      	mov	r1, r6
 8007428:	ee08 0a10 	vmov	s16, r0
 800742c:	f000 fd62 	bl	8007ef4 <__mcmp>
 8007430:	2800      	cmp	r0, #0
 8007432:	dc03      	bgt.n	800743c <_dtoa_r+0xa9c>
 8007434:	d1e0      	bne.n	80073f8 <_dtoa_r+0xa58>
 8007436:	f01a 0f01 	tst.w	sl, #1
 800743a:	d0dd      	beq.n	80073f8 <_dtoa_r+0xa58>
 800743c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007440:	d1d7      	bne.n	80073f2 <_dtoa_r+0xa52>
 8007442:	2339      	movs	r3, #57	; 0x39
 8007444:	f88b 3000 	strb.w	r3, [fp]
 8007448:	462b      	mov	r3, r5
 800744a:	461d      	mov	r5, r3
 800744c:	3b01      	subs	r3, #1
 800744e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007452:	2a39      	cmp	r2, #57	; 0x39
 8007454:	d071      	beq.n	800753a <_dtoa_r+0xb9a>
 8007456:	3201      	adds	r2, #1
 8007458:	701a      	strb	r2, [r3, #0]
 800745a:	e746      	b.n	80072ea <_dtoa_r+0x94a>
 800745c:	2a00      	cmp	r2, #0
 800745e:	dd07      	ble.n	8007470 <_dtoa_r+0xad0>
 8007460:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007464:	d0ed      	beq.n	8007442 <_dtoa_r+0xaa2>
 8007466:	f10a 0301 	add.w	r3, sl, #1
 800746a:	f88b 3000 	strb.w	r3, [fp]
 800746e:	e73c      	b.n	80072ea <_dtoa_r+0x94a>
 8007470:	9b05      	ldr	r3, [sp, #20]
 8007472:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007476:	4599      	cmp	r9, r3
 8007478:	d047      	beq.n	800750a <_dtoa_r+0xb6a>
 800747a:	ee18 1a10 	vmov	r1, s16
 800747e:	2300      	movs	r3, #0
 8007480:	220a      	movs	r2, #10
 8007482:	4620      	mov	r0, r4
 8007484:	f000 fb16 	bl	8007ab4 <__multadd>
 8007488:	45b8      	cmp	r8, r7
 800748a:	ee08 0a10 	vmov	s16, r0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	f04f 020a 	mov.w	r2, #10
 8007496:	4641      	mov	r1, r8
 8007498:	4620      	mov	r0, r4
 800749a:	d106      	bne.n	80074aa <_dtoa_r+0xb0a>
 800749c:	f000 fb0a 	bl	8007ab4 <__multadd>
 80074a0:	4680      	mov	r8, r0
 80074a2:	4607      	mov	r7, r0
 80074a4:	f109 0901 	add.w	r9, r9, #1
 80074a8:	e772      	b.n	8007390 <_dtoa_r+0x9f0>
 80074aa:	f000 fb03 	bl	8007ab4 <__multadd>
 80074ae:	4639      	mov	r1, r7
 80074b0:	4680      	mov	r8, r0
 80074b2:	2300      	movs	r3, #0
 80074b4:	220a      	movs	r2, #10
 80074b6:	4620      	mov	r0, r4
 80074b8:	f000 fafc 	bl	8007ab4 <__multadd>
 80074bc:	4607      	mov	r7, r0
 80074be:	e7f1      	b.n	80074a4 <_dtoa_r+0xb04>
 80074c0:	9b03      	ldr	r3, [sp, #12]
 80074c2:	9302      	str	r3, [sp, #8]
 80074c4:	9d01      	ldr	r5, [sp, #4]
 80074c6:	ee18 0a10 	vmov	r0, s16
 80074ca:	4631      	mov	r1, r6
 80074cc:	f7ff f9dc 	bl	8006888 <quorem>
 80074d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80074d4:	9b01      	ldr	r3, [sp, #4]
 80074d6:	f805 ab01 	strb.w	sl, [r5], #1
 80074da:	1aea      	subs	r2, r5, r3
 80074dc:	9b02      	ldr	r3, [sp, #8]
 80074de:	4293      	cmp	r3, r2
 80074e0:	dd09      	ble.n	80074f6 <_dtoa_r+0xb56>
 80074e2:	ee18 1a10 	vmov	r1, s16
 80074e6:	2300      	movs	r3, #0
 80074e8:	220a      	movs	r2, #10
 80074ea:	4620      	mov	r0, r4
 80074ec:	f000 fae2 	bl	8007ab4 <__multadd>
 80074f0:	ee08 0a10 	vmov	s16, r0
 80074f4:	e7e7      	b.n	80074c6 <_dtoa_r+0xb26>
 80074f6:	9b02      	ldr	r3, [sp, #8]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	bfc8      	it	gt
 80074fc:	461d      	movgt	r5, r3
 80074fe:	9b01      	ldr	r3, [sp, #4]
 8007500:	bfd8      	it	le
 8007502:	2501      	movle	r5, #1
 8007504:	441d      	add	r5, r3
 8007506:	f04f 0800 	mov.w	r8, #0
 800750a:	ee18 1a10 	vmov	r1, s16
 800750e:	2201      	movs	r2, #1
 8007510:	4620      	mov	r0, r4
 8007512:	f000 fc7f 	bl	8007e14 <__lshift>
 8007516:	4631      	mov	r1, r6
 8007518:	ee08 0a10 	vmov	s16, r0
 800751c:	f000 fcea 	bl	8007ef4 <__mcmp>
 8007520:	2800      	cmp	r0, #0
 8007522:	dc91      	bgt.n	8007448 <_dtoa_r+0xaa8>
 8007524:	d102      	bne.n	800752c <_dtoa_r+0xb8c>
 8007526:	f01a 0f01 	tst.w	sl, #1
 800752a:	d18d      	bne.n	8007448 <_dtoa_r+0xaa8>
 800752c:	462b      	mov	r3, r5
 800752e:	461d      	mov	r5, r3
 8007530:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007534:	2a30      	cmp	r2, #48	; 0x30
 8007536:	d0fa      	beq.n	800752e <_dtoa_r+0xb8e>
 8007538:	e6d7      	b.n	80072ea <_dtoa_r+0x94a>
 800753a:	9a01      	ldr	r2, [sp, #4]
 800753c:	429a      	cmp	r2, r3
 800753e:	d184      	bne.n	800744a <_dtoa_r+0xaaa>
 8007540:	9b00      	ldr	r3, [sp, #0]
 8007542:	3301      	adds	r3, #1
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	2331      	movs	r3, #49	; 0x31
 8007548:	7013      	strb	r3, [r2, #0]
 800754a:	e6ce      	b.n	80072ea <_dtoa_r+0x94a>
 800754c:	4b09      	ldr	r3, [pc, #36]	; (8007574 <_dtoa_r+0xbd4>)
 800754e:	f7ff ba95 	b.w	8006a7c <_dtoa_r+0xdc>
 8007552:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007554:	2b00      	cmp	r3, #0
 8007556:	f47f aa6e 	bne.w	8006a36 <_dtoa_r+0x96>
 800755a:	4b07      	ldr	r3, [pc, #28]	; (8007578 <_dtoa_r+0xbd8>)
 800755c:	f7ff ba8e 	b.w	8006a7c <_dtoa_r+0xdc>
 8007560:	9b02      	ldr	r3, [sp, #8]
 8007562:	2b00      	cmp	r3, #0
 8007564:	dcae      	bgt.n	80074c4 <_dtoa_r+0xb24>
 8007566:	9b06      	ldr	r3, [sp, #24]
 8007568:	2b02      	cmp	r3, #2
 800756a:	f73f aea8 	bgt.w	80072be <_dtoa_r+0x91e>
 800756e:	e7a9      	b.n	80074c4 <_dtoa_r+0xb24>
 8007570:	08008adf 	.word	0x08008adf
 8007574:	08008a3c 	.word	0x08008a3c
 8007578:	08008a60 	.word	0x08008a60

0800757c <__sflush_r>:
 800757c:	898a      	ldrh	r2, [r1, #12]
 800757e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007582:	4605      	mov	r5, r0
 8007584:	0710      	lsls	r0, r2, #28
 8007586:	460c      	mov	r4, r1
 8007588:	d458      	bmi.n	800763c <__sflush_r+0xc0>
 800758a:	684b      	ldr	r3, [r1, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	dc05      	bgt.n	800759c <__sflush_r+0x20>
 8007590:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007592:	2b00      	cmp	r3, #0
 8007594:	dc02      	bgt.n	800759c <__sflush_r+0x20>
 8007596:	2000      	movs	r0, #0
 8007598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800759c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800759e:	2e00      	cmp	r6, #0
 80075a0:	d0f9      	beq.n	8007596 <__sflush_r+0x1a>
 80075a2:	2300      	movs	r3, #0
 80075a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80075a8:	682f      	ldr	r7, [r5, #0]
 80075aa:	602b      	str	r3, [r5, #0]
 80075ac:	d032      	beq.n	8007614 <__sflush_r+0x98>
 80075ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80075b0:	89a3      	ldrh	r3, [r4, #12]
 80075b2:	075a      	lsls	r2, r3, #29
 80075b4:	d505      	bpl.n	80075c2 <__sflush_r+0x46>
 80075b6:	6863      	ldr	r3, [r4, #4]
 80075b8:	1ac0      	subs	r0, r0, r3
 80075ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80075bc:	b10b      	cbz	r3, 80075c2 <__sflush_r+0x46>
 80075be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80075c0:	1ac0      	subs	r0, r0, r3
 80075c2:	2300      	movs	r3, #0
 80075c4:	4602      	mov	r2, r0
 80075c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075c8:	6a21      	ldr	r1, [r4, #32]
 80075ca:	4628      	mov	r0, r5
 80075cc:	47b0      	blx	r6
 80075ce:	1c43      	adds	r3, r0, #1
 80075d0:	89a3      	ldrh	r3, [r4, #12]
 80075d2:	d106      	bne.n	80075e2 <__sflush_r+0x66>
 80075d4:	6829      	ldr	r1, [r5, #0]
 80075d6:	291d      	cmp	r1, #29
 80075d8:	d82c      	bhi.n	8007634 <__sflush_r+0xb8>
 80075da:	4a2a      	ldr	r2, [pc, #168]	; (8007684 <__sflush_r+0x108>)
 80075dc:	40ca      	lsrs	r2, r1
 80075de:	07d6      	lsls	r6, r2, #31
 80075e0:	d528      	bpl.n	8007634 <__sflush_r+0xb8>
 80075e2:	2200      	movs	r2, #0
 80075e4:	6062      	str	r2, [r4, #4]
 80075e6:	04d9      	lsls	r1, r3, #19
 80075e8:	6922      	ldr	r2, [r4, #16]
 80075ea:	6022      	str	r2, [r4, #0]
 80075ec:	d504      	bpl.n	80075f8 <__sflush_r+0x7c>
 80075ee:	1c42      	adds	r2, r0, #1
 80075f0:	d101      	bne.n	80075f6 <__sflush_r+0x7a>
 80075f2:	682b      	ldr	r3, [r5, #0]
 80075f4:	b903      	cbnz	r3, 80075f8 <__sflush_r+0x7c>
 80075f6:	6560      	str	r0, [r4, #84]	; 0x54
 80075f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075fa:	602f      	str	r7, [r5, #0]
 80075fc:	2900      	cmp	r1, #0
 80075fe:	d0ca      	beq.n	8007596 <__sflush_r+0x1a>
 8007600:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007604:	4299      	cmp	r1, r3
 8007606:	d002      	beq.n	800760e <__sflush_r+0x92>
 8007608:	4628      	mov	r0, r5
 800760a:	f000 fd8b 	bl	8008124 <_free_r>
 800760e:	2000      	movs	r0, #0
 8007610:	6360      	str	r0, [r4, #52]	; 0x34
 8007612:	e7c1      	b.n	8007598 <__sflush_r+0x1c>
 8007614:	6a21      	ldr	r1, [r4, #32]
 8007616:	2301      	movs	r3, #1
 8007618:	4628      	mov	r0, r5
 800761a:	47b0      	blx	r6
 800761c:	1c41      	adds	r1, r0, #1
 800761e:	d1c7      	bne.n	80075b0 <__sflush_r+0x34>
 8007620:	682b      	ldr	r3, [r5, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d0c4      	beq.n	80075b0 <__sflush_r+0x34>
 8007626:	2b1d      	cmp	r3, #29
 8007628:	d001      	beq.n	800762e <__sflush_r+0xb2>
 800762a:	2b16      	cmp	r3, #22
 800762c:	d101      	bne.n	8007632 <__sflush_r+0xb6>
 800762e:	602f      	str	r7, [r5, #0]
 8007630:	e7b1      	b.n	8007596 <__sflush_r+0x1a>
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007638:	81a3      	strh	r3, [r4, #12]
 800763a:	e7ad      	b.n	8007598 <__sflush_r+0x1c>
 800763c:	690f      	ldr	r7, [r1, #16]
 800763e:	2f00      	cmp	r7, #0
 8007640:	d0a9      	beq.n	8007596 <__sflush_r+0x1a>
 8007642:	0793      	lsls	r3, r2, #30
 8007644:	680e      	ldr	r6, [r1, #0]
 8007646:	bf08      	it	eq
 8007648:	694b      	ldreq	r3, [r1, #20]
 800764a:	600f      	str	r7, [r1, #0]
 800764c:	bf18      	it	ne
 800764e:	2300      	movne	r3, #0
 8007650:	eba6 0807 	sub.w	r8, r6, r7
 8007654:	608b      	str	r3, [r1, #8]
 8007656:	f1b8 0f00 	cmp.w	r8, #0
 800765a:	dd9c      	ble.n	8007596 <__sflush_r+0x1a>
 800765c:	6a21      	ldr	r1, [r4, #32]
 800765e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007660:	4643      	mov	r3, r8
 8007662:	463a      	mov	r2, r7
 8007664:	4628      	mov	r0, r5
 8007666:	47b0      	blx	r6
 8007668:	2800      	cmp	r0, #0
 800766a:	dc06      	bgt.n	800767a <__sflush_r+0xfe>
 800766c:	89a3      	ldrh	r3, [r4, #12]
 800766e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007672:	81a3      	strh	r3, [r4, #12]
 8007674:	f04f 30ff 	mov.w	r0, #4294967295
 8007678:	e78e      	b.n	8007598 <__sflush_r+0x1c>
 800767a:	4407      	add	r7, r0
 800767c:	eba8 0800 	sub.w	r8, r8, r0
 8007680:	e7e9      	b.n	8007656 <__sflush_r+0xda>
 8007682:	bf00      	nop
 8007684:	20400001 	.word	0x20400001

08007688 <_fflush_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	690b      	ldr	r3, [r1, #16]
 800768c:	4605      	mov	r5, r0
 800768e:	460c      	mov	r4, r1
 8007690:	b913      	cbnz	r3, 8007698 <_fflush_r+0x10>
 8007692:	2500      	movs	r5, #0
 8007694:	4628      	mov	r0, r5
 8007696:	bd38      	pop	{r3, r4, r5, pc}
 8007698:	b118      	cbz	r0, 80076a2 <_fflush_r+0x1a>
 800769a:	6983      	ldr	r3, [r0, #24]
 800769c:	b90b      	cbnz	r3, 80076a2 <_fflush_r+0x1a>
 800769e:	f000 f887 	bl	80077b0 <__sinit>
 80076a2:	4b14      	ldr	r3, [pc, #80]	; (80076f4 <_fflush_r+0x6c>)
 80076a4:	429c      	cmp	r4, r3
 80076a6:	d11b      	bne.n	80076e0 <_fflush_r+0x58>
 80076a8:	686c      	ldr	r4, [r5, #4]
 80076aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d0ef      	beq.n	8007692 <_fflush_r+0xa>
 80076b2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80076b4:	07d0      	lsls	r0, r2, #31
 80076b6:	d404      	bmi.n	80076c2 <_fflush_r+0x3a>
 80076b8:	0599      	lsls	r1, r3, #22
 80076ba:	d402      	bmi.n	80076c2 <_fflush_r+0x3a>
 80076bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076be:	f000 f91a 	bl	80078f6 <__retarget_lock_acquire_recursive>
 80076c2:	4628      	mov	r0, r5
 80076c4:	4621      	mov	r1, r4
 80076c6:	f7ff ff59 	bl	800757c <__sflush_r>
 80076ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80076cc:	07da      	lsls	r2, r3, #31
 80076ce:	4605      	mov	r5, r0
 80076d0:	d4e0      	bmi.n	8007694 <_fflush_r+0xc>
 80076d2:	89a3      	ldrh	r3, [r4, #12]
 80076d4:	059b      	lsls	r3, r3, #22
 80076d6:	d4dd      	bmi.n	8007694 <_fflush_r+0xc>
 80076d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076da:	f000 f90d 	bl	80078f8 <__retarget_lock_release_recursive>
 80076de:	e7d9      	b.n	8007694 <_fflush_r+0xc>
 80076e0:	4b05      	ldr	r3, [pc, #20]	; (80076f8 <_fflush_r+0x70>)
 80076e2:	429c      	cmp	r4, r3
 80076e4:	d101      	bne.n	80076ea <_fflush_r+0x62>
 80076e6:	68ac      	ldr	r4, [r5, #8]
 80076e8:	e7df      	b.n	80076aa <_fflush_r+0x22>
 80076ea:	4b04      	ldr	r3, [pc, #16]	; (80076fc <_fflush_r+0x74>)
 80076ec:	429c      	cmp	r4, r3
 80076ee:	bf08      	it	eq
 80076f0:	68ec      	ldreq	r4, [r5, #12]
 80076f2:	e7da      	b.n	80076aa <_fflush_r+0x22>
 80076f4:	08008b10 	.word	0x08008b10
 80076f8:	08008b30 	.word	0x08008b30
 80076fc:	08008af0 	.word	0x08008af0

08007700 <std>:
 8007700:	2300      	movs	r3, #0
 8007702:	b510      	push	{r4, lr}
 8007704:	4604      	mov	r4, r0
 8007706:	e9c0 3300 	strd	r3, r3, [r0]
 800770a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800770e:	6083      	str	r3, [r0, #8]
 8007710:	8181      	strh	r1, [r0, #12]
 8007712:	6643      	str	r3, [r0, #100]	; 0x64
 8007714:	81c2      	strh	r2, [r0, #14]
 8007716:	6183      	str	r3, [r0, #24]
 8007718:	4619      	mov	r1, r3
 800771a:	2208      	movs	r2, #8
 800771c:	305c      	adds	r0, #92	; 0x5c
 800771e:	f7fe faf3 	bl	8005d08 <memset>
 8007722:	4b05      	ldr	r3, [pc, #20]	; (8007738 <std+0x38>)
 8007724:	6263      	str	r3, [r4, #36]	; 0x24
 8007726:	4b05      	ldr	r3, [pc, #20]	; (800773c <std+0x3c>)
 8007728:	62a3      	str	r3, [r4, #40]	; 0x28
 800772a:	4b05      	ldr	r3, [pc, #20]	; (8007740 <std+0x40>)
 800772c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800772e:	4b05      	ldr	r3, [pc, #20]	; (8007744 <std+0x44>)
 8007730:	6224      	str	r4, [r4, #32]
 8007732:	6323      	str	r3, [r4, #48]	; 0x30
 8007734:	bd10      	pop	{r4, pc}
 8007736:	bf00      	nop
 8007738:	080085b9 	.word	0x080085b9
 800773c:	080085db 	.word	0x080085db
 8007740:	08008613 	.word	0x08008613
 8007744:	08008637 	.word	0x08008637

08007748 <_cleanup_r>:
 8007748:	4901      	ldr	r1, [pc, #4]	; (8007750 <_cleanup_r+0x8>)
 800774a:	f000 b8af 	b.w	80078ac <_fwalk_reent>
 800774e:	bf00      	nop
 8007750:	08007689 	.word	0x08007689

08007754 <__sfmoreglue>:
 8007754:	b570      	push	{r4, r5, r6, lr}
 8007756:	2268      	movs	r2, #104	; 0x68
 8007758:	1e4d      	subs	r5, r1, #1
 800775a:	4355      	muls	r5, r2
 800775c:	460e      	mov	r6, r1
 800775e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007762:	f000 fd4b 	bl	80081fc <_malloc_r>
 8007766:	4604      	mov	r4, r0
 8007768:	b140      	cbz	r0, 800777c <__sfmoreglue+0x28>
 800776a:	2100      	movs	r1, #0
 800776c:	e9c0 1600 	strd	r1, r6, [r0]
 8007770:	300c      	adds	r0, #12
 8007772:	60a0      	str	r0, [r4, #8]
 8007774:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007778:	f7fe fac6 	bl	8005d08 <memset>
 800777c:	4620      	mov	r0, r4
 800777e:	bd70      	pop	{r4, r5, r6, pc}

08007780 <__sfp_lock_acquire>:
 8007780:	4801      	ldr	r0, [pc, #4]	; (8007788 <__sfp_lock_acquire+0x8>)
 8007782:	f000 b8b8 	b.w	80078f6 <__retarget_lock_acquire_recursive>
 8007786:	bf00      	nop
 8007788:	20000669 	.word	0x20000669

0800778c <__sfp_lock_release>:
 800778c:	4801      	ldr	r0, [pc, #4]	; (8007794 <__sfp_lock_release+0x8>)
 800778e:	f000 b8b3 	b.w	80078f8 <__retarget_lock_release_recursive>
 8007792:	bf00      	nop
 8007794:	20000669 	.word	0x20000669

08007798 <__sinit_lock_acquire>:
 8007798:	4801      	ldr	r0, [pc, #4]	; (80077a0 <__sinit_lock_acquire+0x8>)
 800779a:	f000 b8ac 	b.w	80078f6 <__retarget_lock_acquire_recursive>
 800779e:	bf00      	nop
 80077a0:	2000066a 	.word	0x2000066a

080077a4 <__sinit_lock_release>:
 80077a4:	4801      	ldr	r0, [pc, #4]	; (80077ac <__sinit_lock_release+0x8>)
 80077a6:	f000 b8a7 	b.w	80078f8 <__retarget_lock_release_recursive>
 80077aa:	bf00      	nop
 80077ac:	2000066a 	.word	0x2000066a

080077b0 <__sinit>:
 80077b0:	b510      	push	{r4, lr}
 80077b2:	4604      	mov	r4, r0
 80077b4:	f7ff fff0 	bl	8007798 <__sinit_lock_acquire>
 80077b8:	69a3      	ldr	r3, [r4, #24]
 80077ba:	b11b      	cbz	r3, 80077c4 <__sinit+0x14>
 80077bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c0:	f7ff bff0 	b.w	80077a4 <__sinit_lock_release>
 80077c4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80077c8:	6523      	str	r3, [r4, #80]	; 0x50
 80077ca:	4b13      	ldr	r3, [pc, #76]	; (8007818 <__sinit+0x68>)
 80077cc:	4a13      	ldr	r2, [pc, #76]	; (800781c <__sinit+0x6c>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	62a2      	str	r2, [r4, #40]	; 0x28
 80077d2:	42a3      	cmp	r3, r4
 80077d4:	bf04      	itt	eq
 80077d6:	2301      	moveq	r3, #1
 80077d8:	61a3      	streq	r3, [r4, #24]
 80077da:	4620      	mov	r0, r4
 80077dc:	f000 f820 	bl	8007820 <__sfp>
 80077e0:	6060      	str	r0, [r4, #4]
 80077e2:	4620      	mov	r0, r4
 80077e4:	f000 f81c 	bl	8007820 <__sfp>
 80077e8:	60a0      	str	r0, [r4, #8]
 80077ea:	4620      	mov	r0, r4
 80077ec:	f000 f818 	bl	8007820 <__sfp>
 80077f0:	2200      	movs	r2, #0
 80077f2:	60e0      	str	r0, [r4, #12]
 80077f4:	2104      	movs	r1, #4
 80077f6:	6860      	ldr	r0, [r4, #4]
 80077f8:	f7ff ff82 	bl	8007700 <std>
 80077fc:	68a0      	ldr	r0, [r4, #8]
 80077fe:	2201      	movs	r2, #1
 8007800:	2109      	movs	r1, #9
 8007802:	f7ff ff7d 	bl	8007700 <std>
 8007806:	68e0      	ldr	r0, [r4, #12]
 8007808:	2202      	movs	r2, #2
 800780a:	2112      	movs	r1, #18
 800780c:	f7ff ff78 	bl	8007700 <std>
 8007810:	2301      	movs	r3, #1
 8007812:	61a3      	str	r3, [r4, #24]
 8007814:	e7d2      	b.n	80077bc <__sinit+0xc>
 8007816:	bf00      	nop
 8007818:	08008a28 	.word	0x08008a28
 800781c:	08007749 	.word	0x08007749

08007820 <__sfp>:
 8007820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007822:	4607      	mov	r7, r0
 8007824:	f7ff ffac 	bl	8007780 <__sfp_lock_acquire>
 8007828:	4b1e      	ldr	r3, [pc, #120]	; (80078a4 <__sfp+0x84>)
 800782a:	681e      	ldr	r6, [r3, #0]
 800782c:	69b3      	ldr	r3, [r6, #24]
 800782e:	b913      	cbnz	r3, 8007836 <__sfp+0x16>
 8007830:	4630      	mov	r0, r6
 8007832:	f7ff ffbd 	bl	80077b0 <__sinit>
 8007836:	3648      	adds	r6, #72	; 0x48
 8007838:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800783c:	3b01      	subs	r3, #1
 800783e:	d503      	bpl.n	8007848 <__sfp+0x28>
 8007840:	6833      	ldr	r3, [r6, #0]
 8007842:	b30b      	cbz	r3, 8007888 <__sfp+0x68>
 8007844:	6836      	ldr	r6, [r6, #0]
 8007846:	e7f7      	b.n	8007838 <__sfp+0x18>
 8007848:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800784c:	b9d5      	cbnz	r5, 8007884 <__sfp+0x64>
 800784e:	4b16      	ldr	r3, [pc, #88]	; (80078a8 <__sfp+0x88>)
 8007850:	60e3      	str	r3, [r4, #12]
 8007852:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007856:	6665      	str	r5, [r4, #100]	; 0x64
 8007858:	f000 f84c 	bl	80078f4 <__retarget_lock_init_recursive>
 800785c:	f7ff ff96 	bl	800778c <__sfp_lock_release>
 8007860:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007864:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007868:	6025      	str	r5, [r4, #0]
 800786a:	61a5      	str	r5, [r4, #24]
 800786c:	2208      	movs	r2, #8
 800786e:	4629      	mov	r1, r5
 8007870:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007874:	f7fe fa48 	bl	8005d08 <memset>
 8007878:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800787c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007880:	4620      	mov	r0, r4
 8007882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007884:	3468      	adds	r4, #104	; 0x68
 8007886:	e7d9      	b.n	800783c <__sfp+0x1c>
 8007888:	2104      	movs	r1, #4
 800788a:	4638      	mov	r0, r7
 800788c:	f7ff ff62 	bl	8007754 <__sfmoreglue>
 8007890:	4604      	mov	r4, r0
 8007892:	6030      	str	r0, [r6, #0]
 8007894:	2800      	cmp	r0, #0
 8007896:	d1d5      	bne.n	8007844 <__sfp+0x24>
 8007898:	f7ff ff78 	bl	800778c <__sfp_lock_release>
 800789c:	230c      	movs	r3, #12
 800789e:	603b      	str	r3, [r7, #0]
 80078a0:	e7ee      	b.n	8007880 <__sfp+0x60>
 80078a2:	bf00      	nop
 80078a4:	08008a28 	.word	0x08008a28
 80078a8:	ffff0001 	.word	0xffff0001

080078ac <_fwalk_reent>:
 80078ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078b0:	4606      	mov	r6, r0
 80078b2:	4688      	mov	r8, r1
 80078b4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80078b8:	2700      	movs	r7, #0
 80078ba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80078be:	f1b9 0901 	subs.w	r9, r9, #1
 80078c2:	d505      	bpl.n	80078d0 <_fwalk_reent+0x24>
 80078c4:	6824      	ldr	r4, [r4, #0]
 80078c6:	2c00      	cmp	r4, #0
 80078c8:	d1f7      	bne.n	80078ba <_fwalk_reent+0xe>
 80078ca:	4638      	mov	r0, r7
 80078cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d0:	89ab      	ldrh	r3, [r5, #12]
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d907      	bls.n	80078e6 <_fwalk_reent+0x3a>
 80078d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078da:	3301      	adds	r3, #1
 80078dc:	d003      	beq.n	80078e6 <_fwalk_reent+0x3a>
 80078de:	4629      	mov	r1, r5
 80078e0:	4630      	mov	r0, r6
 80078e2:	47c0      	blx	r8
 80078e4:	4307      	orrs	r7, r0
 80078e6:	3568      	adds	r5, #104	; 0x68
 80078e8:	e7e9      	b.n	80078be <_fwalk_reent+0x12>
	...

080078ec <_localeconv_r>:
 80078ec:	4800      	ldr	r0, [pc, #0]	; (80078f0 <_localeconv_r+0x4>)
 80078ee:	4770      	bx	lr
 80078f0:	20000168 	.word	0x20000168

080078f4 <__retarget_lock_init_recursive>:
 80078f4:	4770      	bx	lr

080078f6 <__retarget_lock_acquire_recursive>:
 80078f6:	4770      	bx	lr

080078f8 <__retarget_lock_release_recursive>:
 80078f8:	4770      	bx	lr

080078fa <__swhatbuf_r>:
 80078fa:	b570      	push	{r4, r5, r6, lr}
 80078fc:	460e      	mov	r6, r1
 80078fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007902:	2900      	cmp	r1, #0
 8007904:	b096      	sub	sp, #88	; 0x58
 8007906:	4614      	mov	r4, r2
 8007908:	461d      	mov	r5, r3
 800790a:	da08      	bge.n	800791e <__swhatbuf_r+0x24>
 800790c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007910:	2200      	movs	r2, #0
 8007912:	602a      	str	r2, [r5, #0]
 8007914:	061a      	lsls	r2, r3, #24
 8007916:	d410      	bmi.n	800793a <__swhatbuf_r+0x40>
 8007918:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800791c:	e00e      	b.n	800793c <__swhatbuf_r+0x42>
 800791e:	466a      	mov	r2, sp
 8007920:	f000 fee0 	bl	80086e4 <_fstat_r>
 8007924:	2800      	cmp	r0, #0
 8007926:	dbf1      	blt.n	800790c <__swhatbuf_r+0x12>
 8007928:	9a01      	ldr	r2, [sp, #4]
 800792a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800792e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007932:	425a      	negs	r2, r3
 8007934:	415a      	adcs	r2, r3
 8007936:	602a      	str	r2, [r5, #0]
 8007938:	e7ee      	b.n	8007918 <__swhatbuf_r+0x1e>
 800793a:	2340      	movs	r3, #64	; 0x40
 800793c:	2000      	movs	r0, #0
 800793e:	6023      	str	r3, [r4, #0]
 8007940:	b016      	add	sp, #88	; 0x58
 8007942:	bd70      	pop	{r4, r5, r6, pc}

08007944 <__smakebuf_r>:
 8007944:	898b      	ldrh	r3, [r1, #12]
 8007946:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007948:	079d      	lsls	r5, r3, #30
 800794a:	4606      	mov	r6, r0
 800794c:	460c      	mov	r4, r1
 800794e:	d507      	bpl.n	8007960 <__smakebuf_r+0x1c>
 8007950:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007954:	6023      	str	r3, [r4, #0]
 8007956:	6123      	str	r3, [r4, #16]
 8007958:	2301      	movs	r3, #1
 800795a:	6163      	str	r3, [r4, #20]
 800795c:	b002      	add	sp, #8
 800795e:	bd70      	pop	{r4, r5, r6, pc}
 8007960:	ab01      	add	r3, sp, #4
 8007962:	466a      	mov	r2, sp
 8007964:	f7ff ffc9 	bl	80078fa <__swhatbuf_r>
 8007968:	9900      	ldr	r1, [sp, #0]
 800796a:	4605      	mov	r5, r0
 800796c:	4630      	mov	r0, r6
 800796e:	f000 fc45 	bl	80081fc <_malloc_r>
 8007972:	b948      	cbnz	r0, 8007988 <__smakebuf_r+0x44>
 8007974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007978:	059a      	lsls	r2, r3, #22
 800797a:	d4ef      	bmi.n	800795c <__smakebuf_r+0x18>
 800797c:	f023 0303 	bic.w	r3, r3, #3
 8007980:	f043 0302 	orr.w	r3, r3, #2
 8007984:	81a3      	strh	r3, [r4, #12]
 8007986:	e7e3      	b.n	8007950 <__smakebuf_r+0xc>
 8007988:	4b0d      	ldr	r3, [pc, #52]	; (80079c0 <__smakebuf_r+0x7c>)
 800798a:	62b3      	str	r3, [r6, #40]	; 0x28
 800798c:	89a3      	ldrh	r3, [r4, #12]
 800798e:	6020      	str	r0, [r4, #0]
 8007990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007994:	81a3      	strh	r3, [r4, #12]
 8007996:	9b00      	ldr	r3, [sp, #0]
 8007998:	6163      	str	r3, [r4, #20]
 800799a:	9b01      	ldr	r3, [sp, #4]
 800799c:	6120      	str	r0, [r4, #16]
 800799e:	b15b      	cbz	r3, 80079b8 <__smakebuf_r+0x74>
 80079a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079a4:	4630      	mov	r0, r6
 80079a6:	f000 feaf 	bl	8008708 <_isatty_r>
 80079aa:	b128      	cbz	r0, 80079b8 <__smakebuf_r+0x74>
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	f023 0303 	bic.w	r3, r3, #3
 80079b2:	f043 0301 	orr.w	r3, r3, #1
 80079b6:	81a3      	strh	r3, [r4, #12]
 80079b8:	89a0      	ldrh	r0, [r4, #12]
 80079ba:	4305      	orrs	r5, r0
 80079bc:	81a5      	strh	r5, [r4, #12]
 80079be:	e7cd      	b.n	800795c <__smakebuf_r+0x18>
 80079c0:	08007749 	.word	0x08007749

080079c4 <malloc>:
 80079c4:	4b02      	ldr	r3, [pc, #8]	; (80079d0 <malloc+0xc>)
 80079c6:	4601      	mov	r1, r0
 80079c8:	6818      	ldr	r0, [r3, #0]
 80079ca:	f000 bc17 	b.w	80081fc <_malloc_r>
 80079ce:	bf00      	nop
 80079d0:	20000014 	.word	0x20000014

080079d4 <memcpy>:
 80079d4:	440a      	add	r2, r1
 80079d6:	4291      	cmp	r1, r2
 80079d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80079dc:	d100      	bne.n	80079e0 <memcpy+0xc>
 80079de:	4770      	bx	lr
 80079e0:	b510      	push	{r4, lr}
 80079e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80079e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80079ea:	4291      	cmp	r1, r2
 80079ec:	d1f9      	bne.n	80079e2 <memcpy+0xe>
 80079ee:	bd10      	pop	{r4, pc}

080079f0 <_Balloc>:
 80079f0:	b570      	push	{r4, r5, r6, lr}
 80079f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80079f4:	4604      	mov	r4, r0
 80079f6:	460d      	mov	r5, r1
 80079f8:	b976      	cbnz	r6, 8007a18 <_Balloc+0x28>
 80079fa:	2010      	movs	r0, #16
 80079fc:	f7ff ffe2 	bl	80079c4 <malloc>
 8007a00:	4602      	mov	r2, r0
 8007a02:	6260      	str	r0, [r4, #36]	; 0x24
 8007a04:	b920      	cbnz	r0, 8007a10 <_Balloc+0x20>
 8007a06:	4b18      	ldr	r3, [pc, #96]	; (8007a68 <_Balloc+0x78>)
 8007a08:	4818      	ldr	r0, [pc, #96]	; (8007a6c <_Balloc+0x7c>)
 8007a0a:	2166      	movs	r1, #102	; 0x66
 8007a0c:	f000 fe2a 	bl	8008664 <__assert_func>
 8007a10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a14:	6006      	str	r6, [r0, #0]
 8007a16:	60c6      	str	r6, [r0, #12]
 8007a18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007a1a:	68f3      	ldr	r3, [r6, #12]
 8007a1c:	b183      	cbz	r3, 8007a40 <_Balloc+0x50>
 8007a1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a26:	b9b8      	cbnz	r0, 8007a58 <_Balloc+0x68>
 8007a28:	2101      	movs	r1, #1
 8007a2a:	fa01 f605 	lsl.w	r6, r1, r5
 8007a2e:	1d72      	adds	r2, r6, #5
 8007a30:	0092      	lsls	r2, r2, #2
 8007a32:	4620      	mov	r0, r4
 8007a34:	f000 fb60 	bl	80080f8 <_calloc_r>
 8007a38:	b160      	cbz	r0, 8007a54 <_Balloc+0x64>
 8007a3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007a3e:	e00e      	b.n	8007a5e <_Balloc+0x6e>
 8007a40:	2221      	movs	r2, #33	; 0x21
 8007a42:	2104      	movs	r1, #4
 8007a44:	4620      	mov	r0, r4
 8007a46:	f000 fb57 	bl	80080f8 <_calloc_r>
 8007a4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a4c:	60f0      	str	r0, [r6, #12]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d1e4      	bne.n	8007a1e <_Balloc+0x2e>
 8007a54:	2000      	movs	r0, #0
 8007a56:	bd70      	pop	{r4, r5, r6, pc}
 8007a58:	6802      	ldr	r2, [r0, #0]
 8007a5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007a5e:	2300      	movs	r3, #0
 8007a60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a64:	e7f7      	b.n	8007a56 <_Balloc+0x66>
 8007a66:	bf00      	nop
 8007a68:	08008a6d 	.word	0x08008a6d
 8007a6c:	08008b50 	.word	0x08008b50

08007a70 <_Bfree>:
 8007a70:	b570      	push	{r4, r5, r6, lr}
 8007a72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007a74:	4605      	mov	r5, r0
 8007a76:	460c      	mov	r4, r1
 8007a78:	b976      	cbnz	r6, 8007a98 <_Bfree+0x28>
 8007a7a:	2010      	movs	r0, #16
 8007a7c:	f7ff ffa2 	bl	80079c4 <malloc>
 8007a80:	4602      	mov	r2, r0
 8007a82:	6268      	str	r0, [r5, #36]	; 0x24
 8007a84:	b920      	cbnz	r0, 8007a90 <_Bfree+0x20>
 8007a86:	4b09      	ldr	r3, [pc, #36]	; (8007aac <_Bfree+0x3c>)
 8007a88:	4809      	ldr	r0, [pc, #36]	; (8007ab0 <_Bfree+0x40>)
 8007a8a:	218a      	movs	r1, #138	; 0x8a
 8007a8c:	f000 fdea 	bl	8008664 <__assert_func>
 8007a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a94:	6006      	str	r6, [r0, #0]
 8007a96:	60c6      	str	r6, [r0, #12]
 8007a98:	b13c      	cbz	r4, 8007aaa <_Bfree+0x3a>
 8007a9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a9c:	6862      	ldr	r2, [r4, #4]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007aa4:	6021      	str	r1, [r4, #0]
 8007aa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007aaa:	bd70      	pop	{r4, r5, r6, pc}
 8007aac:	08008a6d 	.word	0x08008a6d
 8007ab0:	08008b50 	.word	0x08008b50

08007ab4 <__multadd>:
 8007ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab8:	690d      	ldr	r5, [r1, #16]
 8007aba:	4607      	mov	r7, r0
 8007abc:	460c      	mov	r4, r1
 8007abe:	461e      	mov	r6, r3
 8007ac0:	f101 0c14 	add.w	ip, r1, #20
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	f8dc 3000 	ldr.w	r3, [ip]
 8007aca:	b299      	uxth	r1, r3
 8007acc:	fb02 6101 	mla	r1, r2, r1, r6
 8007ad0:	0c1e      	lsrs	r6, r3, #16
 8007ad2:	0c0b      	lsrs	r3, r1, #16
 8007ad4:	fb02 3306 	mla	r3, r2, r6, r3
 8007ad8:	b289      	uxth	r1, r1
 8007ada:	3001      	adds	r0, #1
 8007adc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ae0:	4285      	cmp	r5, r0
 8007ae2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ae6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007aea:	dcec      	bgt.n	8007ac6 <__multadd+0x12>
 8007aec:	b30e      	cbz	r6, 8007b32 <__multadd+0x7e>
 8007aee:	68a3      	ldr	r3, [r4, #8]
 8007af0:	42ab      	cmp	r3, r5
 8007af2:	dc19      	bgt.n	8007b28 <__multadd+0x74>
 8007af4:	6861      	ldr	r1, [r4, #4]
 8007af6:	4638      	mov	r0, r7
 8007af8:	3101      	adds	r1, #1
 8007afa:	f7ff ff79 	bl	80079f0 <_Balloc>
 8007afe:	4680      	mov	r8, r0
 8007b00:	b928      	cbnz	r0, 8007b0e <__multadd+0x5a>
 8007b02:	4602      	mov	r2, r0
 8007b04:	4b0c      	ldr	r3, [pc, #48]	; (8007b38 <__multadd+0x84>)
 8007b06:	480d      	ldr	r0, [pc, #52]	; (8007b3c <__multadd+0x88>)
 8007b08:	21b5      	movs	r1, #181	; 0xb5
 8007b0a:	f000 fdab 	bl	8008664 <__assert_func>
 8007b0e:	6922      	ldr	r2, [r4, #16]
 8007b10:	3202      	adds	r2, #2
 8007b12:	f104 010c 	add.w	r1, r4, #12
 8007b16:	0092      	lsls	r2, r2, #2
 8007b18:	300c      	adds	r0, #12
 8007b1a:	f7ff ff5b 	bl	80079d4 <memcpy>
 8007b1e:	4621      	mov	r1, r4
 8007b20:	4638      	mov	r0, r7
 8007b22:	f7ff ffa5 	bl	8007a70 <_Bfree>
 8007b26:	4644      	mov	r4, r8
 8007b28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b2c:	3501      	adds	r5, #1
 8007b2e:	615e      	str	r6, [r3, #20]
 8007b30:	6125      	str	r5, [r4, #16]
 8007b32:	4620      	mov	r0, r4
 8007b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b38:	08008adf 	.word	0x08008adf
 8007b3c:	08008b50 	.word	0x08008b50

08007b40 <__hi0bits>:
 8007b40:	0c03      	lsrs	r3, r0, #16
 8007b42:	041b      	lsls	r3, r3, #16
 8007b44:	b9d3      	cbnz	r3, 8007b7c <__hi0bits+0x3c>
 8007b46:	0400      	lsls	r0, r0, #16
 8007b48:	2310      	movs	r3, #16
 8007b4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007b4e:	bf04      	itt	eq
 8007b50:	0200      	lsleq	r0, r0, #8
 8007b52:	3308      	addeq	r3, #8
 8007b54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007b58:	bf04      	itt	eq
 8007b5a:	0100      	lsleq	r0, r0, #4
 8007b5c:	3304      	addeq	r3, #4
 8007b5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007b62:	bf04      	itt	eq
 8007b64:	0080      	lsleq	r0, r0, #2
 8007b66:	3302      	addeq	r3, #2
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	db05      	blt.n	8007b78 <__hi0bits+0x38>
 8007b6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b70:	f103 0301 	add.w	r3, r3, #1
 8007b74:	bf08      	it	eq
 8007b76:	2320      	moveq	r3, #32
 8007b78:	4618      	mov	r0, r3
 8007b7a:	4770      	bx	lr
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	e7e4      	b.n	8007b4a <__hi0bits+0xa>

08007b80 <__lo0bits>:
 8007b80:	6803      	ldr	r3, [r0, #0]
 8007b82:	f013 0207 	ands.w	r2, r3, #7
 8007b86:	4601      	mov	r1, r0
 8007b88:	d00b      	beq.n	8007ba2 <__lo0bits+0x22>
 8007b8a:	07da      	lsls	r2, r3, #31
 8007b8c:	d423      	bmi.n	8007bd6 <__lo0bits+0x56>
 8007b8e:	0798      	lsls	r0, r3, #30
 8007b90:	bf49      	itett	mi
 8007b92:	085b      	lsrmi	r3, r3, #1
 8007b94:	089b      	lsrpl	r3, r3, #2
 8007b96:	2001      	movmi	r0, #1
 8007b98:	600b      	strmi	r3, [r1, #0]
 8007b9a:	bf5c      	itt	pl
 8007b9c:	600b      	strpl	r3, [r1, #0]
 8007b9e:	2002      	movpl	r0, #2
 8007ba0:	4770      	bx	lr
 8007ba2:	b298      	uxth	r0, r3
 8007ba4:	b9a8      	cbnz	r0, 8007bd2 <__lo0bits+0x52>
 8007ba6:	0c1b      	lsrs	r3, r3, #16
 8007ba8:	2010      	movs	r0, #16
 8007baa:	b2da      	uxtb	r2, r3
 8007bac:	b90a      	cbnz	r2, 8007bb2 <__lo0bits+0x32>
 8007bae:	3008      	adds	r0, #8
 8007bb0:	0a1b      	lsrs	r3, r3, #8
 8007bb2:	071a      	lsls	r2, r3, #28
 8007bb4:	bf04      	itt	eq
 8007bb6:	091b      	lsreq	r3, r3, #4
 8007bb8:	3004      	addeq	r0, #4
 8007bba:	079a      	lsls	r2, r3, #30
 8007bbc:	bf04      	itt	eq
 8007bbe:	089b      	lsreq	r3, r3, #2
 8007bc0:	3002      	addeq	r0, #2
 8007bc2:	07da      	lsls	r2, r3, #31
 8007bc4:	d403      	bmi.n	8007bce <__lo0bits+0x4e>
 8007bc6:	085b      	lsrs	r3, r3, #1
 8007bc8:	f100 0001 	add.w	r0, r0, #1
 8007bcc:	d005      	beq.n	8007bda <__lo0bits+0x5a>
 8007bce:	600b      	str	r3, [r1, #0]
 8007bd0:	4770      	bx	lr
 8007bd2:	4610      	mov	r0, r2
 8007bd4:	e7e9      	b.n	8007baa <__lo0bits+0x2a>
 8007bd6:	2000      	movs	r0, #0
 8007bd8:	4770      	bx	lr
 8007bda:	2020      	movs	r0, #32
 8007bdc:	4770      	bx	lr
	...

08007be0 <__i2b>:
 8007be0:	b510      	push	{r4, lr}
 8007be2:	460c      	mov	r4, r1
 8007be4:	2101      	movs	r1, #1
 8007be6:	f7ff ff03 	bl	80079f0 <_Balloc>
 8007bea:	4602      	mov	r2, r0
 8007bec:	b928      	cbnz	r0, 8007bfa <__i2b+0x1a>
 8007bee:	4b05      	ldr	r3, [pc, #20]	; (8007c04 <__i2b+0x24>)
 8007bf0:	4805      	ldr	r0, [pc, #20]	; (8007c08 <__i2b+0x28>)
 8007bf2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007bf6:	f000 fd35 	bl	8008664 <__assert_func>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	6144      	str	r4, [r0, #20]
 8007bfe:	6103      	str	r3, [r0, #16]
 8007c00:	bd10      	pop	{r4, pc}
 8007c02:	bf00      	nop
 8007c04:	08008adf 	.word	0x08008adf
 8007c08:	08008b50 	.word	0x08008b50

08007c0c <__multiply>:
 8007c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c10:	4691      	mov	r9, r2
 8007c12:	690a      	ldr	r2, [r1, #16]
 8007c14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c18:	429a      	cmp	r2, r3
 8007c1a:	bfb8      	it	lt
 8007c1c:	460b      	movlt	r3, r1
 8007c1e:	460c      	mov	r4, r1
 8007c20:	bfbc      	itt	lt
 8007c22:	464c      	movlt	r4, r9
 8007c24:	4699      	movlt	r9, r3
 8007c26:	6927      	ldr	r7, [r4, #16]
 8007c28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c2c:	68a3      	ldr	r3, [r4, #8]
 8007c2e:	6861      	ldr	r1, [r4, #4]
 8007c30:	eb07 060a 	add.w	r6, r7, sl
 8007c34:	42b3      	cmp	r3, r6
 8007c36:	b085      	sub	sp, #20
 8007c38:	bfb8      	it	lt
 8007c3a:	3101      	addlt	r1, #1
 8007c3c:	f7ff fed8 	bl	80079f0 <_Balloc>
 8007c40:	b930      	cbnz	r0, 8007c50 <__multiply+0x44>
 8007c42:	4602      	mov	r2, r0
 8007c44:	4b44      	ldr	r3, [pc, #272]	; (8007d58 <__multiply+0x14c>)
 8007c46:	4845      	ldr	r0, [pc, #276]	; (8007d5c <__multiply+0x150>)
 8007c48:	f240 115d 	movw	r1, #349	; 0x15d
 8007c4c:	f000 fd0a 	bl	8008664 <__assert_func>
 8007c50:	f100 0514 	add.w	r5, r0, #20
 8007c54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007c58:	462b      	mov	r3, r5
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	4543      	cmp	r3, r8
 8007c5e:	d321      	bcc.n	8007ca4 <__multiply+0x98>
 8007c60:	f104 0314 	add.w	r3, r4, #20
 8007c64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c68:	f109 0314 	add.w	r3, r9, #20
 8007c6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c70:	9202      	str	r2, [sp, #8]
 8007c72:	1b3a      	subs	r2, r7, r4
 8007c74:	3a15      	subs	r2, #21
 8007c76:	f022 0203 	bic.w	r2, r2, #3
 8007c7a:	3204      	adds	r2, #4
 8007c7c:	f104 0115 	add.w	r1, r4, #21
 8007c80:	428f      	cmp	r7, r1
 8007c82:	bf38      	it	cc
 8007c84:	2204      	movcc	r2, #4
 8007c86:	9201      	str	r2, [sp, #4]
 8007c88:	9a02      	ldr	r2, [sp, #8]
 8007c8a:	9303      	str	r3, [sp, #12]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d80c      	bhi.n	8007caa <__multiply+0x9e>
 8007c90:	2e00      	cmp	r6, #0
 8007c92:	dd03      	ble.n	8007c9c <__multiply+0x90>
 8007c94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d05a      	beq.n	8007d52 <__multiply+0x146>
 8007c9c:	6106      	str	r6, [r0, #16]
 8007c9e:	b005      	add	sp, #20
 8007ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ca4:	f843 2b04 	str.w	r2, [r3], #4
 8007ca8:	e7d8      	b.n	8007c5c <__multiply+0x50>
 8007caa:	f8b3 a000 	ldrh.w	sl, [r3]
 8007cae:	f1ba 0f00 	cmp.w	sl, #0
 8007cb2:	d024      	beq.n	8007cfe <__multiply+0xf2>
 8007cb4:	f104 0e14 	add.w	lr, r4, #20
 8007cb8:	46a9      	mov	r9, r5
 8007cba:	f04f 0c00 	mov.w	ip, #0
 8007cbe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007cc2:	f8d9 1000 	ldr.w	r1, [r9]
 8007cc6:	fa1f fb82 	uxth.w	fp, r2
 8007cca:	b289      	uxth	r1, r1
 8007ccc:	fb0a 110b 	mla	r1, sl, fp, r1
 8007cd0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007cd4:	f8d9 2000 	ldr.w	r2, [r9]
 8007cd8:	4461      	add	r1, ip
 8007cda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cde:	fb0a c20b 	mla	r2, sl, fp, ip
 8007ce2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ce6:	b289      	uxth	r1, r1
 8007ce8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007cec:	4577      	cmp	r7, lr
 8007cee:	f849 1b04 	str.w	r1, [r9], #4
 8007cf2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007cf6:	d8e2      	bhi.n	8007cbe <__multiply+0xb2>
 8007cf8:	9a01      	ldr	r2, [sp, #4]
 8007cfa:	f845 c002 	str.w	ip, [r5, r2]
 8007cfe:	9a03      	ldr	r2, [sp, #12]
 8007d00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d04:	3304      	adds	r3, #4
 8007d06:	f1b9 0f00 	cmp.w	r9, #0
 8007d0a:	d020      	beq.n	8007d4e <__multiply+0x142>
 8007d0c:	6829      	ldr	r1, [r5, #0]
 8007d0e:	f104 0c14 	add.w	ip, r4, #20
 8007d12:	46ae      	mov	lr, r5
 8007d14:	f04f 0a00 	mov.w	sl, #0
 8007d18:	f8bc b000 	ldrh.w	fp, [ip]
 8007d1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007d20:	fb09 220b 	mla	r2, r9, fp, r2
 8007d24:	4492      	add	sl, r2
 8007d26:	b289      	uxth	r1, r1
 8007d28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007d2c:	f84e 1b04 	str.w	r1, [lr], #4
 8007d30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007d34:	f8be 1000 	ldrh.w	r1, [lr]
 8007d38:	0c12      	lsrs	r2, r2, #16
 8007d3a:	fb09 1102 	mla	r1, r9, r2, r1
 8007d3e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007d42:	4567      	cmp	r7, ip
 8007d44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007d48:	d8e6      	bhi.n	8007d18 <__multiply+0x10c>
 8007d4a:	9a01      	ldr	r2, [sp, #4]
 8007d4c:	50a9      	str	r1, [r5, r2]
 8007d4e:	3504      	adds	r5, #4
 8007d50:	e79a      	b.n	8007c88 <__multiply+0x7c>
 8007d52:	3e01      	subs	r6, #1
 8007d54:	e79c      	b.n	8007c90 <__multiply+0x84>
 8007d56:	bf00      	nop
 8007d58:	08008adf 	.word	0x08008adf
 8007d5c:	08008b50 	.word	0x08008b50

08007d60 <__pow5mult>:
 8007d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d64:	4615      	mov	r5, r2
 8007d66:	f012 0203 	ands.w	r2, r2, #3
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	460f      	mov	r7, r1
 8007d6e:	d007      	beq.n	8007d80 <__pow5mult+0x20>
 8007d70:	4c25      	ldr	r4, [pc, #148]	; (8007e08 <__pow5mult+0xa8>)
 8007d72:	3a01      	subs	r2, #1
 8007d74:	2300      	movs	r3, #0
 8007d76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d7a:	f7ff fe9b 	bl	8007ab4 <__multadd>
 8007d7e:	4607      	mov	r7, r0
 8007d80:	10ad      	asrs	r5, r5, #2
 8007d82:	d03d      	beq.n	8007e00 <__pow5mult+0xa0>
 8007d84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007d86:	b97c      	cbnz	r4, 8007da8 <__pow5mult+0x48>
 8007d88:	2010      	movs	r0, #16
 8007d8a:	f7ff fe1b 	bl	80079c4 <malloc>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	6270      	str	r0, [r6, #36]	; 0x24
 8007d92:	b928      	cbnz	r0, 8007da0 <__pow5mult+0x40>
 8007d94:	4b1d      	ldr	r3, [pc, #116]	; (8007e0c <__pow5mult+0xac>)
 8007d96:	481e      	ldr	r0, [pc, #120]	; (8007e10 <__pow5mult+0xb0>)
 8007d98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d9c:	f000 fc62 	bl	8008664 <__assert_func>
 8007da0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007da4:	6004      	str	r4, [r0, #0]
 8007da6:	60c4      	str	r4, [r0, #12]
 8007da8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007dac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007db0:	b94c      	cbnz	r4, 8007dc6 <__pow5mult+0x66>
 8007db2:	f240 2171 	movw	r1, #625	; 0x271
 8007db6:	4630      	mov	r0, r6
 8007db8:	f7ff ff12 	bl	8007be0 <__i2b>
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	6003      	str	r3, [r0, #0]
 8007dc6:	f04f 0900 	mov.w	r9, #0
 8007dca:	07eb      	lsls	r3, r5, #31
 8007dcc:	d50a      	bpl.n	8007de4 <__pow5mult+0x84>
 8007dce:	4639      	mov	r1, r7
 8007dd0:	4622      	mov	r2, r4
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	f7ff ff1a 	bl	8007c0c <__multiply>
 8007dd8:	4639      	mov	r1, r7
 8007dda:	4680      	mov	r8, r0
 8007ddc:	4630      	mov	r0, r6
 8007dde:	f7ff fe47 	bl	8007a70 <_Bfree>
 8007de2:	4647      	mov	r7, r8
 8007de4:	106d      	asrs	r5, r5, #1
 8007de6:	d00b      	beq.n	8007e00 <__pow5mult+0xa0>
 8007de8:	6820      	ldr	r0, [r4, #0]
 8007dea:	b938      	cbnz	r0, 8007dfc <__pow5mult+0x9c>
 8007dec:	4622      	mov	r2, r4
 8007dee:	4621      	mov	r1, r4
 8007df0:	4630      	mov	r0, r6
 8007df2:	f7ff ff0b 	bl	8007c0c <__multiply>
 8007df6:	6020      	str	r0, [r4, #0]
 8007df8:	f8c0 9000 	str.w	r9, [r0]
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	e7e4      	b.n	8007dca <__pow5mult+0x6a>
 8007e00:	4638      	mov	r0, r7
 8007e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e06:	bf00      	nop
 8007e08:	08008ca0 	.word	0x08008ca0
 8007e0c:	08008a6d 	.word	0x08008a6d
 8007e10:	08008b50 	.word	0x08008b50

08007e14 <__lshift>:
 8007e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e18:	460c      	mov	r4, r1
 8007e1a:	6849      	ldr	r1, [r1, #4]
 8007e1c:	6923      	ldr	r3, [r4, #16]
 8007e1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e22:	68a3      	ldr	r3, [r4, #8]
 8007e24:	4607      	mov	r7, r0
 8007e26:	4691      	mov	r9, r2
 8007e28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e2c:	f108 0601 	add.w	r6, r8, #1
 8007e30:	42b3      	cmp	r3, r6
 8007e32:	db0b      	blt.n	8007e4c <__lshift+0x38>
 8007e34:	4638      	mov	r0, r7
 8007e36:	f7ff fddb 	bl	80079f0 <_Balloc>
 8007e3a:	4605      	mov	r5, r0
 8007e3c:	b948      	cbnz	r0, 8007e52 <__lshift+0x3e>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	4b2a      	ldr	r3, [pc, #168]	; (8007eec <__lshift+0xd8>)
 8007e42:	482b      	ldr	r0, [pc, #172]	; (8007ef0 <__lshift+0xdc>)
 8007e44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007e48:	f000 fc0c 	bl	8008664 <__assert_func>
 8007e4c:	3101      	adds	r1, #1
 8007e4e:	005b      	lsls	r3, r3, #1
 8007e50:	e7ee      	b.n	8007e30 <__lshift+0x1c>
 8007e52:	2300      	movs	r3, #0
 8007e54:	f100 0114 	add.w	r1, r0, #20
 8007e58:	f100 0210 	add.w	r2, r0, #16
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	4553      	cmp	r3, sl
 8007e60:	db37      	blt.n	8007ed2 <__lshift+0xbe>
 8007e62:	6920      	ldr	r0, [r4, #16]
 8007e64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e68:	f104 0314 	add.w	r3, r4, #20
 8007e6c:	f019 091f 	ands.w	r9, r9, #31
 8007e70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e74:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007e78:	d02f      	beq.n	8007eda <__lshift+0xc6>
 8007e7a:	f1c9 0e20 	rsb	lr, r9, #32
 8007e7e:	468a      	mov	sl, r1
 8007e80:	f04f 0c00 	mov.w	ip, #0
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	fa02 f209 	lsl.w	r2, r2, r9
 8007e8a:	ea42 020c 	orr.w	r2, r2, ip
 8007e8e:	f84a 2b04 	str.w	r2, [sl], #4
 8007e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e96:	4298      	cmp	r0, r3
 8007e98:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e9c:	d8f2      	bhi.n	8007e84 <__lshift+0x70>
 8007e9e:	1b03      	subs	r3, r0, r4
 8007ea0:	3b15      	subs	r3, #21
 8007ea2:	f023 0303 	bic.w	r3, r3, #3
 8007ea6:	3304      	adds	r3, #4
 8007ea8:	f104 0215 	add.w	r2, r4, #21
 8007eac:	4290      	cmp	r0, r2
 8007eae:	bf38      	it	cc
 8007eb0:	2304      	movcc	r3, #4
 8007eb2:	f841 c003 	str.w	ip, [r1, r3]
 8007eb6:	f1bc 0f00 	cmp.w	ip, #0
 8007eba:	d001      	beq.n	8007ec0 <__lshift+0xac>
 8007ebc:	f108 0602 	add.w	r6, r8, #2
 8007ec0:	3e01      	subs	r6, #1
 8007ec2:	4638      	mov	r0, r7
 8007ec4:	612e      	str	r6, [r5, #16]
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	f7ff fdd2 	bl	8007a70 <_Bfree>
 8007ecc:	4628      	mov	r0, r5
 8007ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ed2:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	e7c1      	b.n	8007e5e <__lshift+0x4a>
 8007eda:	3904      	subs	r1, #4
 8007edc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ee0:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ee4:	4298      	cmp	r0, r3
 8007ee6:	d8f9      	bhi.n	8007edc <__lshift+0xc8>
 8007ee8:	e7ea      	b.n	8007ec0 <__lshift+0xac>
 8007eea:	bf00      	nop
 8007eec:	08008adf 	.word	0x08008adf
 8007ef0:	08008b50 	.word	0x08008b50

08007ef4 <__mcmp>:
 8007ef4:	b530      	push	{r4, r5, lr}
 8007ef6:	6902      	ldr	r2, [r0, #16]
 8007ef8:	690c      	ldr	r4, [r1, #16]
 8007efa:	1b12      	subs	r2, r2, r4
 8007efc:	d10e      	bne.n	8007f1c <__mcmp+0x28>
 8007efe:	f100 0314 	add.w	r3, r0, #20
 8007f02:	3114      	adds	r1, #20
 8007f04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f14:	42a5      	cmp	r5, r4
 8007f16:	d003      	beq.n	8007f20 <__mcmp+0x2c>
 8007f18:	d305      	bcc.n	8007f26 <__mcmp+0x32>
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	4610      	mov	r0, r2
 8007f1e:	bd30      	pop	{r4, r5, pc}
 8007f20:	4283      	cmp	r3, r0
 8007f22:	d3f3      	bcc.n	8007f0c <__mcmp+0x18>
 8007f24:	e7fa      	b.n	8007f1c <__mcmp+0x28>
 8007f26:	f04f 32ff 	mov.w	r2, #4294967295
 8007f2a:	e7f7      	b.n	8007f1c <__mcmp+0x28>

08007f2c <__mdiff>:
 8007f2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f30:	460c      	mov	r4, r1
 8007f32:	4606      	mov	r6, r0
 8007f34:	4611      	mov	r1, r2
 8007f36:	4620      	mov	r0, r4
 8007f38:	4690      	mov	r8, r2
 8007f3a:	f7ff ffdb 	bl	8007ef4 <__mcmp>
 8007f3e:	1e05      	subs	r5, r0, #0
 8007f40:	d110      	bne.n	8007f64 <__mdiff+0x38>
 8007f42:	4629      	mov	r1, r5
 8007f44:	4630      	mov	r0, r6
 8007f46:	f7ff fd53 	bl	80079f0 <_Balloc>
 8007f4a:	b930      	cbnz	r0, 8007f5a <__mdiff+0x2e>
 8007f4c:	4b3a      	ldr	r3, [pc, #232]	; (8008038 <__mdiff+0x10c>)
 8007f4e:	4602      	mov	r2, r0
 8007f50:	f240 2132 	movw	r1, #562	; 0x232
 8007f54:	4839      	ldr	r0, [pc, #228]	; (800803c <__mdiff+0x110>)
 8007f56:	f000 fb85 	bl	8008664 <__assert_func>
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007f60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f64:	bfa4      	itt	ge
 8007f66:	4643      	movge	r3, r8
 8007f68:	46a0      	movge	r8, r4
 8007f6a:	4630      	mov	r0, r6
 8007f6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f70:	bfa6      	itte	ge
 8007f72:	461c      	movge	r4, r3
 8007f74:	2500      	movge	r5, #0
 8007f76:	2501      	movlt	r5, #1
 8007f78:	f7ff fd3a 	bl	80079f0 <_Balloc>
 8007f7c:	b920      	cbnz	r0, 8007f88 <__mdiff+0x5c>
 8007f7e:	4b2e      	ldr	r3, [pc, #184]	; (8008038 <__mdiff+0x10c>)
 8007f80:	4602      	mov	r2, r0
 8007f82:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007f86:	e7e5      	b.n	8007f54 <__mdiff+0x28>
 8007f88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f8c:	6926      	ldr	r6, [r4, #16]
 8007f8e:	60c5      	str	r5, [r0, #12]
 8007f90:	f104 0914 	add.w	r9, r4, #20
 8007f94:	f108 0514 	add.w	r5, r8, #20
 8007f98:	f100 0e14 	add.w	lr, r0, #20
 8007f9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007fa0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007fa4:	f108 0210 	add.w	r2, r8, #16
 8007fa8:	46f2      	mov	sl, lr
 8007faa:	2100      	movs	r1, #0
 8007fac:	f859 3b04 	ldr.w	r3, [r9], #4
 8007fb0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007fb4:	fa1f f883 	uxth.w	r8, r3
 8007fb8:	fa11 f18b 	uxtah	r1, r1, fp
 8007fbc:	0c1b      	lsrs	r3, r3, #16
 8007fbe:	eba1 0808 	sub.w	r8, r1, r8
 8007fc2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007fc6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007fca:	fa1f f888 	uxth.w	r8, r8
 8007fce:	1419      	asrs	r1, r3, #16
 8007fd0:	454e      	cmp	r6, r9
 8007fd2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007fd6:	f84a 3b04 	str.w	r3, [sl], #4
 8007fda:	d8e7      	bhi.n	8007fac <__mdiff+0x80>
 8007fdc:	1b33      	subs	r3, r6, r4
 8007fde:	3b15      	subs	r3, #21
 8007fe0:	f023 0303 	bic.w	r3, r3, #3
 8007fe4:	3304      	adds	r3, #4
 8007fe6:	3415      	adds	r4, #21
 8007fe8:	42a6      	cmp	r6, r4
 8007fea:	bf38      	it	cc
 8007fec:	2304      	movcc	r3, #4
 8007fee:	441d      	add	r5, r3
 8007ff0:	4473      	add	r3, lr
 8007ff2:	469e      	mov	lr, r3
 8007ff4:	462e      	mov	r6, r5
 8007ff6:	4566      	cmp	r6, ip
 8007ff8:	d30e      	bcc.n	8008018 <__mdiff+0xec>
 8007ffa:	f10c 0203 	add.w	r2, ip, #3
 8007ffe:	1b52      	subs	r2, r2, r5
 8008000:	f022 0203 	bic.w	r2, r2, #3
 8008004:	3d03      	subs	r5, #3
 8008006:	45ac      	cmp	ip, r5
 8008008:	bf38      	it	cc
 800800a:	2200      	movcc	r2, #0
 800800c:	441a      	add	r2, r3
 800800e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008012:	b17b      	cbz	r3, 8008034 <__mdiff+0x108>
 8008014:	6107      	str	r7, [r0, #16]
 8008016:	e7a3      	b.n	8007f60 <__mdiff+0x34>
 8008018:	f856 8b04 	ldr.w	r8, [r6], #4
 800801c:	fa11 f288 	uxtah	r2, r1, r8
 8008020:	1414      	asrs	r4, r2, #16
 8008022:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008026:	b292      	uxth	r2, r2
 8008028:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800802c:	f84e 2b04 	str.w	r2, [lr], #4
 8008030:	1421      	asrs	r1, r4, #16
 8008032:	e7e0      	b.n	8007ff6 <__mdiff+0xca>
 8008034:	3f01      	subs	r7, #1
 8008036:	e7ea      	b.n	800800e <__mdiff+0xe2>
 8008038:	08008adf 	.word	0x08008adf
 800803c:	08008b50 	.word	0x08008b50

08008040 <__d2b>:
 8008040:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008044:	4689      	mov	r9, r1
 8008046:	2101      	movs	r1, #1
 8008048:	ec57 6b10 	vmov	r6, r7, d0
 800804c:	4690      	mov	r8, r2
 800804e:	f7ff fccf 	bl	80079f0 <_Balloc>
 8008052:	4604      	mov	r4, r0
 8008054:	b930      	cbnz	r0, 8008064 <__d2b+0x24>
 8008056:	4602      	mov	r2, r0
 8008058:	4b25      	ldr	r3, [pc, #148]	; (80080f0 <__d2b+0xb0>)
 800805a:	4826      	ldr	r0, [pc, #152]	; (80080f4 <__d2b+0xb4>)
 800805c:	f240 310a 	movw	r1, #778	; 0x30a
 8008060:	f000 fb00 	bl	8008664 <__assert_func>
 8008064:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008068:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800806c:	bb35      	cbnz	r5, 80080bc <__d2b+0x7c>
 800806e:	2e00      	cmp	r6, #0
 8008070:	9301      	str	r3, [sp, #4]
 8008072:	d028      	beq.n	80080c6 <__d2b+0x86>
 8008074:	4668      	mov	r0, sp
 8008076:	9600      	str	r6, [sp, #0]
 8008078:	f7ff fd82 	bl	8007b80 <__lo0bits>
 800807c:	9900      	ldr	r1, [sp, #0]
 800807e:	b300      	cbz	r0, 80080c2 <__d2b+0x82>
 8008080:	9a01      	ldr	r2, [sp, #4]
 8008082:	f1c0 0320 	rsb	r3, r0, #32
 8008086:	fa02 f303 	lsl.w	r3, r2, r3
 800808a:	430b      	orrs	r3, r1
 800808c:	40c2      	lsrs	r2, r0
 800808e:	6163      	str	r3, [r4, #20]
 8008090:	9201      	str	r2, [sp, #4]
 8008092:	9b01      	ldr	r3, [sp, #4]
 8008094:	61a3      	str	r3, [r4, #24]
 8008096:	2b00      	cmp	r3, #0
 8008098:	bf14      	ite	ne
 800809a:	2202      	movne	r2, #2
 800809c:	2201      	moveq	r2, #1
 800809e:	6122      	str	r2, [r4, #16]
 80080a0:	b1d5      	cbz	r5, 80080d8 <__d2b+0x98>
 80080a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80080a6:	4405      	add	r5, r0
 80080a8:	f8c9 5000 	str.w	r5, [r9]
 80080ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80080b0:	f8c8 0000 	str.w	r0, [r8]
 80080b4:	4620      	mov	r0, r4
 80080b6:	b003      	add	sp, #12
 80080b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080c0:	e7d5      	b.n	800806e <__d2b+0x2e>
 80080c2:	6161      	str	r1, [r4, #20]
 80080c4:	e7e5      	b.n	8008092 <__d2b+0x52>
 80080c6:	a801      	add	r0, sp, #4
 80080c8:	f7ff fd5a 	bl	8007b80 <__lo0bits>
 80080cc:	9b01      	ldr	r3, [sp, #4]
 80080ce:	6163      	str	r3, [r4, #20]
 80080d0:	2201      	movs	r2, #1
 80080d2:	6122      	str	r2, [r4, #16]
 80080d4:	3020      	adds	r0, #32
 80080d6:	e7e3      	b.n	80080a0 <__d2b+0x60>
 80080d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80080dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80080e0:	f8c9 0000 	str.w	r0, [r9]
 80080e4:	6918      	ldr	r0, [r3, #16]
 80080e6:	f7ff fd2b 	bl	8007b40 <__hi0bits>
 80080ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80080ee:	e7df      	b.n	80080b0 <__d2b+0x70>
 80080f0:	08008adf 	.word	0x08008adf
 80080f4:	08008b50 	.word	0x08008b50

080080f8 <_calloc_r>:
 80080f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80080fa:	fba1 2402 	umull	r2, r4, r1, r2
 80080fe:	b94c      	cbnz	r4, 8008114 <_calloc_r+0x1c>
 8008100:	4611      	mov	r1, r2
 8008102:	9201      	str	r2, [sp, #4]
 8008104:	f000 f87a 	bl	80081fc <_malloc_r>
 8008108:	9a01      	ldr	r2, [sp, #4]
 800810a:	4605      	mov	r5, r0
 800810c:	b930      	cbnz	r0, 800811c <_calloc_r+0x24>
 800810e:	4628      	mov	r0, r5
 8008110:	b003      	add	sp, #12
 8008112:	bd30      	pop	{r4, r5, pc}
 8008114:	220c      	movs	r2, #12
 8008116:	6002      	str	r2, [r0, #0]
 8008118:	2500      	movs	r5, #0
 800811a:	e7f8      	b.n	800810e <_calloc_r+0x16>
 800811c:	4621      	mov	r1, r4
 800811e:	f7fd fdf3 	bl	8005d08 <memset>
 8008122:	e7f4      	b.n	800810e <_calloc_r+0x16>

08008124 <_free_r>:
 8008124:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008126:	2900      	cmp	r1, #0
 8008128:	d044      	beq.n	80081b4 <_free_r+0x90>
 800812a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800812e:	9001      	str	r0, [sp, #4]
 8008130:	2b00      	cmp	r3, #0
 8008132:	f1a1 0404 	sub.w	r4, r1, #4
 8008136:	bfb8      	it	lt
 8008138:	18e4      	addlt	r4, r4, r3
 800813a:	f000 fb19 	bl	8008770 <__malloc_lock>
 800813e:	4a1e      	ldr	r2, [pc, #120]	; (80081b8 <_free_r+0x94>)
 8008140:	9801      	ldr	r0, [sp, #4]
 8008142:	6813      	ldr	r3, [r2, #0]
 8008144:	b933      	cbnz	r3, 8008154 <_free_r+0x30>
 8008146:	6063      	str	r3, [r4, #4]
 8008148:	6014      	str	r4, [r2, #0]
 800814a:	b003      	add	sp, #12
 800814c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008150:	f000 bb14 	b.w	800877c <__malloc_unlock>
 8008154:	42a3      	cmp	r3, r4
 8008156:	d908      	bls.n	800816a <_free_r+0x46>
 8008158:	6825      	ldr	r5, [r4, #0]
 800815a:	1961      	adds	r1, r4, r5
 800815c:	428b      	cmp	r3, r1
 800815e:	bf01      	itttt	eq
 8008160:	6819      	ldreq	r1, [r3, #0]
 8008162:	685b      	ldreq	r3, [r3, #4]
 8008164:	1949      	addeq	r1, r1, r5
 8008166:	6021      	streq	r1, [r4, #0]
 8008168:	e7ed      	b.n	8008146 <_free_r+0x22>
 800816a:	461a      	mov	r2, r3
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	b10b      	cbz	r3, 8008174 <_free_r+0x50>
 8008170:	42a3      	cmp	r3, r4
 8008172:	d9fa      	bls.n	800816a <_free_r+0x46>
 8008174:	6811      	ldr	r1, [r2, #0]
 8008176:	1855      	adds	r5, r2, r1
 8008178:	42a5      	cmp	r5, r4
 800817a:	d10b      	bne.n	8008194 <_free_r+0x70>
 800817c:	6824      	ldr	r4, [r4, #0]
 800817e:	4421      	add	r1, r4
 8008180:	1854      	adds	r4, r2, r1
 8008182:	42a3      	cmp	r3, r4
 8008184:	6011      	str	r1, [r2, #0]
 8008186:	d1e0      	bne.n	800814a <_free_r+0x26>
 8008188:	681c      	ldr	r4, [r3, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	6053      	str	r3, [r2, #4]
 800818e:	4421      	add	r1, r4
 8008190:	6011      	str	r1, [r2, #0]
 8008192:	e7da      	b.n	800814a <_free_r+0x26>
 8008194:	d902      	bls.n	800819c <_free_r+0x78>
 8008196:	230c      	movs	r3, #12
 8008198:	6003      	str	r3, [r0, #0]
 800819a:	e7d6      	b.n	800814a <_free_r+0x26>
 800819c:	6825      	ldr	r5, [r4, #0]
 800819e:	1961      	adds	r1, r4, r5
 80081a0:	428b      	cmp	r3, r1
 80081a2:	bf04      	itt	eq
 80081a4:	6819      	ldreq	r1, [r3, #0]
 80081a6:	685b      	ldreq	r3, [r3, #4]
 80081a8:	6063      	str	r3, [r4, #4]
 80081aa:	bf04      	itt	eq
 80081ac:	1949      	addeq	r1, r1, r5
 80081ae:	6021      	streq	r1, [r4, #0]
 80081b0:	6054      	str	r4, [r2, #4]
 80081b2:	e7ca      	b.n	800814a <_free_r+0x26>
 80081b4:	b003      	add	sp, #12
 80081b6:	bd30      	pop	{r4, r5, pc}
 80081b8:	2000066c 	.word	0x2000066c

080081bc <sbrk_aligned>:
 80081bc:	b570      	push	{r4, r5, r6, lr}
 80081be:	4e0e      	ldr	r6, [pc, #56]	; (80081f8 <sbrk_aligned+0x3c>)
 80081c0:	460c      	mov	r4, r1
 80081c2:	6831      	ldr	r1, [r6, #0]
 80081c4:	4605      	mov	r5, r0
 80081c6:	b911      	cbnz	r1, 80081ce <sbrk_aligned+0x12>
 80081c8:	f000 f9e6 	bl	8008598 <_sbrk_r>
 80081cc:	6030      	str	r0, [r6, #0]
 80081ce:	4621      	mov	r1, r4
 80081d0:	4628      	mov	r0, r5
 80081d2:	f000 f9e1 	bl	8008598 <_sbrk_r>
 80081d6:	1c43      	adds	r3, r0, #1
 80081d8:	d00a      	beq.n	80081f0 <sbrk_aligned+0x34>
 80081da:	1cc4      	adds	r4, r0, #3
 80081dc:	f024 0403 	bic.w	r4, r4, #3
 80081e0:	42a0      	cmp	r0, r4
 80081e2:	d007      	beq.n	80081f4 <sbrk_aligned+0x38>
 80081e4:	1a21      	subs	r1, r4, r0
 80081e6:	4628      	mov	r0, r5
 80081e8:	f000 f9d6 	bl	8008598 <_sbrk_r>
 80081ec:	3001      	adds	r0, #1
 80081ee:	d101      	bne.n	80081f4 <sbrk_aligned+0x38>
 80081f0:	f04f 34ff 	mov.w	r4, #4294967295
 80081f4:	4620      	mov	r0, r4
 80081f6:	bd70      	pop	{r4, r5, r6, pc}
 80081f8:	20000670 	.word	0x20000670

080081fc <_malloc_r>:
 80081fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008200:	1ccd      	adds	r5, r1, #3
 8008202:	f025 0503 	bic.w	r5, r5, #3
 8008206:	3508      	adds	r5, #8
 8008208:	2d0c      	cmp	r5, #12
 800820a:	bf38      	it	cc
 800820c:	250c      	movcc	r5, #12
 800820e:	2d00      	cmp	r5, #0
 8008210:	4607      	mov	r7, r0
 8008212:	db01      	blt.n	8008218 <_malloc_r+0x1c>
 8008214:	42a9      	cmp	r1, r5
 8008216:	d905      	bls.n	8008224 <_malloc_r+0x28>
 8008218:	230c      	movs	r3, #12
 800821a:	603b      	str	r3, [r7, #0]
 800821c:	2600      	movs	r6, #0
 800821e:	4630      	mov	r0, r6
 8008220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008224:	4e2e      	ldr	r6, [pc, #184]	; (80082e0 <_malloc_r+0xe4>)
 8008226:	f000 faa3 	bl	8008770 <__malloc_lock>
 800822a:	6833      	ldr	r3, [r6, #0]
 800822c:	461c      	mov	r4, r3
 800822e:	bb34      	cbnz	r4, 800827e <_malloc_r+0x82>
 8008230:	4629      	mov	r1, r5
 8008232:	4638      	mov	r0, r7
 8008234:	f7ff ffc2 	bl	80081bc <sbrk_aligned>
 8008238:	1c43      	adds	r3, r0, #1
 800823a:	4604      	mov	r4, r0
 800823c:	d14d      	bne.n	80082da <_malloc_r+0xde>
 800823e:	6834      	ldr	r4, [r6, #0]
 8008240:	4626      	mov	r6, r4
 8008242:	2e00      	cmp	r6, #0
 8008244:	d140      	bne.n	80082c8 <_malloc_r+0xcc>
 8008246:	6823      	ldr	r3, [r4, #0]
 8008248:	4631      	mov	r1, r6
 800824a:	4638      	mov	r0, r7
 800824c:	eb04 0803 	add.w	r8, r4, r3
 8008250:	f000 f9a2 	bl	8008598 <_sbrk_r>
 8008254:	4580      	cmp	r8, r0
 8008256:	d13a      	bne.n	80082ce <_malloc_r+0xd2>
 8008258:	6821      	ldr	r1, [r4, #0]
 800825a:	3503      	adds	r5, #3
 800825c:	1a6d      	subs	r5, r5, r1
 800825e:	f025 0503 	bic.w	r5, r5, #3
 8008262:	3508      	adds	r5, #8
 8008264:	2d0c      	cmp	r5, #12
 8008266:	bf38      	it	cc
 8008268:	250c      	movcc	r5, #12
 800826a:	4629      	mov	r1, r5
 800826c:	4638      	mov	r0, r7
 800826e:	f7ff ffa5 	bl	80081bc <sbrk_aligned>
 8008272:	3001      	adds	r0, #1
 8008274:	d02b      	beq.n	80082ce <_malloc_r+0xd2>
 8008276:	6823      	ldr	r3, [r4, #0]
 8008278:	442b      	add	r3, r5
 800827a:	6023      	str	r3, [r4, #0]
 800827c:	e00e      	b.n	800829c <_malloc_r+0xa0>
 800827e:	6822      	ldr	r2, [r4, #0]
 8008280:	1b52      	subs	r2, r2, r5
 8008282:	d41e      	bmi.n	80082c2 <_malloc_r+0xc6>
 8008284:	2a0b      	cmp	r2, #11
 8008286:	d916      	bls.n	80082b6 <_malloc_r+0xba>
 8008288:	1961      	adds	r1, r4, r5
 800828a:	42a3      	cmp	r3, r4
 800828c:	6025      	str	r5, [r4, #0]
 800828e:	bf18      	it	ne
 8008290:	6059      	strne	r1, [r3, #4]
 8008292:	6863      	ldr	r3, [r4, #4]
 8008294:	bf08      	it	eq
 8008296:	6031      	streq	r1, [r6, #0]
 8008298:	5162      	str	r2, [r4, r5]
 800829a:	604b      	str	r3, [r1, #4]
 800829c:	4638      	mov	r0, r7
 800829e:	f104 060b 	add.w	r6, r4, #11
 80082a2:	f000 fa6b 	bl	800877c <__malloc_unlock>
 80082a6:	f026 0607 	bic.w	r6, r6, #7
 80082aa:	1d23      	adds	r3, r4, #4
 80082ac:	1af2      	subs	r2, r6, r3
 80082ae:	d0b6      	beq.n	800821e <_malloc_r+0x22>
 80082b0:	1b9b      	subs	r3, r3, r6
 80082b2:	50a3      	str	r3, [r4, r2]
 80082b4:	e7b3      	b.n	800821e <_malloc_r+0x22>
 80082b6:	6862      	ldr	r2, [r4, #4]
 80082b8:	42a3      	cmp	r3, r4
 80082ba:	bf0c      	ite	eq
 80082bc:	6032      	streq	r2, [r6, #0]
 80082be:	605a      	strne	r2, [r3, #4]
 80082c0:	e7ec      	b.n	800829c <_malloc_r+0xa0>
 80082c2:	4623      	mov	r3, r4
 80082c4:	6864      	ldr	r4, [r4, #4]
 80082c6:	e7b2      	b.n	800822e <_malloc_r+0x32>
 80082c8:	4634      	mov	r4, r6
 80082ca:	6876      	ldr	r6, [r6, #4]
 80082cc:	e7b9      	b.n	8008242 <_malloc_r+0x46>
 80082ce:	230c      	movs	r3, #12
 80082d0:	603b      	str	r3, [r7, #0]
 80082d2:	4638      	mov	r0, r7
 80082d4:	f000 fa52 	bl	800877c <__malloc_unlock>
 80082d8:	e7a1      	b.n	800821e <_malloc_r+0x22>
 80082da:	6025      	str	r5, [r4, #0]
 80082dc:	e7de      	b.n	800829c <_malloc_r+0xa0>
 80082de:	bf00      	nop
 80082e0:	2000066c 	.word	0x2000066c

080082e4 <__sfputc_r>:
 80082e4:	6893      	ldr	r3, [r2, #8]
 80082e6:	3b01      	subs	r3, #1
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	b410      	push	{r4}
 80082ec:	6093      	str	r3, [r2, #8]
 80082ee:	da08      	bge.n	8008302 <__sfputc_r+0x1e>
 80082f0:	6994      	ldr	r4, [r2, #24]
 80082f2:	42a3      	cmp	r3, r4
 80082f4:	db01      	blt.n	80082fa <__sfputc_r+0x16>
 80082f6:	290a      	cmp	r1, #10
 80082f8:	d103      	bne.n	8008302 <__sfputc_r+0x1e>
 80082fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80082fe:	f7fe ba03 	b.w	8006708 <__swbuf_r>
 8008302:	6813      	ldr	r3, [r2, #0]
 8008304:	1c58      	adds	r0, r3, #1
 8008306:	6010      	str	r0, [r2, #0]
 8008308:	7019      	strb	r1, [r3, #0]
 800830a:	4608      	mov	r0, r1
 800830c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008310:	4770      	bx	lr

08008312 <__sfputs_r>:
 8008312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008314:	4606      	mov	r6, r0
 8008316:	460f      	mov	r7, r1
 8008318:	4614      	mov	r4, r2
 800831a:	18d5      	adds	r5, r2, r3
 800831c:	42ac      	cmp	r4, r5
 800831e:	d101      	bne.n	8008324 <__sfputs_r+0x12>
 8008320:	2000      	movs	r0, #0
 8008322:	e007      	b.n	8008334 <__sfputs_r+0x22>
 8008324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008328:	463a      	mov	r2, r7
 800832a:	4630      	mov	r0, r6
 800832c:	f7ff ffda 	bl	80082e4 <__sfputc_r>
 8008330:	1c43      	adds	r3, r0, #1
 8008332:	d1f3      	bne.n	800831c <__sfputs_r+0xa>
 8008334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008338 <_vfiprintf_r>:
 8008338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800833c:	460d      	mov	r5, r1
 800833e:	b09d      	sub	sp, #116	; 0x74
 8008340:	4614      	mov	r4, r2
 8008342:	4698      	mov	r8, r3
 8008344:	4606      	mov	r6, r0
 8008346:	b118      	cbz	r0, 8008350 <_vfiprintf_r+0x18>
 8008348:	6983      	ldr	r3, [r0, #24]
 800834a:	b90b      	cbnz	r3, 8008350 <_vfiprintf_r+0x18>
 800834c:	f7ff fa30 	bl	80077b0 <__sinit>
 8008350:	4b89      	ldr	r3, [pc, #548]	; (8008578 <_vfiprintf_r+0x240>)
 8008352:	429d      	cmp	r5, r3
 8008354:	d11b      	bne.n	800838e <_vfiprintf_r+0x56>
 8008356:	6875      	ldr	r5, [r6, #4]
 8008358:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800835a:	07d9      	lsls	r1, r3, #31
 800835c:	d405      	bmi.n	800836a <_vfiprintf_r+0x32>
 800835e:	89ab      	ldrh	r3, [r5, #12]
 8008360:	059a      	lsls	r2, r3, #22
 8008362:	d402      	bmi.n	800836a <_vfiprintf_r+0x32>
 8008364:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008366:	f7ff fac6 	bl	80078f6 <__retarget_lock_acquire_recursive>
 800836a:	89ab      	ldrh	r3, [r5, #12]
 800836c:	071b      	lsls	r3, r3, #28
 800836e:	d501      	bpl.n	8008374 <_vfiprintf_r+0x3c>
 8008370:	692b      	ldr	r3, [r5, #16]
 8008372:	b9eb      	cbnz	r3, 80083b0 <_vfiprintf_r+0x78>
 8008374:	4629      	mov	r1, r5
 8008376:	4630      	mov	r0, r6
 8008378:	f7fe fa18 	bl	80067ac <__swsetup_r>
 800837c:	b1c0      	cbz	r0, 80083b0 <_vfiprintf_r+0x78>
 800837e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008380:	07dc      	lsls	r4, r3, #31
 8008382:	d50e      	bpl.n	80083a2 <_vfiprintf_r+0x6a>
 8008384:	f04f 30ff 	mov.w	r0, #4294967295
 8008388:	b01d      	add	sp, #116	; 0x74
 800838a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800838e:	4b7b      	ldr	r3, [pc, #492]	; (800857c <_vfiprintf_r+0x244>)
 8008390:	429d      	cmp	r5, r3
 8008392:	d101      	bne.n	8008398 <_vfiprintf_r+0x60>
 8008394:	68b5      	ldr	r5, [r6, #8]
 8008396:	e7df      	b.n	8008358 <_vfiprintf_r+0x20>
 8008398:	4b79      	ldr	r3, [pc, #484]	; (8008580 <_vfiprintf_r+0x248>)
 800839a:	429d      	cmp	r5, r3
 800839c:	bf08      	it	eq
 800839e:	68f5      	ldreq	r5, [r6, #12]
 80083a0:	e7da      	b.n	8008358 <_vfiprintf_r+0x20>
 80083a2:	89ab      	ldrh	r3, [r5, #12]
 80083a4:	0598      	lsls	r0, r3, #22
 80083a6:	d4ed      	bmi.n	8008384 <_vfiprintf_r+0x4c>
 80083a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083aa:	f7ff faa5 	bl	80078f8 <__retarget_lock_release_recursive>
 80083ae:	e7e9      	b.n	8008384 <_vfiprintf_r+0x4c>
 80083b0:	2300      	movs	r3, #0
 80083b2:	9309      	str	r3, [sp, #36]	; 0x24
 80083b4:	2320      	movs	r3, #32
 80083b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80083be:	2330      	movs	r3, #48	; 0x30
 80083c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008584 <_vfiprintf_r+0x24c>
 80083c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083c8:	f04f 0901 	mov.w	r9, #1
 80083cc:	4623      	mov	r3, r4
 80083ce:	469a      	mov	sl, r3
 80083d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083d4:	b10a      	cbz	r2, 80083da <_vfiprintf_r+0xa2>
 80083d6:	2a25      	cmp	r2, #37	; 0x25
 80083d8:	d1f9      	bne.n	80083ce <_vfiprintf_r+0x96>
 80083da:	ebba 0b04 	subs.w	fp, sl, r4
 80083de:	d00b      	beq.n	80083f8 <_vfiprintf_r+0xc0>
 80083e0:	465b      	mov	r3, fp
 80083e2:	4622      	mov	r2, r4
 80083e4:	4629      	mov	r1, r5
 80083e6:	4630      	mov	r0, r6
 80083e8:	f7ff ff93 	bl	8008312 <__sfputs_r>
 80083ec:	3001      	adds	r0, #1
 80083ee:	f000 80aa 	beq.w	8008546 <_vfiprintf_r+0x20e>
 80083f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083f4:	445a      	add	r2, fp
 80083f6:	9209      	str	r2, [sp, #36]	; 0x24
 80083f8:	f89a 3000 	ldrb.w	r3, [sl]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 80a2 	beq.w	8008546 <_vfiprintf_r+0x20e>
 8008402:	2300      	movs	r3, #0
 8008404:	f04f 32ff 	mov.w	r2, #4294967295
 8008408:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800840c:	f10a 0a01 	add.w	sl, sl, #1
 8008410:	9304      	str	r3, [sp, #16]
 8008412:	9307      	str	r3, [sp, #28]
 8008414:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008418:	931a      	str	r3, [sp, #104]	; 0x68
 800841a:	4654      	mov	r4, sl
 800841c:	2205      	movs	r2, #5
 800841e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008422:	4858      	ldr	r0, [pc, #352]	; (8008584 <_vfiprintf_r+0x24c>)
 8008424:	f7f7 feb4 	bl	8000190 <memchr>
 8008428:	9a04      	ldr	r2, [sp, #16]
 800842a:	b9d8      	cbnz	r0, 8008464 <_vfiprintf_r+0x12c>
 800842c:	06d1      	lsls	r1, r2, #27
 800842e:	bf44      	itt	mi
 8008430:	2320      	movmi	r3, #32
 8008432:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008436:	0713      	lsls	r3, r2, #28
 8008438:	bf44      	itt	mi
 800843a:	232b      	movmi	r3, #43	; 0x2b
 800843c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008440:	f89a 3000 	ldrb.w	r3, [sl]
 8008444:	2b2a      	cmp	r3, #42	; 0x2a
 8008446:	d015      	beq.n	8008474 <_vfiprintf_r+0x13c>
 8008448:	9a07      	ldr	r2, [sp, #28]
 800844a:	4654      	mov	r4, sl
 800844c:	2000      	movs	r0, #0
 800844e:	f04f 0c0a 	mov.w	ip, #10
 8008452:	4621      	mov	r1, r4
 8008454:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008458:	3b30      	subs	r3, #48	; 0x30
 800845a:	2b09      	cmp	r3, #9
 800845c:	d94e      	bls.n	80084fc <_vfiprintf_r+0x1c4>
 800845e:	b1b0      	cbz	r0, 800848e <_vfiprintf_r+0x156>
 8008460:	9207      	str	r2, [sp, #28]
 8008462:	e014      	b.n	800848e <_vfiprintf_r+0x156>
 8008464:	eba0 0308 	sub.w	r3, r0, r8
 8008468:	fa09 f303 	lsl.w	r3, r9, r3
 800846c:	4313      	orrs	r3, r2
 800846e:	9304      	str	r3, [sp, #16]
 8008470:	46a2      	mov	sl, r4
 8008472:	e7d2      	b.n	800841a <_vfiprintf_r+0xe2>
 8008474:	9b03      	ldr	r3, [sp, #12]
 8008476:	1d19      	adds	r1, r3, #4
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	9103      	str	r1, [sp, #12]
 800847c:	2b00      	cmp	r3, #0
 800847e:	bfbb      	ittet	lt
 8008480:	425b      	neglt	r3, r3
 8008482:	f042 0202 	orrlt.w	r2, r2, #2
 8008486:	9307      	strge	r3, [sp, #28]
 8008488:	9307      	strlt	r3, [sp, #28]
 800848a:	bfb8      	it	lt
 800848c:	9204      	strlt	r2, [sp, #16]
 800848e:	7823      	ldrb	r3, [r4, #0]
 8008490:	2b2e      	cmp	r3, #46	; 0x2e
 8008492:	d10c      	bne.n	80084ae <_vfiprintf_r+0x176>
 8008494:	7863      	ldrb	r3, [r4, #1]
 8008496:	2b2a      	cmp	r3, #42	; 0x2a
 8008498:	d135      	bne.n	8008506 <_vfiprintf_r+0x1ce>
 800849a:	9b03      	ldr	r3, [sp, #12]
 800849c:	1d1a      	adds	r2, r3, #4
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	9203      	str	r2, [sp, #12]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	bfb8      	it	lt
 80084a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80084aa:	3402      	adds	r4, #2
 80084ac:	9305      	str	r3, [sp, #20]
 80084ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008594 <_vfiprintf_r+0x25c>
 80084b2:	7821      	ldrb	r1, [r4, #0]
 80084b4:	2203      	movs	r2, #3
 80084b6:	4650      	mov	r0, sl
 80084b8:	f7f7 fe6a 	bl	8000190 <memchr>
 80084bc:	b140      	cbz	r0, 80084d0 <_vfiprintf_r+0x198>
 80084be:	2340      	movs	r3, #64	; 0x40
 80084c0:	eba0 000a 	sub.w	r0, r0, sl
 80084c4:	fa03 f000 	lsl.w	r0, r3, r0
 80084c8:	9b04      	ldr	r3, [sp, #16]
 80084ca:	4303      	orrs	r3, r0
 80084cc:	3401      	adds	r4, #1
 80084ce:	9304      	str	r3, [sp, #16]
 80084d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084d4:	482c      	ldr	r0, [pc, #176]	; (8008588 <_vfiprintf_r+0x250>)
 80084d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084da:	2206      	movs	r2, #6
 80084dc:	f7f7 fe58 	bl	8000190 <memchr>
 80084e0:	2800      	cmp	r0, #0
 80084e2:	d03f      	beq.n	8008564 <_vfiprintf_r+0x22c>
 80084e4:	4b29      	ldr	r3, [pc, #164]	; (800858c <_vfiprintf_r+0x254>)
 80084e6:	bb1b      	cbnz	r3, 8008530 <_vfiprintf_r+0x1f8>
 80084e8:	9b03      	ldr	r3, [sp, #12]
 80084ea:	3307      	adds	r3, #7
 80084ec:	f023 0307 	bic.w	r3, r3, #7
 80084f0:	3308      	adds	r3, #8
 80084f2:	9303      	str	r3, [sp, #12]
 80084f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f6:	443b      	add	r3, r7
 80084f8:	9309      	str	r3, [sp, #36]	; 0x24
 80084fa:	e767      	b.n	80083cc <_vfiprintf_r+0x94>
 80084fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008500:	460c      	mov	r4, r1
 8008502:	2001      	movs	r0, #1
 8008504:	e7a5      	b.n	8008452 <_vfiprintf_r+0x11a>
 8008506:	2300      	movs	r3, #0
 8008508:	3401      	adds	r4, #1
 800850a:	9305      	str	r3, [sp, #20]
 800850c:	4619      	mov	r1, r3
 800850e:	f04f 0c0a 	mov.w	ip, #10
 8008512:	4620      	mov	r0, r4
 8008514:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008518:	3a30      	subs	r2, #48	; 0x30
 800851a:	2a09      	cmp	r2, #9
 800851c:	d903      	bls.n	8008526 <_vfiprintf_r+0x1ee>
 800851e:	2b00      	cmp	r3, #0
 8008520:	d0c5      	beq.n	80084ae <_vfiprintf_r+0x176>
 8008522:	9105      	str	r1, [sp, #20]
 8008524:	e7c3      	b.n	80084ae <_vfiprintf_r+0x176>
 8008526:	fb0c 2101 	mla	r1, ip, r1, r2
 800852a:	4604      	mov	r4, r0
 800852c:	2301      	movs	r3, #1
 800852e:	e7f0      	b.n	8008512 <_vfiprintf_r+0x1da>
 8008530:	ab03      	add	r3, sp, #12
 8008532:	9300      	str	r3, [sp, #0]
 8008534:	462a      	mov	r2, r5
 8008536:	4b16      	ldr	r3, [pc, #88]	; (8008590 <_vfiprintf_r+0x258>)
 8008538:	a904      	add	r1, sp, #16
 800853a:	4630      	mov	r0, r6
 800853c:	f7fd fc8c 	bl	8005e58 <_printf_float>
 8008540:	4607      	mov	r7, r0
 8008542:	1c78      	adds	r0, r7, #1
 8008544:	d1d6      	bne.n	80084f4 <_vfiprintf_r+0x1bc>
 8008546:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008548:	07d9      	lsls	r1, r3, #31
 800854a:	d405      	bmi.n	8008558 <_vfiprintf_r+0x220>
 800854c:	89ab      	ldrh	r3, [r5, #12]
 800854e:	059a      	lsls	r2, r3, #22
 8008550:	d402      	bmi.n	8008558 <_vfiprintf_r+0x220>
 8008552:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008554:	f7ff f9d0 	bl	80078f8 <__retarget_lock_release_recursive>
 8008558:	89ab      	ldrh	r3, [r5, #12]
 800855a:	065b      	lsls	r3, r3, #25
 800855c:	f53f af12 	bmi.w	8008384 <_vfiprintf_r+0x4c>
 8008560:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008562:	e711      	b.n	8008388 <_vfiprintf_r+0x50>
 8008564:	ab03      	add	r3, sp, #12
 8008566:	9300      	str	r3, [sp, #0]
 8008568:	462a      	mov	r2, r5
 800856a:	4b09      	ldr	r3, [pc, #36]	; (8008590 <_vfiprintf_r+0x258>)
 800856c:	a904      	add	r1, sp, #16
 800856e:	4630      	mov	r0, r6
 8008570:	f7fd ff16 	bl	80063a0 <_printf_i>
 8008574:	e7e4      	b.n	8008540 <_vfiprintf_r+0x208>
 8008576:	bf00      	nop
 8008578:	08008b10 	.word	0x08008b10
 800857c:	08008b30 	.word	0x08008b30
 8008580:	08008af0 	.word	0x08008af0
 8008584:	08008cac 	.word	0x08008cac
 8008588:	08008cb6 	.word	0x08008cb6
 800858c:	08005e59 	.word	0x08005e59
 8008590:	08008313 	.word	0x08008313
 8008594:	08008cb2 	.word	0x08008cb2

08008598 <_sbrk_r>:
 8008598:	b538      	push	{r3, r4, r5, lr}
 800859a:	4d06      	ldr	r5, [pc, #24]	; (80085b4 <_sbrk_r+0x1c>)
 800859c:	2300      	movs	r3, #0
 800859e:	4604      	mov	r4, r0
 80085a0:	4608      	mov	r0, r1
 80085a2:	602b      	str	r3, [r5, #0]
 80085a4:	f7f9 f9b0 	bl	8001908 <_sbrk>
 80085a8:	1c43      	adds	r3, r0, #1
 80085aa:	d102      	bne.n	80085b2 <_sbrk_r+0x1a>
 80085ac:	682b      	ldr	r3, [r5, #0]
 80085ae:	b103      	cbz	r3, 80085b2 <_sbrk_r+0x1a>
 80085b0:	6023      	str	r3, [r4, #0]
 80085b2:	bd38      	pop	{r3, r4, r5, pc}
 80085b4:	20000674 	.word	0x20000674

080085b8 <__sread>:
 80085b8:	b510      	push	{r4, lr}
 80085ba:	460c      	mov	r4, r1
 80085bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085c0:	f000 f8e2 	bl	8008788 <_read_r>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	bfab      	itete	ge
 80085c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80085ca:	89a3      	ldrhlt	r3, [r4, #12]
 80085cc:	181b      	addge	r3, r3, r0
 80085ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80085d2:	bfac      	ite	ge
 80085d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80085d6:	81a3      	strhlt	r3, [r4, #12]
 80085d8:	bd10      	pop	{r4, pc}

080085da <__swrite>:
 80085da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085de:	461f      	mov	r7, r3
 80085e0:	898b      	ldrh	r3, [r1, #12]
 80085e2:	05db      	lsls	r3, r3, #23
 80085e4:	4605      	mov	r5, r0
 80085e6:	460c      	mov	r4, r1
 80085e8:	4616      	mov	r6, r2
 80085ea:	d505      	bpl.n	80085f8 <__swrite+0x1e>
 80085ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f0:	2302      	movs	r3, #2
 80085f2:	2200      	movs	r2, #0
 80085f4:	f000 f898 	bl	8008728 <_lseek_r>
 80085f8:	89a3      	ldrh	r3, [r4, #12]
 80085fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008602:	81a3      	strh	r3, [r4, #12]
 8008604:	4632      	mov	r2, r6
 8008606:	463b      	mov	r3, r7
 8008608:	4628      	mov	r0, r5
 800860a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800860e:	f000 b817 	b.w	8008640 <_write_r>

08008612 <__sseek>:
 8008612:	b510      	push	{r4, lr}
 8008614:	460c      	mov	r4, r1
 8008616:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800861a:	f000 f885 	bl	8008728 <_lseek_r>
 800861e:	1c43      	adds	r3, r0, #1
 8008620:	89a3      	ldrh	r3, [r4, #12]
 8008622:	bf15      	itete	ne
 8008624:	6560      	strne	r0, [r4, #84]	; 0x54
 8008626:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800862a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800862e:	81a3      	strheq	r3, [r4, #12]
 8008630:	bf18      	it	ne
 8008632:	81a3      	strhne	r3, [r4, #12]
 8008634:	bd10      	pop	{r4, pc}

08008636 <__sclose>:
 8008636:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800863a:	f000 b831 	b.w	80086a0 <_close_r>
	...

08008640 <_write_r>:
 8008640:	b538      	push	{r3, r4, r5, lr}
 8008642:	4d07      	ldr	r5, [pc, #28]	; (8008660 <_write_r+0x20>)
 8008644:	4604      	mov	r4, r0
 8008646:	4608      	mov	r0, r1
 8008648:	4611      	mov	r1, r2
 800864a:	2200      	movs	r2, #0
 800864c:	602a      	str	r2, [r5, #0]
 800864e:	461a      	mov	r2, r3
 8008650:	f7f8 fd5d 	bl	800110e <_write>
 8008654:	1c43      	adds	r3, r0, #1
 8008656:	d102      	bne.n	800865e <_write_r+0x1e>
 8008658:	682b      	ldr	r3, [r5, #0]
 800865a:	b103      	cbz	r3, 800865e <_write_r+0x1e>
 800865c:	6023      	str	r3, [r4, #0]
 800865e:	bd38      	pop	{r3, r4, r5, pc}
 8008660:	20000674 	.word	0x20000674

08008664 <__assert_func>:
 8008664:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008666:	4614      	mov	r4, r2
 8008668:	461a      	mov	r2, r3
 800866a:	4b09      	ldr	r3, [pc, #36]	; (8008690 <__assert_func+0x2c>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	4605      	mov	r5, r0
 8008670:	68d8      	ldr	r0, [r3, #12]
 8008672:	b14c      	cbz	r4, 8008688 <__assert_func+0x24>
 8008674:	4b07      	ldr	r3, [pc, #28]	; (8008694 <__assert_func+0x30>)
 8008676:	9100      	str	r1, [sp, #0]
 8008678:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800867c:	4906      	ldr	r1, [pc, #24]	; (8008698 <__assert_func+0x34>)
 800867e:	462b      	mov	r3, r5
 8008680:	f000 f81e 	bl	80086c0 <fiprintf>
 8008684:	f000 f89f 	bl	80087c6 <abort>
 8008688:	4b04      	ldr	r3, [pc, #16]	; (800869c <__assert_func+0x38>)
 800868a:	461c      	mov	r4, r3
 800868c:	e7f3      	b.n	8008676 <__assert_func+0x12>
 800868e:	bf00      	nop
 8008690:	20000014 	.word	0x20000014
 8008694:	08008cbd 	.word	0x08008cbd
 8008698:	08008cca 	.word	0x08008cca
 800869c:	08008cf8 	.word	0x08008cf8

080086a0 <_close_r>:
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	4d06      	ldr	r5, [pc, #24]	; (80086bc <_close_r+0x1c>)
 80086a4:	2300      	movs	r3, #0
 80086a6:	4604      	mov	r4, r0
 80086a8:	4608      	mov	r0, r1
 80086aa:	602b      	str	r3, [r5, #0]
 80086ac:	f7f9 f8f7 	bl	800189e <_close>
 80086b0:	1c43      	adds	r3, r0, #1
 80086b2:	d102      	bne.n	80086ba <_close_r+0x1a>
 80086b4:	682b      	ldr	r3, [r5, #0]
 80086b6:	b103      	cbz	r3, 80086ba <_close_r+0x1a>
 80086b8:	6023      	str	r3, [r4, #0]
 80086ba:	bd38      	pop	{r3, r4, r5, pc}
 80086bc:	20000674 	.word	0x20000674

080086c0 <fiprintf>:
 80086c0:	b40e      	push	{r1, r2, r3}
 80086c2:	b503      	push	{r0, r1, lr}
 80086c4:	4601      	mov	r1, r0
 80086c6:	ab03      	add	r3, sp, #12
 80086c8:	4805      	ldr	r0, [pc, #20]	; (80086e0 <fiprintf+0x20>)
 80086ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ce:	6800      	ldr	r0, [r0, #0]
 80086d0:	9301      	str	r3, [sp, #4]
 80086d2:	f7ff fe31 	bl	8008338 <_vfiprintf_r>
 80086d6:	b002      	add	sp, #8
 80086d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80086dc:	b003      	add	sp, #12
 80086de:	4770      	bx	lr
 80086e0:	20000014 	.word	0x20000014

080086e4 <_fstat_r>:
 80086e4:	b538      	push	{r3, r4, r5, lr}
 80086e6:	4d07      	ldr	r5, [pc, #28]	; (8008704 <_fstat_r+0x20>)
 80086e8:	2300      	movs	r3, #0
 80086ea:	4604      	mov	r4, r0
 80086ec:	4608      	mov	r0, r1
 80086ee:	4611      	mov	r1, r2
 80086f0:	602b      	str	r3, [r5, #0]
 80086f2:	f7f9 f8e0 	bl	80018b6 <_fstat>
 80086f6:	1c43      	adds	r3, r0, #1
 80086f8:	d102      	bne.n	8008700 <_fstat_r+0x1c>
 80086fa:	682b      	ldr	r3, [r5, #0]
 80086fc:	b103      	cbz	r3, 8008700 <_fstat_r+0x1c>
 80086fe:	6023      	str	r3, [r4, #0]
 8008700:	bd38      	pop	{r3, r4, r5, pc}
 8008702:	bf00      	nop
 8008704:	20000674 	.word	0x20000674

08008708 <_isatty_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	4d06      	ldr	r5, [pc, #24]	; (8008724 <_isatty_r+0x1c>)
 800870c:	2300      	movs	r3, #0
 800870e:	4604      	mov	r4, r0
 8008710:	4608      	mov	r0, r1
 8008712:	602b      	str	r3, [r5, #0]
 8008714:	f7f9 f8df 	bl	80018d6 <_isatty>
 8008718:	1c43      	adds	r3, r0, #1
 800871a:	d102      	bne.n	8008722 <_isatty_r+0x1a>
 800871c:	682b      	ldr	r3, [r5, #0]
 800871e:	b103      	cbz	r3, 8008722 <_isatty_r+0x1a>
 8008720:	6023      	str	r3, [r4, #0]
 8008722:	bd38      	pop	{r3, r4, r5, pc}
 8008724:	20000674 	.word	0x20000674

08008728 <_lseek_r>:
 8008728:	b538      	push	{r3, r4, r5, lr}
 800872a:	4d07      	ldr	r5, [pc, #28]	; (8008748 <_lseek_r+0x20>)
 800872c:	4604      	mov	r4, r0
 800872e:	4608      	mov	r0, r1
 8008730:	4611      	mov	r1, r2
 8008732:	2200      	movs	r2, #0
 8008734:	602a      	str	r2, [r5, #0]
 8008736:	461a      	mov	r2, r3
 8008738:	f7f9 f8d8 	bl	80018ec <_lseek>
 800873c:	1c43      	adds	r3, r0, #1
 800873e:	d102      	bne.n	8008746 <_lseek_r+0x1e>
 8008740:	682b      	ldr	r3, [r5, #0]
 8008742:	b103      	cbz	r3, 8008746 <_lseek_r+0x1e>
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	bd38      	pop	{r3, r4, r5, pc}
 8008748:	20000674 	.word	0x20000674

0800874c <__ascii_mbtowc>:
 800874c:	b082      	sub	sp, #8
 800874e:	b901      	cbnz	r1, 8008752 <__ascii_mbtowc+0x6>
 8008750:	a901      	add	r1, sp, #4
 8008752:	b142      	cbz	r2, 8008766 <__ascii_mbtowc+0x1a>
 8008754:	b14b      	cbz	r3, 800876a <__ascii_mbtowc+0x1e>
 8008756:	7813      	ldrb	r3, [r2, #0]
 8008758:	600b      	str	r3, [r1, #0]
 800875a:	7812      	ldrb	r2, [r2, #0]
 800875c:	1e10      	subs	r0, r2, #0
 800875e:	bf18      	it	ne
 8008760:	2001      	movne	r0, #1
 8008762:	b002      	add	sp, #8
 8008764:	4770      	bx	lr
 8008766:	4610      	mov	r0, r2
 8008768:	e7fb      	b.n	8008762 <__ascii_mbtowc+0x16>
 800876a:	f06f 0001 	mvn.w	r0, #1
 800876e:	e7f8      	b.n	8008762 <__ascii_mbtowc+0x16>

08008770 <__malloc_lock>:
 8008770:	4801      	ldr	r0, [pc, #4]	; (8008778 <__malloc_lock+0x8>)
 8008772:	f7ff b8c0 	b.w	80078f6 <__retarget_lock_acquire_recursive>
 8008776:	bf00      	nop
 8008778:	20000668 	.word	0x20000668

0800877c <__malloc_unlock>:
 800877c:	4801      	ldr	r0, [pc, #4]	; (8008784 <__malloc_unlock+0x8>)
 800877e:	f7ff b8bb 	b.w	80078f8 <__retarget_lock_release_recursive>
 8008782:	bf00      	nop
 8008784:	20000668 	.word	0x20000668

08008788 <_read_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4d07      	ldr	r5, [pc, #28]	; (80087a8 <_read_r+0x20>)
 800878c:	4604      	mov	r4, r0
 800878e:	4608      	mov	r0, r1
 8008790:	4611      	mov	r1, r2
 8008792:	2200      	movs	r2, #0
 8008794:	602a      	str	r2, [r5, #0]
 8008796:	461a      	mov	r2, r3
 8008798:	f7f9 f864 	bl	8001864 <_read>
 800879c:	1c43      	adds	r3, r0, #1
 800879e:	d102      	bne.n	80087a6 <_read_r+0x1e>
 80087a0:	682b      	ldr	r3, [r5, #0]
 80087a2:	b103      	cbz	r3, 80087a6 <_read_r+0x1e>
 80087a4:	6023      	str	r3, [r4, #0]
 80087a6:	bd38      	pop	{r3, r4, r5, pc}
 80087a8:	20000674 	.word	0x20000674

080087ac <__ascii_wctomb>:
 80087ac:	b149      	cbz	r1, 80087c2 <__ascii_wctomb+0x16>
 80087ae:	2aff      	cmp	r2, #255	; 0xff
 80087b0:	bf85      	ittet	hi
 80087b2:	238a      	movhi	r3, #138	; 0x8a
 80087b4:	6003      	strhi	r3, [r0, #0]
 80087b6:	700a      	strbls	r2, [r1, #0]
 80087b8:	f04f 30ff 	movhi.w	r0, #4294967295
 80087bc:	bf98      	it	ls
 80087be:	2001      	movls	r0, #1
 80087c0:	4770      	bx	lr
 80087c2:	4608      	mov	r0, r1
 80087c4:	4770      	bx	lr

080087c6 <abort>:
 80087c6:	b508      	push	{r3, lr}
 80087c8:	2006      	movs	r0, #6
 80087ca:	f000 f82b 	bl	8008824 <raise>
 80087ce:	2001      	movs	r0, #1
 80087d0:	f7f9 f83e 	bl	8001850 <_exit>

080087d4 <_raise_r>:
 80087d4:	291f      	cmp	r1, #31
 80087d6:	b538      	push	{r3, r4, r5, lr}
 80087d8:	4604      	mov	r4, r0
 80087da:	460d      	mov	r5, r1
 80087dc:	d904      	bls.n	80087e8 <_raise_r+0x14>
 80087de:	2316      	movs	r3, #22
 80087e0:	6003      	str	r3, [r0, #0]
 80087e2:	f04f 30ff 	mov.w	r0, #4294967295
 80087e6:	bd38      	pop	{r3, r4, r5, pc}
 80087e8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80087ea:	b112      	cbz	r2, 80087f2 <_raise_r+0x1e>
 80087ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087f0:	b94b      	cbnz	r3, 8008806 <_raise_r+0x32>
 80087f2:	4620      	mov	r0, r4
 80087f4:	f000 f830 	bl	8008858 <_getpid_r>
 80087f8:	462a      	mov	r2, r5
 80087fa:	4601      	mov	r1, r0
 80087fc:	4620      	mov	r0, r4
 80087fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008802:	f000 b817 	b.w	8008834 <_kill_r>
 8008806:	2b01      	cmp	r3, #1
 8008808:	d00a      	beq.n	8008820 <_raise_r+0x4c>
 800880a:	1c59      	adds	r1, r3, #1
 800880c:	d103      	bne.n	8008816 <_raise_r+0x42>
 800880e:	2316      	movs	r3, #22
 8008810:	6003      	str	r3, [r0, #0]
 8008812:	2001      	movs	r0, #1
 8008814:	e7e7      	b.n	80087e6 <_raise_r+0x12>
 8008816:	2400      	movs	r4, #0
 8008818:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800881c:	4628      	mov	r0, r5
 800881e:	4798      	blx	r3
 8008820:	2000      	movs	r0, #0
 8008822:	e7e0      	b.n	80087e6 <_raise_r+0x12>

08008824 <raise>:
 8008824:	4b02      	ldr	r3, [pc, #8]	; (8008830 <raise+0xc>)
 8008826:	4601      	mov	r1, r0
 8008828:	6818      	ldr	r0, [r3, #0]
 800882a:	f7ff bfd3 	b.w	80087d4 <_raise_r>
 800882e:	bf00      	nop
 8008830:	20000014 	.word	0x20000014

08008834 <_kill_r>:
 8008834:	b538      	push	{r3, r4, r5, lr}
 8008836:	4d07      	ldr	r5, [pc, #28]	; (8008854 <_kill_r+0x20>)
 8008838:	2300      	movs	r3, #0
 800883a:	4604      	mov	r4, r0
 800883c:	4608      	mov	r0, r1
 800883e:	4611      	mov	r1, r2
 8008840:	602b      	str	r3, [r5, #0]
 8008842:	f7f8 fff5 	bl	8001830 <_kill>
 8008846:	1c43      	adds	r3, r0, #1
 8008848:	d102      	bne.n	8008850 <_kill_r+0x1c>
 800884a:	682b      	ldr	r3, [r5, #0]
 800884c:	b103      	cbz	r3, 8008850 <_kill_r+0x1c>
 800884e:	6023      	str	r3, [r4, #0]
 8008850:	bd38      	pop	{r3, r4, r5, pc}
 8008852:	bf00      	nop
 8008854:	20000674 	.word	0x20000674

08008858 <_getpid_r>:
 8008858:	f7f8 bfe2 	b.w	8001820 <_getpid>

0800885c <_init>:
 800885c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800885e:	bf00      	nop
 8008860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008862:	bc08      	pop	{r3}
 8008864:	469e      	mov	lr, r3
 8008866:	4770      	bx	lr

08008868 <_fini>:
 8008868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886a:	bf00      	nop
 800886c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886e:	bc08      	pop	{r3}
 8008870:	469e      	mov	lr, r3
 8008872:	4770      	bx	lr
