/* SPDX-License-Identifier: BSD-3-Clause
* Copyright 2024 NXP
 */
#define IQ_STREAMER_VERSION "6a8b889c49efe7180a8d214ee37c0841"
#define  v_ddr_rd_dma_xfr_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x000030a8)
#define  p_ddr_rd_dma_xfr_size (uint32_t)(0x1F000000 + 0x400000 + 0x000030a8)
#define  s_ddr_rd_dma_xfr_size (uint32_t)(0x00000004)
#define  v_ddr_wr_dma_xfr_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x000030a4)
#define  p_ddr_wr_dma_xfr_size (uint32_t)(0x1F000000 + 0x400000 + 0x000030a4)
#define  s_ddr_wr_dma_xfr_size (uint32_t)(0x00000004)
#define  v_DDR_rd_base_address (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x000030c0)
#define  p_DDR_rd_base_address (uint32_t)(0x1F000000 + 0x400000 + 0x000030c0)
#define  s_DDR_rd_base_address (uint32_t)(0x00000004)
#define  v_DDR_rd_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x000036a4)
#define  p_DDR_rd_size (uint32_t)(0x1F000000 + 0x400000 + 0x000036a4)
#define  s_DDR_rd_size (uint32_t)(0x00000004)
#define  v_TX_total_produced_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003690)
#define  p_TX_total_produced_size (uint32_t)(0x1F000000 + 0x400000 + 0x00003690)
#define  s_TX_total_produced_size (uint32_t)(0x00000004)
#define  v_TX_total_consumed_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003694)
#define  p_TX_total_consumed_size (uint32_t)(0x1F000000 + 0x400000 + 0x00003694)
#define  s_TX_total_consumed_size (uint32_t)(0x00000004)
#define  v_output_buffer (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00001800)
#define  p_output_buffer (uint32_t)(0x1F000000 + 0x400000 + 0x00001800)
#define  s_output_buffer (uint32_t)(0x00001800)
#define  v_TX_ext_dma_enabled (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x0000368c)
#define  p_TX_ext_dma_enabled (uint32_t)(0x1F000000 + 0x400000 + 0x0000368c)
#define  s_TX_ext_dma_enabled (uint32_t)(0x00000004)
#define  v_DDR_rd_load_start_bit_update (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003684)
#define  p_DDR_rd_load_start_bit_update (uint32_t)(0x1F000000 + 0x400000 + 0x00003684)
#define  s_DDR_rd_load_start_bit_update (uint32_t)(0x00000004)
#define  v_DDR_rd_start_bit_update (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003680)
#define  p_DDR_rd_start_bit_update (uint32_t)(0x1F000000 + 0x400000 + 0x00003680)
#define  s_DDR_rd_start_bit_update (uint32_t)(0x00000004)
#define  v_DDR_wr_base_address (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x000030a0)
#define  p_DDR_wr_base_address (uint32_t)(0x1F000000 + 0x400000 + 0x000030a0)
#define  s_DDR_wr_base_address (uint32_t)(0x00000004)
#define  v_DDR_wr_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003340)
#define  p_DDR_wr_size (uint32_t)(0x1F000000 + 0x400000 + 0x00003340)
#define  s_DDR_wr_size (uint32_t)(0x00000004)
#define  v_rx_ch_context (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003344)
#define  p_rx_ch_context (uint32_t)(0x1F000000 + 0x400000 + 0x00003344)
#define  s_rx_ch_context (uint32_t)(0x00000110)
#define  v_input_buffer (volatile uint32_t *)((uint64_t)BAR2_addr + 0x500000 + 0x00004000)
#define  p_input_buffer (uint32_t)(0x1F000000 + 0x500000 + 0x00004000)
#define  s_input_buffer (uint32_t)(0x00003000)
#define  v_RX_ext_dma_enabled (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x0000332c)
#define  p_RX_ext_dma_enabled (uint32_t)(0x1F000000 + 0x400000 + 0x0000332c)
#define  s_RX_ext_dma_enabled (uint32_t)(0x00000004)
#define  v_DDR_wr_load_start_bit_update (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003324)
#define  p_DDR_wr_load_start_bit_update (uint32_t)(0x1F000000 + 0x400000 + 0x00003324)
#define  s_DDR_wr_load_start_bit_update (uint32_t)(0x00000004)
#define  v_DDR_wr_CMP_enable (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x0000331c)
#define  p_DDR_wr_CMP_enable (uint32_t)(0x1F000000 + 0x400000 + 0x0000331c)
#define  s_DDR_wr_CMP_enable (uint32_t)(0x00000004)
#define  v_l1_trace_data (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003700)
#define  p_l1_trace_data (uint32_t)(0x1F000000 + 0x400000 + 0x00003700)
#define  s_l1_trace_data (uint32_t)(0x00000640)
#define  v_l1_trace_index (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x000036c0)
#define  p_l1_trace_index (uint32_t)(0x1F000000 + 0x400000 + 0x000036c0)
#define  s_l1_trace_index (uint32_t)(0x00000004)
#define  v_l1_trace_disable (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x000036bc)
#define  p_l1_trace_disable (uint32_t)(0x1F000000 + 0x400000 + 0x000036bc)
#define  s_l1_trace_disable (uint32_t)(0x00000004)
#define  v_g_stats (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003180)
#define  p_g_stats (uint32_t)(0x1F000000 + 0x400000 + 0x00003180)
#define  s_g_stats (uint32_t)(0x000000a8)
#define  v_l1_trace_data (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003700)
#define  p_l1_trace_data (uint32_t)(0x1F000000 + 0x400000 + 0x00003700)
#define  s_l1_trace_data (uint32_t)(0x00000640)
#define  v_l1_trace_data (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003700)
#define  p_l1_trace_data (uint32_t)(0x1F000000 + 0x400000 + 0x00003700)
#define  s_l1_trace_data (uint32_t)(0x00000640)
#define  v_tx_busy_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x00003698)
#define  p_tx_busy_size (uint32_t)(0x1F000000 + 0x400000 + 0x00003698)
#define  s_tx_busy_size (uint32_t)(0x00000004)
#define  v_rx_busy_size (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x0000333c)
#define  p_rx_busy_size (uint32_t)(0x1F000000 + 0x400000 + 0x0000333c)
#define  s_rx_busy_size (uint32_t)(0x00000004)
#define  v_DDR_wr_CMP_enable (volatile uint32_t *)((uint64_t)BAR2_addr + 0x400000 + 0x0000331c)
#define  p_DDR_wr_CMP_enable (uint32_t)(0x1F000000 + 0x400000 + 0x0000331c)
#define  s_DDR_wr_CMP_enable (uint32_t)(0x00000004)
