##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for PixelClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PixelClock:R vs. PixelClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: PixelClock    | Frequency: 44.06 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
PixelClock    PixelClock     41666.7          18970       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
BLUE(0)_PAD       23164         PixelClock:R      
COMP_SYNC(0)_PAD  22756         PixelClock:R      
GRN(0)_PAD        23222         PixelClock:R      
HSYNC(0)_PAD      38123         PixelClock:R      
LED5_4(0)_PAD     78175         CyBUS_CLK:R       
RED(0)_PAD        23700         PixelClock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for PixelClock
****************************************
Clock: PixelClock
Frequency: 44.06 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_765/main_0
Capture Clock  : Net_765/clock_0
Path slack     : 18970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19187
-------------------------------------   ----- 
End-of-path arrival time (ps)           19187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q                         macrocell63   1250   1250  18970  RISE       1
\MODULE_8:g1:a0:gx:u0:lt_5\/main_2  macrocell47   4777   6027  18970  RISE       1
\MODULE_8:g1:a0:gx:u0:lt_5\/q       macrocell47   3350   9377  18970  RISE       1
Net_715/main_2                      macrocell3    2903  12280  18970  RISE       1
Net_715/q                           macrocell3    3350  15630  18970  RISE       1
Net_765/main_0                      macrocell80   3556  19187  18970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PixelClock:R vs. PixelClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_765/main_0
Capture Clock  : Net_765/clock_0
Path slack     : 18970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19187
-------------------------------------   ----- 
End-of-path arrival time (ps)           19187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q                         macrocell63   1250   1250  18970  RISE       1
\MODULE_8:g1:a0:gx:u0:lt_5\/main_2  macrocell47   4777   6027  18970  RISE       1
\MODULE_8:g1:a0:gx:u0:lt_5\/q       macrocell47   3350   9377  18970  RISE       1
Net_715/main_2                      macrocell3    2903  12280  18970  RISE       1
Net_715/q                           macrocell3    3350  15630  18970  RISE       1
Net_765/main_0                      macrocell80   3556  19187  18970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_765/main_0
Capture Clock  : Net_765/clock_0
Path slack     : 18970p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19187
-------------------------------------   ----- 
End-of-path arrival time (ps)           19187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q                         macrocell63   1250   1250  18970  RISE       1
\MODULE_8:g1:a0:gx:u0:lt_5\/main_2  macrocell47   4777   6027  18970  RISE       1
\MODULE_8:g1:a0:gx:u0:lt_5\/q       macrocell47   3350   9377  18970  RISE       1
Net_715/main_2                      macrocell3    2903  12280  18970  RISE       1
Net_715/q                           macrocell3    3350  15630  18970  RISE       1
Net_765/main_0                      macrocell80   3556  19187  18970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_8/q
Path End       : Net_749/main_2
Capture Clock  : Net_749/clock_0
Path slack     : 20287p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17870
-------------------------------------   ----- 
End-of-path arrival time (ps)           17870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_8/q                         macrocell68   1250   1250  20287  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_8\/main_0  macrocell35   3544   4794  20287  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_8\/q       macrocell35   3350   8144  20287  RISE       1
Net_722/main_3                      macrocell34   3470  11614  20287  RISE       1
Net_722/q                           macrocell34   3350  14964  20287  RISE       1
Net_749/main_2                      macrocell78   2906  17870  20287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell78         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_8/q
Path End       : Net_758/main_2
Capture Clock  : Net_758/clock_0
Path slack     : 20293p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17863
-------------------------------------   ----- 
End-of-path arrival time (ps)           17863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_8/q                         macrocell68   1250   1250  20287  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_8\/main_0  macrocell35   3544   4794  20287  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_8\/q       macrocell35   3350   8144  20287  RISE       1
Net_722/main_3                      macrocell34   3470  11614  20287  RISE       1
Net_722/q                           macrocell34   3350  14964  20287  RISE       1
Net_758/main_2                      macrocell77   2900  17863  20293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_8/q
Path End       : Net_755/main_2
Capture Clock  : Net_755/clock_0
Path slack     : 20293p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17863
-------------------------------------   ----- 
End-of-path arrival time (ps)           17863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_8/q                         macrocell68   1250   1250  20287  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_8\/main_0  macrocell35   3544   4794  20287  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_8\/q       macrocell35   3350   8144  20287  RISE       1
Net_722/main_3                      macrocell34   3470  11614  20287  RISE       1
Net_722/q                           macrocell34   3350  14964  20287  RISE       1
Net_755/main_2                      macrocell79   2900  17863  20293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_755/clock_0                                            macrocell79         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_9/main_0
Capture Clock  : Net_538_9/clock_0
Path slack     : 21560p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16597
-------------------------------------   ----- 
End-of-path arrival time (ps)           16597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_9/main_0                    macrocell67   3080  16597  21560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_8/main_0
Capture Clock  : Net_538_8/clock_0
Path slack     : 21560p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16597
-------------------------------------   ----- 
End-of-path arrival time (ps)           16597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_8/main_0                    macrocell68   3080  16597  21560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_4/main_0
Capture Clock  : Net_538_4/clock_0
Path slack     : 21560p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16597
-------------------------------------   ----- 
End-of-path arrival time (ps)           16597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_4/main_0                    macrocell72   3080  16597  21560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_0/main_0
Capture Clock  : Net_538_0/clock_0
Path slack     : 21560p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16597
-------------------------------------   ----- 
End-of-path arrival time (ps)           16597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_0/main_0                    macrocell76   3080  16597  21560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_3/main_0
Capture Clock  : Net_538_3/clock_0
Path slack     : 21562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16594
-------------------------------------   ----- 
End-of-path arrival time (ps)           16594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_3/main_0                    macrocell73   3078  16594  21562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_2/main_0
Capture Clock  : Net_538_2/clock_0
Path slack     : 21562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16594
-------------------------------------   ----- 
End-of-path arrival time (ps)           16594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_2/main_0                    macrocell74   3078  16594  21562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_1/main_0
Capture Clock  : Net_538_1/clock_0
Path slack     : 21562p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16594
-------------------------------------   ----- 
End-of-path arrival time (ps)           16594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_1/main_0                    macrocell75   3078  16594  21562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_7/main_0
Capture Clock  : Net_538_7/clock_0
Path slack     : 21690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16467
-------------------------------------   ----- 
End-of-path arrival time (ps)           16467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_7/main_0                    macrocell69   2950  16467  21690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_6/main_0
Capture Clock  : Net_538_6/clock_0
Path slack     : 21690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16467
-------------------------------------   ----- 
End-of-path arrival time (ps)           16467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_6/main_0                    macrocell70   2950  16467  21690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_5/main_0
Capture Clock  : Net_538_5/clock_0
Path slack     : 21690p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16467
-------------------------------------   ----- 
End-of-path arrival time (ps)           16467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/main_7  macrocell40   3280   4530  21560  RISE       1
\MODULE_6:g1:a0:gx:u0:eq_7\/q       macrocell40   3350   7880  21560  RISE       1
Net_586/main_2                      macrocell2    2287  10167  21560  RISE       1
Net_586/q                           macrocell2    3350  13517  21560  RISE       1
Net_538_5/main_0                    macrocell71   2950  16467  21690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_6/main_1
Capture Clock  : Net_529_6/clock_0
Path slack     : 22288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15869
-------------------------------------   ----- 
End-of-path arrival time (ps)           15869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_529_6/main_1  macrocell60   4958  15869  22288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_2/main_1
Capture Clock  : Net_529_2/clock_0
Path slack     : 22288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15869
-------------------------------------   ----- 
End-of-path arrival time (ps)           15869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_529_2/main_1  macrocell64   4958  15869  22288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_1/main_1
Capture Clock  : Net_529_1/clock_0
Path slack     : 22288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15869
-------------------------------------   ----- 
End-of-path arrival time (ps)           15869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_529_1/main_1  macrocell65   4958  15869  22288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_0/main_1
Capture Clock  : Net_529_0/clock_0
Path slack     : 22288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15869
-------------------------------------   ----- 
End-of-path arrival time (ps)           15869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_529_0/main_1  macrocell66   4958  15869  22288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_5/main_1
Capture Clock  : Net_529_5/clock_0
Path slack     : 23029p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15127
-------------------------------------   ----- 
End-of-path arrival time (ps)           15127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_529_5/main_1  macrocell61   4216  15127  23029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_4/main_1
Capture Clock  : Net_529_4/clock_0
Path slack     : 23202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14955
-------------------------------------   ----- 
End-of-path arrival time (ps)           14955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_529_4/main_1  macrocell62   4044  14955  23202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_3/main_1
Capture Clock  : Net_529_3/clock_0
Path slack     : 23202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14955
-------------------------------------   ----- 
End-of-path arrival time (ps)           14955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_529_3/main_1  macrocell63   4044  14955  23202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_3/main_1
Capture Clock  : Net_538_3/clock_0
Path slack     : 23927p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_3/main_1  macrocell73   3319  14230  23927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_2/main_1
Capture Clock  : Net_538_2/clock_0
Path slack     : 23927p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_2/main_1  macrocell74   3319  14230  23927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_1/main_1
Capture Clock  : Net_538_1/clock_0
Path slack     : 23927p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14230
-------------------------------------   ----- 
End-of-path arrival time (ps)           14230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_1/main_1  macrocell75   3319  14230  23927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_7/main_1
Capture Clock  : Net_538_7/clock_0
Path slack     : 23946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14211
-------------------------------------   ----- 
End-of-path arrival time (ps)           14211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_7/main_1  macrocell69   3300  14211  23946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_6/main_1
Capture Clock  : Net_538_6/clock_0
Path slack     : 23946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14211
-------------------------------------   ----- 
End-of-path arrival time (ps)           14211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_6/main_1  macrocell70   3300  14211  23946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_5/main_1
Capture Clock  : Net_538_5/clock_0
Path slack     : 23946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14211
-------------------------------------   ----- 
End-of-path arrival time (ps)           14211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_5/main_1  macrocell71   3300  14211  23946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_9/main_1
Capture Clock  : Net_538_9/clock_0
Path slack     : 24121p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_9/main_1  macrocell67   3124  14035  24121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_8/main_1
Capture Clock  : Net_538_8/clock_0
Path slack     : 24121p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_8/main_1  macrocell68   3124  14035  24121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_4/main_1
Capture Clock  : Net_538_4/clock_0
Path slack     : 24121p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_4/main_1  macrocell72   3124  14035  24121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_538_0/main_1
Capture Clock  : Net_538_0/clock_0
Path slack     : 24121p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14035
-------------------------------------   ----- 
End-of-path arrival time (ps)           14035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
lineClk/main_4    macrocell5    6311   7561  22288  RISE       1
lineClk/q         macrocell5    3350  10911  22288  RISE       1
Net_538_0/main_1  macrocell76   3124  14035  24121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_8/q
Path End       : Net_765/main_2
Capture Clock  : Net_765/clock_0
Path slack     : 25222p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12935
-------------------------------------   ----- 
End-of-path arrival time (ps)           12935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_8/q                         macrocell68   1250   1250  20287  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_8\/main_0  macrocell35   3544   4794  20287  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_8\/q       macrocell35   3350   8144  20287  RISE       1
Net_765/main_2                      macrocell80   4791  12935  25222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_6/main_0
Capture Clock  : Net_529_6/clock_0
Path slack     : 25705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
CharClk/main_2    macrocell4    4144   5394  25705  RISE       1
CharClk/q         macrocell4    3350   8744  25705  RISE       1
Net_529_6/main_0  macrocell60   3708  12452  25705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_2/main_0
Capture Clock  : Net_529_2/clock_0
Path slack     : 25705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
CharClk/main_2    macrocell4    4144   5394  25705  RISE       1
CharClk/q         macrocell4    3350   8744  25705  RISE       1
Net_529_2/main_0  macrocell64   3708  12452  25705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_1/main_0
Capture Clock  : Net_529_1/clock_0
Path slack     : 25705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
CharClk/main_2    macrocell4    4144   5394  25705  RISE       1
CharClk/q         macrocell4    3350   8744  25705  RISE       1
Net_529_1/main_0  macrocell65   3708  12452  25705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_0/main_0
Capture Clock  : Net_529_0/clock_0
Path slack     : 25705p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12452
-------------------------------------   ----- 
End-of-path arrival time (ps)           12452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
CharClk/main_2    macrocell4    4144   5394  25705  RISE       1
CharClk/q         macrocell4    3350   8744  25705  RISE       1
Net_529_0/main_0  macrocell66   3708  12452  25705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_765/main_6
Capture Clock  : Net_765/clock_0
Path slack     : 25992p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12165
-------------------------------------   ----- 
End-of-path arrival time (ps)           12165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q                         macrocell74   1250   1250  21756  RISE       1
\MODULE_5:g1:a0:gx:u0:lt_2\/main_0  macrocell39   3974   5224  25992  RISE       1
\MODULE_5:g1:a0:gx:u0:lt_2\/q       macrocell39   3350   8574  25992  RISE       1
Net_765/main_6                      macrocell80   3591  12165  25992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_9/main_4
Capture Clock  : Net_538_9/clock_0
Path slack     : 26553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                                                 macrocell76   1250   1250  21560  RISE       1
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell26   4160   5410  26553  RISE       1
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26   3350   8760  26553  RISE       1
Net_538_9/main_4                                            macrocell67   2844  11603  26553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_8/main_3
Capture Clock  : Net_538_8/clock_0
Path slack     : 26553p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           11603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                                                 macrocell76   1250   1250  21560  RISE       1
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell26   4160   5410  26553  RISE       1
\VerticalCounter:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell26   3350   8760  26553  RISE       1
Net_538_8/main_3                                            macrocell68   2844  11603  26553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_4/main_0
Capture Clock  : Net_529_4/clock_0
Path slack     : 26621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
CharClk/main_2    macrocell4    4144   5394  25705  RISE       1
CharClk/q         macrocell4    3350   8744  25705  RISE       1
Net_529_4/main_0  macrocell62   2791  11535  26621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_3/main_0
Capture Clock  : Net_529_3/clock_0
Path slack     : 26621p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
CharClk/main_2    macrocell4    4144   5394  25705  RISE       1
CharClk/q         macrocell4    3350   8744  25705  RISE       1
Net_529_3/main_0  macrocell63   2791  11535  26621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_529_5/main_0
Capture Clock  : Net_529_5/clock_0
Path slack     : 26634p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
CharClk/main_2    macrocell4    4144   5394  25705  RISE       1
CharClk/q         macrocell4    3350   8744  25705  RISE       1
Net_529_5/main_0  macrocell61   2779  11523  26634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_765/main_3
Capture Clock  : Net_765/clock_0
Path slack     : 27200p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10956
-------------------------------------   ----- 
End-of-path arrival time (ps)           10956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q                         macrocell72   1250   1250  21710  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_5\/main_1  macrocell36   4047   5297  27200  RISE       1
\MODULE_4:g1:a0:gx:u0:lt_5\/q       macrocell36   3350   8647  27200  RISE       1
Net_765/main_3                      macrocell80   2310  10956  27200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_5/q
Path End       : Net_765/main_4
Capture Clock  : Net_765/clock_0
Path slack     : 27216p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_5/q                         macrocell71   1250   1250  21708  RISE       1
\MODULE_4:g1:a0:gx:u0:gt_5\/main_0  macrocell37   4033   5283  27216  RISE       1
\MODULE_4:g1:a0:gx:u0:gt_5\/q       macrocell37   3350   8633  27216  RISE       1
Net_765/main_4                      macrocell80   2308  10941  27216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_765/main_5
Capture Clock  : Net_765/clock_0
Path slack     : 27392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10765
-------------------------------------   ----- 
End-of-path arrival time (ps)           10765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q                         macrocell76   1250   1250  21560  RISE       1
\MODULE_4:g1:a0:gx:u0:gt_2\/main_2  macrocell38   3279   4529  27392  RISE       1
\MODULE_4:g1:a0:gx:u0:gt_2\/q       macrocell38   3350   7879  27392  RISE       1
Net_765/main_5                      macrocell80   2886  10765  27392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_529_6/main_5
Capture Clock  : Net_529_6/clock_0
Path slack     : 30776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q       macrocell63   1250   1250  18970  RISE       1
Net_529_6/main_5  macrocell60   6131   7381  30776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_4/main_4
Capture Clock  : Net_529_4/clock_0
Path slack     : 31256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
Net_529_4/main_4  macrocell62   5650   6900  31256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_3/main_3
Capture Clock  : Net_529_3/clock_0
Path slack     : 31256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6900
-------------------------------------   ---- 
End-of-path arrival time (ps)           6900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
Net_529_3/main_3  macrocell63   5650   6900  31256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_1/q
Path End       : Net_655_2/main_0
Capture Clock  : Net_655_2/clock_0
Path slack     : 31310p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_1/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_1/q       macrocell58   1250   1250  26323  RISE       1
Net_655_2/main_0  macrocell57   5597   6847  31310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_2/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_529_4/main_3
Capture Clock  : Net_529_4/clock_0
Path slack     : 31552p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q       macrocell63   1250   1250  18970  RISE       1
Net_529_4/main_3  macrocell62   5354   6604  31552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_529_3/main_2
Capture Clock  : Net_529_3/clock_0
Path slack     : 31552p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q       macrocell63   1250   1250  18970  RISE       1
Net_529_3/main_2  macrocell63   5354   6604  31552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_4/main_5
Capture Clock  : Net_529_4/clock_0
Path slack     : 31718p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  21448  RISE       1
Net_529_4/main_5  macrocell62   5189   6439  31718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_3/main_4
Capture Clock  : Net_529_3/clock_0
Path slack     : 31718p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6439
-------------------------------------   ---- 
End-of-path arrival time (ps)           6439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  21448  RISE       1
Net_529_3/main_4  macrocell63   5189   6439  31718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_5/main_5
Capture Clock  : Net_529_5/clock_0
Path slack     : 31825p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6332
-------------------------------------   ---- 
End-of-path arrival time (ps)           6332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
Net_529_5/main_5  macrocell61   5082   6332  31825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_655_1/main_0
Capture Clock  : Net_655_1/clock_0
Path slack     : 31845p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6312
-------------------------------------   ---- 
End-of-path arrival time (ps)           6312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
Net_655_1/main_0  macrocell58   5062   6312  31845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_1/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_9/q
Path End       : Net_765/main_1
Capture Clock  : Net_765/clock_0
Path slack     : 32075p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_538_9/q     macrocell67   1250   1250  26976  RISE       1
Net_765/main_1  macrocell80   4832   6082  32075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell80         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_758/main_1
Capture Clock  : Net_758/clock_0
Path slack     : 32089p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q     macrocell62   1250   1250  20292  RISE       1
Net_758/main_1  macrocell77   4818   6068  32089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_755/main_1
Capture Clock  : Net_755/clock_0
Path slack     : 32089p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q     macrocell62   1250   1250  20292  RISE       1
Net_755/main_1  macrocell79   4818   6068  32089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_755/clock_0                                            macrocell79         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_6/main_4
Capture Clock  : Net_529_6/clock_0
Path slack     : 32118p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  20292  RISE       1
Net_529_6/main_4  macrocell60   4789   6039  32118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_3/q
Path End       : Net_529_5/main_4
Capture Clock  : Net_529_5/clock_0
Path slack     : 32129p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_3/q       macrocell63   1250   1250  18970  RISE       1
Net_529_5/main_4  macrocell61   4777   6027  32129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_5/q
Path End       : Net_758/main_0
Capture Clock  : Net_758/clock_0
Path slack     : 32617p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_529_5/q     macrocell61   1250   1250  20830  RISE       1
Net_758/main_0  macrocell77   4290   5540  32617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_5/q
Path End       : Net_755/main_0
Capture Clock  : Net_755/clock_0
Path slack     : 32617p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5540
-------------------------------------   ---- 
End-of-path arrival time (ps)           5540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_529_5/q     macrocell61   1250   1250  20830  RISE       1
Net_755/main_0  macrocell79   4290   5540  32617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_755/clock_0                                            macrocell79         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_5/main_6
Capture Clock  : Net_529_5/clock_0
Path slack     : 32661p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5495
-------------------------------------   ---- 
End-of-path arrival time (ps)           5495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  21448  RISE       1
Net_529_5/main_6  macrocell61   4245   5495  32661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_6/main_6
Capture Clock  : Net_529_6/clock_0
Path slack     : 32716p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
Net_529_6/main_6  macrocell60   4191   5441  32716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_2/q
Path End       : Net_529_2/main_2
Capture Clock  : Net_529_2/clock_0
Path slack     : 32716p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_2/q       macrocell64   1250   1250  20747  RISE       1
Net_529_2/main_2  macrocell64   4191   5441  32716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_4/main_6
Capture Clock  : Net_529_4/clock_0
Path slack     : 32889p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  21264  RISE       1
Net_529_4/main_6  macrocell62   4017   5267  32889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_3/main_5
Capture Clock  : Net_529_3/clock_0
Path slack     : 32889p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5267
-------------------------------------   ---- 
End-of-path arrival time (ps)           5267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  21264  RISE       1
Net_529_3/main_5  macrocell63   4017   5267  32889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_3/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_5/q
Path End       : Net_529_6/main_3
Capture Clock  : Net_529_6/clock_0
Path slack     : 32908p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_5/q       macrocell61   1250   1250  20830  RISE       1
Net_529_6/main_3  macrocell60   3999   5249  32908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_5/main_7
Capture Clock  : Net_529_5/clock_0
Path slack     : 33035p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  21264  RISE       1
Net_529_5/main_7  macrocell61   3872   5122  33035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_5/main_3
Capture Clock  : Net_529_5/clock_0
Path slack     : 33451p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  20292  RISE       1
Net_529_5/main_3  macrocell61   3456   4706  33451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_749/main_1
Capture Clock  : Net_749/clock_0
Path slack     : 33451p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q     macrocell62   1250   1250  20292  RISE       1
Net_749/main_1  macrocell78   3456   4706  33451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell78         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_4/main_6
Capture Clock  : Net_538_4/clock_0
Path slack     : 33606p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  21560  RISE       1
Net_538_4/main_6  macrocell72   3301   4551  33606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_0/main_2
Capture Clock  : Net_538_0/clock_0
Path slack     : 33606p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  21560  RISE       1
Net_538_0/main_2  macrocell76   3301   4551  33606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_7/main_9
Capture Clock  : Net_538_7/clock_0
Path slack     : 33627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  21560  RISE       1
Net_538_7/main_9  macrocell69   3280   4530  33627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_6/main_8
Capture Clock  : Net_538_6/clock_0
Path slack     : 33627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  21560  RISE       1
Net_538_6/main_8  macrocell70   3280   4530  33627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_5/main_7
Capture Clock  : Net_538_5/clock_0
Path slack     : 33627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  21560  RISE       1
Net_538_5/main_7  macrocell71   3280   4530  33627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_3/main_5
Capture Clock  : Net_538_3/clock_0
Path slack     : 33628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  21560  RISE       1
Net_538_3/main_5  macrocell73   3279   4529  33628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_2/main_4
Capture Clock  : Net_538_2/clock_0
Path slack     : 33628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  21560  RISE       1
Net_538_2/main_4  macrocell74   3279   4529  33628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_0/q
Path End       : Net_538_1/main_3
Capture Clock  : Net_538_1/clock_0
Path slack     : 33628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_0/clock_0                                          macrocell76         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_0/q       macrocell76   1250   1250  21560  RISE       1
Net_538_1/main_3  macrocell75   3279   4529  33628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_9/q
Path End       : Net_538_9/main_2
Capture Clock  : Net_538_9/clock_0
Path slack     : 33684p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_9/q       macrocell67   1250   1250  26976  RISE       1
Net_538_9/main_2  macrocell67   3223   4473  33684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_4/q
Path End       : Net_529_4/main_2
Capture Clock  : Net_529_4/clock_0
Path slack     : 33727p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_4/q       macrocell62   1250   1250  20292  RISE       1
Net_529_4/main_2  macrocell62   3179   4429  33727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_4/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_5/q
Path End       : Net_538_7/main_4
Capture Clock  : Net_538_7/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_5/q       macrocell71   1250   1250  21708  RISE       1
Net_538_7/main_4  macrocell69   3132   4382  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_5/q
Path End       : Net_538_6/main_3
Capture Clock  : Net_538_6/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_5/q       macrocell71   1250   1250  21708  RISE       1
Net_538_6/main_3  macrocell70   3132   4382  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_5/q
Path End       : Net_538_5/main_2
Capture Clock  : Net_538_5/clock_0
Path slack     : 33775p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_5/q       macrocell71   1250   1250  21708  RISE       1
Net_538_5/main_2  macrocell71   3132   4382  33775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_7/main_5
Capture Clock  : Net_538_7/clock_0
Path slack     : 33777p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q       macrocell72   1250   1250  21710  RISE       1
Net_538_7/main_5  macrocell69   3130   4380  33777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_6/main_4
Capture Clock  : Net_538_6/clock_0
Path slack     : 33777p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q       macrocell72   1250   1250  21710  RISE       1
Net_538_6/main_4  macrocell70   3130   4380  33777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_5/main_3
Capture Clock  : Net_538_5/clock_0
Path slack     : 33777p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q       macrocell72   1250   1250  21710  RISE       1
Net_538_5/main_3  macrocell71   3130   4380  33777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_4/q
Path End       : Net_538_4/main_2
Capture Clock  : Net_538_4/clock_0
Path slack     : 33786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_4/q       macrocell72   1250   1250  21710  RISE       1
Net_538_4/main_2  macrocell72   3121   4371  33786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_6/main_8
Capture Clock  : Net_529_6/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  21264  RISE       1
Net_529_6/main_8  macrocell60   3111   4361  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_2/main_4
Capture Clock  : Net_529_2/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  21264  RISE       1
Net_529_2/main_4  macrocell64   3111   4361  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_1/main_3
Capture Clock  : Net_529_1/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  21264  RISE       1
Net_529_1/main_3  macrocell65   3111   4361  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_0/q
Path End       : Net_529_0/main_2
Capture Clock  : Net_529_0/clock_0
Path slack     : 33795p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_0/q       macrocell66   1250   1250  21264  RISE       1
Net_529_0/main_2  macrocell66   3111   4361  33795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_0/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_3/main_4
Capture Clock  : Net_538_3/clock_0
Path slack     : 33816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  21897  RISE       1
Net_538_3/main_4  macrocell73   3090   4340  33816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_2/main_3
Capture Clock  : Net_538_2/clock_0
Path slack     : 33816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  21897  RISE       1
Net_538_2/main_3  macrocell74   3090   4340  33816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_1/main_2
Capture Clock  : Net_538_1/clock_0
Path slack     : 33816p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  21897  RISE       1
Net_538_1/main_2  macrocell75   3090   4340  33816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_3/main_3
Capture Clock  : Net_538_3/clock_0
Path slack     : 33817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21756  RISE       1
Net_538_3/main_3  macrocell73   3090   4340  33817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_2/main_2
Capture Clock  : Net_538_2/clock_0
Path slack     : 33817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21756  RISE       1
Net_538_2/main_2  macrocell74   3090   4340  33817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_4/main_5
Capture Clock  : Net_538_4/clock_0
Path slack     : 33818p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  21897  RISE       1
Net_538_4/main_5  macrocell72   3088   4338  33818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_7/main_7
Capture Clock  : Net_538_7/clock_0
Path slack     : 33823p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21756  RISE       1
Net_538_7/main_7  macrocell69   3084   4334  33823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_6/main_6
Capture Clock  : Net_538_6/clock_0
Path slack     : 33823p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21756  RISE       1
Net_538_6/main_6  macrocell70   3084   4334  33823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_5/main_5
Capture Clock  : Net_538_5/clock_0
Path slack     : 33823p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21756  RISE       1
Net_538_5/main_5  macrocell71   3084   4334  33823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_3/main_2
Capture Clock  : Net_538_3/clock_0
Path slack     : 33830p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21765  RISE       1
Net_538_3/main_2  macrocell73   3076   4326  33830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_7/main_6
Capture Clock  : Net_538_7/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21765  RISE       1
Net_538_7/main_6  macrocell69   3075   4325  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_6/main_5
Capture Clock  : Net_538_6/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21765  RISE       1
Net_538_6/main_5  macrocell70   3075   4325  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_5/main_4
Capture Clock  : Net_538_5/clock_0
Path slack     : 33832p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21765  RISE       1
Net_538_5/main_4  macrocell71   3075   4325  33832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_2/q
Path End       : Net_538_4/main_4
Capture Clock  : Net_538_4/clock_0
Path slack     : 33945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_2/clock_0                                          macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_2/q       macrocell74   1250   1250  21756  RISE       1
Net_538_4/main_4  macrocell72   2962   4212  33945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_3/q
Path End       : Net_538_4/main_3
Capture Clock  : Net_538_4/clock_0
Path slack     : 33946p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4210
-------------------------------------   ---- 
End-of-path arrival time (ps)           4210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_3/clock_0                                          macrocell73         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_3/q       macrocell73   1250   1250  21765  RISE       1
Net_538_4/main_3  macrocell72   2960   4210  33946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_4/clock_0                                          macrocell72         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_8/q
Path End       : Net_538_9/main_3
Capture Clock  : Net_538_9/clock_0
Path slack     : 33963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_8/q       macrocell68   1250   1250  20287  RISE       1
Net_538_9/main_3  macrocell67   2944   4194  33963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_9/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_8/q
Path End       : Net_538_8/main_2
Capture Clock  : Net_538_8/clock_0
Path slack     : 33963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_8/q       macrocell68   1250   1250  20287  RISE       1
Net_538_8/main_2  macrocell68   2944   4194  33963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_8/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_7/main_8
Capture Clock  : Net_538_7/clock_0
Path slack     : 33964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  21897  RISE       1
Net_538_7/main_8  macrocell69   2943   4193  33964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_6/main_7
Capture Clock  : Net_538_6/clock_0
Path slack     : 33964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  21897  RISE       1
Net_538_6/main_7  macrocell70   2943   4193  33964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_1/q
Path End       : Net_538_5/main_6
Capture Clock  : Net_538_5/clock_0
Path slack     : 33964p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_1/clock_0                                          macrocell75         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_1/q       macrocell75   1250   1250  21897  RISE       1
Net_538_5/main_6  macrocell71   2943   4193  33964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_5/clock_0                                          macrocell71         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_5/q
Path End       : Net_529_5/main_2
Capture Clock  : Net_529_5/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_5/q       macrocell61   1250   1250  20830  RISE       1
Net_529_5/main_2  macrocell61   2916   4166  33991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_5/q
Path End       : Net_749/main_0
Capture Clock  : Net_749/clock_0
Path slack     : 33991p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_5/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_529_5/q     macrocell61   1250   1250  20830  RISE       1
Net_749/main_0  macrocell78   2916   4166  33991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell78         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_6/main_7
Capture Clock  : Net_529_6/clock_0
Path slack     : 34001p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  21448  RISE       1
Net_529_6/main_7  macrocell60   2906   4156  34001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_2/main_3
Capture Clock  : Net_529_2/clock_0
Path slack     : 34001p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  21448  RISE       1
Net_529_2/main_3  macrocell64   2906   4156  34001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_2/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_1/q
Path End       : Net_529_1/main_2
Capture Clock  : Net_529_1/clock_0
Path slack     : 34001p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_1/q       macrocell65   1250   1250  21448  RISE       1
Net_529_1/main_2  macrocell65   2906   4156  34001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_1/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_6/q
Path End       : Net_538_7/main_3
Capture Clock  : Net_538_7/clock_0
Path slack     : 34257p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_6/q       macrocell70   1250   1250  20443  RISE       1
Net_538_7/main_3  macrocell69   2650   3900  34257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_6/q
Path End       : Net_538_6/main_2
Capture Clock  : Net_538_6/clock_0
Path slack     : 34257p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3900
-------------------------------------   ---- 
End-of-path arrival time (ps)           3900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_6/q       macrocell70   1250   1250  20443  RISE       1
Net_538_6/main_2  macrocell70   2650   3900  34257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_6/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_538_7/q
Path End       : Net_538_7/main_2
Capture Clock  : Net_538_7/clock_0
Path slack     : 34283p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_538_7/q       macrocell69   1250   1250  20484  RISE       1
Net_538_7/main_2  macrocell69   2623   3873  34283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_538_7/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_655_2/main_1
Capture Clock  : Net_655_2/clock_0
Path slack     : 34297p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell59   1250   1250  25705  RISE       1
Net_655_2/main_1  macrocell57   2609   3859  34297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_2/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_529_6/q
Path End       : Net_529_6/main_2
Capture Clock  : Net_529_6/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_529_6/q       macrocell60   1250   1250  23459  RISE       1
Net_529_6/main_2  macrocell60   2590   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_529_6/clock_0                                          macrocell60         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

