Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Reading design: project_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "project_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : project_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\ud_counter.vhd" into library work
Parsing entity <ud_counter>.
Parsing architecture <Behavioral> of entity <ud_counter>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\RegFile.vhd" into library work
Parsing entity <RegFile>.
Parsing architecture <Behavioral> of entity <regfile>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\loop_control.vhd" into library work
Parsing entity <loop_control>.
Parsing architecture <Behavioral> of entity <loop_control>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\FIFO_controller.vhd" into library work
Parsing entity <FIFO_controller>.
Parsing architecture <Behavioral> of entity <fifo_controller>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\PmodMicRefComp.vhd" into library work
Parsing entity <PmodMICRefComp>.
Parsing architecture <PmodMic> of entity <pmodmicrefcomp>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\monopulser.vhd" into library work
Parsing entity <monopulser>.
Parsing architecture <Behavioral> of entity <monopulser>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\Looper.vhd" into library work
Parsing entity <Looper>.
Parsing architecture <Behavioral> of entity <looper>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\FIFO.vhd" into library work
Parsing entity <FIFO>.
Parsing architecture <Behavioral> of entity <fifo>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\debouncer.vhd" into library work
Parsing entity <debouncer>.
Parsing architecture <behavioral> of entity <debouncer>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\adda.vhd" into library work
Parsing entity <adda>.
Parsing architecture <Behavioral> of entity <adda>.
Parsing VHDL file "C:\Users\Ethan\Dropbox\Engs31\Project\Project\project_top.vhd" into library work
Parsing entity <project_top>.
Parsing architecture <Behavioral> of entity <project_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <project_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <debouncer> (architecture <behavioral>) from library <work>.

Elaborating entity <monopulser> (architecture <Behavioral>) from library <work>.

Elaborating entity <adda> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Ethan\Dropbox\Engs31\Project\Project\adda.vhd" Line 174. Case statement is complete. others clause is never selected

Elaborating entity <PmodMICRefComp> (architecture <PmodMic>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Ethan\Dropbox\Engs31\Project\Project\PmodMicRefComp.vhd" Line 238. Case statement is complete. others clause is never selected

Elaborating entity <FIFO> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegFile> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FIFO_controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <Looper> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegFile> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ud_counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ud_counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <loop_control> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <project_top>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\project_top.vhd".
    Found 1-bit register for signal <start_sample>.
    Found 12-bit register for signal <audio_in_u>.
    Found 12-bit register for signal <rx>.
    Found 12-bit register for signal <sample_cnt>.
    Found 12-bit adder for signal <sample_cnt[11]_GND_6_o_add_18_OUT> created at line 1241.
    Found 12-bit adder for signal <audio_in[11]_GND_6_o_add_22_OUT> created at line 359.
    Found 8x5-bit Read Only RAM for signal <led_decoded>
    Found 12-bit comparator greater for signal <sample_cnt[11]_GND_6_o_LessThan_21_o> created at line 346
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <project_top> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\debouncer.vhd".
    Found 10-bit register for signal <dbreg>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <debouncer> synthesized.

Synthesizing Unit <monopulser>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\monopulser.vhd".
    Found 2-bit register for signal <but_state>.
    Found finite state machine <FSM_0> for signal <but_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | but_d (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | up                                             |
    | Power Up State     | up                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <monopulser> synthesized.

Synthesizing Unit <adda>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\adda.vhd".
        BIT_DEPTH = 12
    Found 32-bit register for signal <clk_counter2>.
    Found 1-bit register for signal <START>.
    Found 5-bit register for signal <data_counter>.
    Found 1-bit register for signal <DinA>.
    Found 16-bit register for signal <temp1>.
    Found 5-bit register for signal <shiftCounter>.
    Found 2-bit register for signal <current_state>.
    Found 1-bit register for signal <sync>.
    Found 1-bit register for signal <clk_en>.
    Found finite state machine <FSM_1> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | sampleclk (rising_edge)                        |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clk_counter2[31]_GND_9_o_add_1_OUT> created at line 82.
    Found 5-bit adder for signal <data_counter[4]_GND_9_o_add_5_OUT> created at line 1241.
    Found 5-bit adder for signal <shiftCounter[4]_GND_9_o_add_9_OUT> created at line 1241.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <adda> synthesized.

Synthesizing Unit <PmodMICRefComp>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\PmodMicRefComp.vhd".
        BIT_DEPTH = 12
    Found 12-bit register for signal <temp>.
    Found 4-bit register for signal <shiftCounter>.
    Found 12-bit register for signal <DATA>.
    Found 2-bit register for signal <current_state>.
    Found 3-bit register for signal <clk_counter>.
    Found finite state machine <FSM_2> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_div (rising_edge)                          |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <clk_counter[2]_GND_10_o_add_0_OUT> created at line 1241.
    Found 4-bit adder for signal <shiftCounter[3]_GND_10_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <PmodMICRefComp> synthesized.

Synthesizing Unit <FIFO>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\FIFO.vhd".
        DAT_W = 12
        ADD_W = 13
    Found 13-bit register for signal <write_add_u>.
    Found 13-bit register for signal <read_add_u>.
    Found 13-bit adder for signal <read_add_u[12]_GND_11_o_add_2_OUT> created at line 1241.
    Found 13-bit adder for signal <write_add_u[12]_GND_11_o_add_5_OUT> created at line 1241.
    Found 13-bit adder for signal <mix_sig> created at line 131.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO> synthesized.

Synthesizing Unit <RegFile_1>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\RegFile.vhd".
        DATA_W = 12
        ADDR_W = 13
    Found 8192x12-bit dual-port RAM <Mram_regfile> for signal <regfile>.
    Found 12-bit register for signal <data_out_i>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <RegFile_1> synthesized.

Synthesizing Unit <FIFO_controller>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\FIFO_controller.vhd".
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | empty                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <FIFO_controller> synthesized.

Synthesizing Unit <Looper>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\Looper.vhd".
        ADDR_W = 15
        DATA_W = 12
        SAMPLE_FREQ = 44100
        CLK_FREQ = 100000000
INFO:Xst:3210 - "C:\Users\Ethan\Dropbox\Engs31\Project\Project\Looper.vhd" line 228: Output port <tc> of the instance <SampleCounter> is unconnected or connected to loadless signal.
    Found 15-bit register for signal <maxcnt_sample>.
    Found 12-bit register for signal <audio_out>.
    Found 3-bit register for signal <speed>.
    Found 13-bit adder for signal <audio_sum> created at line 146.
    Found 15-bit adder for signal <rd_addr> created at line 1241.
    Found 3-bit adder for signal <speed[2]_GND_14_o_add_15_OUT> created at line 1241.
    Found 3-bit subtractor for signal <GND_14_o_GND_14_o_sub_14_OUT<2:0>> created at line 1308.
    Found 8x15-bit Read Only RAM for signal <speed[2]_GND_14_o_wide_mux_20_OUT>
    Found 15-bit comparator lessequal for signal <n0007> created at line 158
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Looper> synthesized.

Synthesizing Unit <RegFile_2>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\RegFile.vhd".
        DATA_W = 12
        ADDR_W = 15
    Found 32768x12-bit dual-port RAM <Mram_regfile> for signal <regfile>.
    Found 12-bit register for signal <data_out_i>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <RegFile_2> synthesized.

Synthesizing Unit <ud_counter_1>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\ud_counter.vhd".
        MAX = 32767
    Found 15-bit register for signal <count_i>.
    Found 15-bit adder for signal <count_i[14]_GND_16_o_add_1_OUT> created at line 1241.
    Found 15-bit subtractor for signal <GND_16_o_GND_16_o_sub_4_OUT<14:0>> created at line 1308.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <ud_counter_1> synthesized.

Synthesizing Unit <ud_counter_2>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\ud_counter.vhd".
        MAX = 18135
    Found 15-bit register for signal <count_i>.
    Found 15-bit adder for signal <count_i[14]_GND_17_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ud_counter_2> synthesized.

Synthesizing Unit <loop_control>.
    Related source file is "C:\Users\Ethan\Dropbox\Engs31\Project\Project\loop_control.vhd".
    Found 1-bit register for signal <add_next>.
    Found 1-bit register for signal <aout_wr>.
    Found 1-bit register for signal <recording>.
    Found 1-bit register for signal <adding>.
    Found 1-bit register for signal <rec_next>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <loop_control> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32768x12-bit dual-port RAM                            : 1
 8192x12-bit dual-port RAM                             : 1
 8x15-bit single-port Read Only RAM                    : 1
 8x5-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 15
 12-bit adder                                          : 2
 13-bit adder                                          : 4
 15-bit adder                                          : 2
 15-bit addsub                                         : 1
 3-bit adder                                           : 1
 3-bit addsub                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
# Registers                                            : 38
 1-bit register                                        : 10
 10-bit register                                       : 8
 12-bit register                                       : 8
 13-bit register                                       : 2
 15-bit register                                       : 3
 16-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
# Comparators                                          : 2
 12-bit comparator greater                             : 1
 15-bit comparator lessequal                           : 1
# Multiplexers                                         : 93
 1-bit 2-to-1 multiplexer                              : 82
 12-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 6
 16-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 8
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FIFO>.
The following registers are absorbed into counter <write_add_u>: 1 register on signal <write_add_u>.
The following registers are absorbed into counter <read_add_u>: 1 register on signal <read_add_u>.
Unit <FIFO> synthesized (advanced).

Synthesizing (advanced) Unit <Looper>.
The following registers are absorbed into counter <speed>: 1 register on signal <speed>.
INFO:Xst:3231 - The small RAM <Mram_speed[2]_GND_14_o_wide_mux_20_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 15-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <speed>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Looper> synthesized (advanced).

Synthesizing (advanced) Unit <PmodMICRefComp>.
The following registers are absorbed into counter <clk_counter>: 1 register on signal <clk_counter>.
The following registers are absorbed into counter <shiftCounter>: 1 register on signal <shiftCounter>.
Unit <PmodMICRefComp> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile_1>.
INFO:Xst:3226 - The RAM <Mram_regfile> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out_i>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 12-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 12-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <data_out_i>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RegFile_1> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile_2>.
INFO:Xst:3226 - The RAM <Mram_regfile> will be implemented as a BLOCK RAM, absorbing the following register(s): <data_out_i>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32768-word x 12-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32768-word x 12-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <data_out_i>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RegFile_2> synthesized (advanced).

Synthesizing (advanced) Unit <adda>.
The following registers are absorbed into counter <clk_counter2>: 1 register on signal <clk_counter2>.
The following registers are absorbed into counter <data_counter>: 1 register on signal <data_counter>.
The following registers are absorbed into counter <shiftCounter>: 1 register on signal <shiftCounter>.
Unit <adda> synthesized (advanced).

Synthesizing (advanced) Unit <project_top>.
The following registers are absorbed into counter <sample_cnt>: 1 register on signal <sample_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_led_decoded> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <led_select>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led_decoded>   |          |
    -----------------------------------------------------------------------
Unit <project_top> synthesized (advanced).

Synthesizing (advanced) Unit <ud_counter_2>.
The following registers are absorbed into counter <count_i>: 1 register on signal <count_i>.
Unit <ud_counter_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32768x12-bit dual-port block RAM                      : 1
 8192x12-bit dual-port block RAM                       : 1
 8x15-bit single-port distributed Read Only RAM        : 1
 8x5-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 1
 13-bit adder                                          : 2
 15-bit adder                                          : 1
 15-bit addsub                                         : 1
# Counters                                             : 10
 12-bit up counter                                     : 1
 13-bit up counter                                     : 2
 15-bit up counter                                     : 1
 3-bit up counter                                      : 1
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
# Registers                                            : 196
 Flip-Flops                                            : 196
# Comparators                                          : 2
 12-bit comparator greater                             : 1
 15-bit comparator lessequal                           : 1
# Multiplexers                                         : 92
 1-bit 2-to-1 multiplexer                              : 82
 12-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 2
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 8
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <speed_up_mp_c/FSM_0> on signal <but_state[1:3]> with one-hot encoding.
Optimizing FSM <slow_down_mp_c/FSM_0> on signal <but_state[1:3]> with one-hot encoding.
Optimizing FSM <rec_over_mp_c/FSM_0> on signal <but_state[1:3]> with one-hot encoding.
Optimizing FSM <add_track_mp_c/FSM_0> on signal <but_state[1:3]> with one-hot encoding.
Optimizing FSM <sample_done_mp_c/FSM_0> on signal <but_state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 up    | 001
 pulse | 010
 down  | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <DAConverter/FSM_1> on signal <current_state[1:3]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 001
 shiftout | 010
 syncdata | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ADConverter/FSM_2> on signal <current_state[1:3]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 001
 shiftin  | 010
 syncdata | 100
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Reverberator/Control/FSM_3> on signal <current_state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 empty  | 00
 active | 01
 wt     | 10
--------------------

Optimizing unit <RegFile_1> ...

Optimizing unit <project_top> ...

Optimizing unit <debouncer> ...

Optimizing unit <monopulser> ...

Optimizing unit <adda> ...

Optimizing unit <PmodMICRefComp> ...

Optimizing unit <FIFO> ...

Optimizing unit <FIFO_controller> ...

Optimizing unit <Looper> ...

Optimizing unit <RegFile_2> ...

Optimizing unit <ud_counter_1> ...

Optimizing unit <ud_counter_2> ...

Optimizing unit <loop_control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block project_top, actual ratio is 3.

Final Macro Processing ...

Processing Unit <project_top> :
	Found 2-bit shift register for signal <rx_0>.
	Found 2-bit shift register for signal <rx_1>.
	Found 2-bit shift register for signal <rx_2>.
	Found 2-bit shift register for signal <rx_3>.
	Found 2-bit shift register for signal <rx_4>.
	Found 2-bit shift register for signal <rx_5>.
	Found 2-bit shift register for signal <rx_6>.
	Found 2-bit shift register for signal <rx_7>.
	Found 2-bit shift register for signal <rx_8>.
	Found 2-bit shift register for signal <rx_9>.
	Found 2-bit shift register for signal <rx_10>.
Unit <project_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 296
 Flip-Flops                                            : 296
# Shift Registers                                      : 11
 2-bit shift register                                  : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 720
#      GND                         : 7
#      INV                         : 23
#      LUT1                        : 91
#      LUT2                        : 51
#      LUT3                        : 150
#      LUT4                        : 69
#      LUT5                        : 21
#      LUT6                        : 18
#      MUXCY                       : 140
#      MUXF7                       : 2
#      VCC                         : 7
#      XORCY                       : 141
# FlipFlops/Latches                : 307
#      FD                          : 113
#      FDE                         : 94
#      FDR                         : 86
#      FDRE                        : 9
#      FDS                         : 5
# RAMS                             : 30
#      RAMB16BWER                  : 30
# Shift Registers                  : 11
#      SRLC16E                     : 11
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 9
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             307  out of  18224     1%  
 Number of Slice LUTs:                  434  out of   9112     4%  
    Number used as Logic:               423  out of   9112     4%  
    Number used as Memory:               11  out of   2176     0%  
       Number used as SRL:               11

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    485
   Number with an unused Flip Flop:     178  out of    485    36%  
   Number with an unused LUT:            51  out of    485    10%  
   Number of fully used LUT-FF pairs:   256  out of    485    52%  
   Number of unique control sets:        38

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               30  out of     32    93%  
    Number using Block RAM only:         30
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 287   |
DAConverter/clk_en                 | BUFG                   | 31    |
ADConverter/clk_counter_2          | BUFG                   | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.260ns (Maximum Frequency: 159.743MHz)
   Minimum input arrival time before clock: 2.488ns
   Maximum output required time after clock: 5.382ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.260ns (frequency: 159.743MHz)
  Total number of paths / destination ports: 25841 / 1345
-------------------------------------------------------------------------
Delay:               6.260ns (Levels of Logic = 16)
  Source:            Reverberator/RegisterFile/Mram_regfile1 (RAM)
  Destination:       Looper_c/RAM/Mram_regfile2 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Reverberator/RegisterFile/Mram_regfile1 to Looper_c/RAM/Mram_regfile2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB1    2   1.850   0.617  Mram_regfile1 (data_out<1>)
     end scope: 'Reverberator/RegisterFile:data_out<1>'
     LUT3:I2->O            2   0.205   0.721  Mmux_char_tx41 (char_tx<1>)
     end scope: 'Reverberator:char_tx<1>'
     begin scope: 'Looper_c:audio_in<1>'
     LUT2:I0->O            1   0.203   0.000  Madd_audio_sum_lut<1> (Madd_audio_sum_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Madd_audio_sum_cy<1> (Madd_audio_sum_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<2> (Madd_audio_sum_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<3> (Madd_audio_sum_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<4> (Madd_audio_sum_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<5> (Madd_audio_sum_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<6> (Madd_audio_sum_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<7> (Madd_audio_sum_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<8> (Madd_audio_sum_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<9> (Madd_audio_sum_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_audio_sum_cy<10> (Madd_audio_sum_cy<10>)
     XORCY:CI->O          11   0.180   0.987  Madd_audio_sum_xor<11> (audio_sum<11>)
     LUT5:I3->O            3   0.203   0.650  Mmux_out_data13 (out_data<0>)
     begin scope: 'Looper_c/RAM:data_in<0>'
     RAMB16BWER:DIA0           0.300          Mram_regfile2
    ----------------------------------------
    Total                      6.260ns (3.284ns logic, 2.976ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DAConverter/clk_en'
  Clock period: 3.399ns (frequency: 294.243MHz)
  Total number of paths / destination ports: 179 / 62
-------------------------------------------------------------------------
Delay:               3.399ns (Levels of Logic = 1)
  Source:            DAConverter/current_state_FSM_FFd2 (FF)
  Destination:       DAConverter/temp1_0 (FF)
  Source Clock:      DAConverter/clk_en rising
  Destination Clock: DAConverter/clk_en rising

  Data Path: DAConverter/current_state_FSM_FFd2 to DAConverter/temp1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.447   1.421  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     LUT3:I0->O           16   0.205   1.004  _n0072_inv1 (_n0072_inv)
     FDE:CE                    0.322          temp1_0
    ----------------------------------------
    Total                      3.399ns (0.974ns logic, 2.425ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADConverter/clk_counter_2'
  Clock period: 3.321ns (frequency: 301.097MHz)
  Total number of paths / destination ports: 88 / 61
-------------------------------------------------------------------------
Delay:               3.321ns (Levels of Logic = 1)
  Source:            ADConverter/current_state_FSM_FFd3 (FF)
  Destination:       ADConverter/shiftCounter_0 (FF)
  Source Clock:      ADConverter/clk_counter_2 rising
  Destination Clock: ADConverter/clk_counter_2 rising

  Data Path: ADConverter/current_state_FSM_FFd3 to ADConverter/shiftCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.447   1.235  current_state_FSM_FFd3 (current_state_FSM_FFd3)
     LUT2:I1->O           16   0.205   1.004  _n00481 (_n0048)
     FDRE:R                    0.430          shiftCounter_0
    ----------------------------------------
    Total                      3.321ns (1.082ns logic, 2.239ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 80 / 80
-------------------------------------------------------------------------
Offset:              2.488ns (Levels of Logic = 3)
  Source:            ReverbSwitch (PAD)
  Destination:       ReverbSwitch_db_c/dbreg_0 (FF)
  Destination Clock: clk rising

  Data Path: ReverbSwitch to ReverbSwitch_db_c/dbreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   0.961  ReverbSwitch_IBUF (ReverbSwitch_IBUF)
     begin scope: 'ReverbSwitch_db_c:switch'
     LUT3:I1->O            1   0.203   0.000  Mmux_switch_dbreg[1]_MUX_9_o11 (switch_dbreg[1]_MUX_9_o)
     FD:D                      0.102          dbreg_0
    ----------------------------------------
    Total                      2.488ns (1.527ns logic, 0.961ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ADConverter/clk_counter_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 2)
  Source:            sdata_in (PAD)
  Destination:       ADConverter/temp_0 (FF)
  Destination Clock: ADConverter/clk_counter_2 rising

  Data Path: sdata_in to ADConverter/temp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  sdata_in_IBUF (sdata_in_IBUF)
     begin scope: 'ADConverter:SDATA'
     FDE:D                     0.102          temp_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 24 / 9
-------------------------------------------------------------------------
Offset:              5.382ns (Levels of Logic = 3)
  Source:            looper_en_db_c/dbreg_0 (FF)
  Destination:       time_led<2> (PAD)
  Source Clock:      clk rising

  Data Path: looper_en_db_c/dbreg_0 to time_led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              35   0.447   1.582  dbreg_0 (dbreg_0)
     end scope: 'looper_en_db_c:dbswitch'
     LUT4:I0->O            1   0.203   0.579  Mmux_time_led11 (time_led_0_OBUF)
     OBUF:I->O                 2.571          time_led_0_OBUF (time_led<0>)
    ----------------------------------------
    Total                      5.382ns (3.221ns logic, 2.161ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DAConverter/clk_en'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 2)
  Source:            DAConverter/sync (FF)
  Destination:       nCS_da (PAD)
  Source Clock:      DAConverter/clk_en rising

  Data Path: DAConverter/sync to nCS_da
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  sync (sync)
     end scope: 'DAConverter:sync'
     OBUF:I->O                 2.571          nCS_da_OBUF (nCS_da)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ADConverter/clk_counter_2'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.037ns (Levels of Logic = 3)
  Source:            ADConverter/current_state_FSM_FFd3 (FF)
  Destination:       nCS_ad (PAD)
  Source Clock:      ADConverter/clk_counter_2 rising

  Data Path: ADConverter/current_state_FSM_FFd3 to nCS_ad
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.447   1.235  current_state_FSM_FFd3 (current_state_FSM_FFd3)
     LUT2:I1->O            1   0.205   0.579  Mmux_nCS11 (nCS)
     end scope: 'ADConverter:nCS'
     OBUF:I->O                 2.571          nCS_ad_OBUF (nCS_ad)
    ----------------------------------------
    Total                      5.037ns (3.223ns logic, 1.814ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ADConverter/clk_counter_2
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
ADConverter/clk_counter_2|    3.321|         |         |         |
clk                      |    2.156|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DAConverter/clk_en
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
DAConverter/clk_en|    3.399|         |         |         |
clk               |    2.364|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
ADConverter/clk_counter_2|    2.968|         |         |         |
clk                      |    6.260|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.51 secs
 
--> 

Total memory usage is 260428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    6 (   0 filtered)

