{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729067060273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729067060275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 05:24:20 2024 " "Processing started: Wed Oct 16 05:24:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729067060275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067060275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto4 -c projeto4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto4 -c projeto4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067060275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729067061441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729067061444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projeto4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projeto4 " "Found entity 1: projeto4" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085511 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "divisordeclock.v(12) " "Verilog HDL Event Control warning at divisordeclock.v(12): Event Control contains a complex event expression" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 12 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1729067085517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisordeclock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisordeclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisordeclock " "Found entity 1: divisordeclock" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador4bits " "Found entity 1: contador4bits" {  } { { "contador4bits.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/contador4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.v 1 1 " "Found 1 design units, including 1 entities, in source file relogio.v" { { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.v 1 1 " "Found 1 design units, including 1 entities, in source file alarme.v" { { "Info" "ISGN_ENTITY_NAME" "1 alarme " "Found entity 1: alarme" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085538 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1729067085543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_logic.v(42) " "Verilog HDL information at lcd_logic.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729067085553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_logic " "Found entity 1: lcd_logic" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_controle " "Found entity 1: MUX_controle" {  } { { "MUX_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/MUX_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file gera_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gera_pulso " "Found entity 1: gera_pulso" {  } { { "gera_pulso.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/gera_pulso.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_temp " "Found entity 1: lcd_temp" {  } { { "lcd_temp.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_temp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecao_display.v 1 1 " "Found 1 design units, including 1 entities, in source file selecao_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecao_display " "Found entity 1: selecao_display" {  } { { "selecao_display.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecao_ajuste.v 1 1 " "Found 1 design units, including 1 entities, in source file selecao_ajuste.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecao_ajuste " "Found entity 1: selecao_ajuste" {  } { { "selecao_ajuste.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_ajuste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcao_decremente.v 1 1 " "Found 1 design units, including 1 entities, in source file funcao_decremente.v" { { "Info" "ISGN_ENTITY_NAME" "1 funcao_decremente " "Found entity 1: funcao_decremente" {  } { { "funcao_decremente.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/funcao_decremente.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_funcao.v 1 1 " "Found 1 design units, including 1 entities, in source file or_funcao.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_funcao " "Found entity 1: or_funcao" {  } { { "or_funcao.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/or_funcao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeldalullaby.v 1 1 " "Found 1 design units, including 1 entities, in source file zeldalullaby.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeldaLullaby " "Found entity 1: ZeldaLullaby" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ZeldaLullaby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085604 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "E5 ZeldaLullaby.v 65 TheLegendOfZelda.v(12) " "Verilog HDL macro warning at TheLegendOfZelda.v(12): overriding existing definition for macro \"E5\", which was defined in \"ZeldaLullaby.v\", line 65" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085608 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS4 ZeldaLullaby.v 55 TheLegendOfZelda.v(13) " "Verilog HDL macro warning at TheLegendOfZelda.v(13): overriding existing definition for macro \"FS4\", which was defined in \"ZeldaLullaby.v\", line 55" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085608 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS4 ZeldaLullaby.v 57 TheLegendOfZelda.v(14) " "Verilog HDL macro warning at TheLegendOfZelda.v(14): overriding existing definition for macro \"GS4\", which was defined in \"ZeldaLullaby.v\", line 57" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085608 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A4 ZeldaLullaby.v 58 TheLegendOfZelda.v(15) " "Verilog HDL macro warning at TheLegendOfZelda.v(15): overriding existing definition for macro \"A4\", which was defined in \"ZeldaLullaby.v\", line 58" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085608 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 ZeldaLullaby.v 49 TheLegendOfZelda.v(16) " "Verilog HDL macro warning at TheLegendOfZelda.v(16): overriding existing definition for macro \"C4\", which was defined in \"ZeldaLullaby.v\", line 49" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085608 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS4 ZeldaLullaby.v 50 TheLegendOfZelda.v(17) " "Verilog HDL macro warning at TheLegendOfZelda.v(17): overriding existing definition for macro \"CS4\", which was defined in \"ZeldaLullaby.v\", line 50" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085608 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 ZeldaLullaby.v 54 TheLegendOfZelda.v(18) " "Verilog HDL macro warning at TheLegendOfZelda.v(18): overriding existing definition for macro \"F4\", which was defined in \"ZeldaLullaby.v\", line 54" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085608 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 ZeldaLullaby.v 56 TheLegendOfZelda.v(19) " "Verilog HDL macro warning at TheLegendOfZelda.v(19): overriding existing definition for macro \"G4\", which was defined in \"ZeldaLullaby.v\", line 56" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085608 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS4 ZeldaLullaby.v 59 TheLegendOfZelda.v(20) " "Verilog HDL macro warning at TheLegendOfZelda.v(20): overriding existing definition for macro \"AS4\", which was defined in \"ZeldaLullaby.v\", line 59" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085609 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C5 ZeldaLullaby.v 61 TheLegendOfZelda.v(21) " "Verilog HDL macro warning at TheLegendOfZelda.v(21): overriding existing definition for macro \"C5\", which was defined in \"ZeldaLullaby.v\", line 61" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085609 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS5 ZeldaLullaby.v 62 TheLegendOfZelda.v(22) " "Verilog HDL macro warning at TheLegendOfZelda.v(22): overriding existing definition for macro \"CS5\", which was defined in \"ZeldaLullaby.v\", line 62" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085609 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D5 ZeldaLullaby.v 63 TheLegendOfZelda.v(23) " "Verilog HDL macro warning at TheLegendOfZelda.v(23): overriding existing definition for macro \"D5\", which was defined in \"ZeldaLullaby.v\", line 63" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085610 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DS5 ZeldaLullaby.v 64 TheLegendOfZelda.v(24) " "Verilog HDL macro warning at TheLegendOfZelda.v(24): overriding existing definition for macro \"DS5\", which was defined in \"ZeldaLullaby.v\", line 64" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085610 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F5 ZeldaLullaby.v 66 TheLegendOfZelda.v(25) " "Verilog HDL macro warning at TheLegendOfZelda.v(25): overriding existing definition for macro \"F5\", which was defined in \"ZeldaLullaby.v\", line 66" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085610 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS5 ZeldaLullaby.v 67 TheLegendOfZelda.v(26) " "Verilog HDL macro warning at TheLegendOfZelda.v(26): overriding existing definition for macro \"FS5\", which was defined in \"ZeldaLullaby.v\", line 67" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085610 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G5 ZeldaLullaby.v 68 TheLegendOfZelda.v(27) " "Verilog HDL macro warning at TheLegendOfZelda.v(27): overriding existing definition for macro \"G5\", which was defined in \"ZeldaLullaby.v\", line 68" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085610 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS5 ZeldaLullaby.v 69 TheLegendOfZelda.v(28) " "Verilog HDL macro warning at TheLegendOfZelda.v(28): overriding existing definition for macro \"GS5\", which was defined in \"ZeldaLullaby.v\", line 69" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A5 ZeldaLullaby.v 70 TheLegendOfZelda.v(29) " "Verilog HDL macro warning at TheLegendOfZelda.v(29): overriding existing definition for macro \"A5\", which was defined in \"ZeldaLullaby.v\", line 70" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS5 ZeldaLullaby.v 71 TheLegendOfZelda.v(30) " "Verilog HDL macro warning at TheLegendOfZelda.v(30): overriding existing definition for macro \"AS5\", which was defined in \"ZeldaLullaby.v\", line 71" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 30 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C6 ZeldaLullaby.v 73 TheLegendOfZelda.v(31) " "Verilog HDL macro warning at TheLegendOfZelda.v(31): overriding existing definition for macro \"C6\", which was defined in \"ZeldaLullaby.v\", line 73" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 31 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS6 ZeldaLullaby.v 74 TheLegendOfZelda.v(32) " "Verilog HDL macro warning at TheLegendOfZelda.v(32): overriding existing definition for macro \"CS6\", which was defined in \"ZeldaLullaby.v\", line 74" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 32 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 ZeldaLullaby.v 103 TheLegendOfZelda.v(35) " "Verilog HDL macro warning at TheLegendOfZelda.v(35): overriding existing definition for macro \"ov_t4\", which was defined in \"ZeldaLullaby.v\", line 103" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 35 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 ZeldaLullaby.v 104 TheLegendOfZelda.v(36) " "Verilog HDL macro warning at TheLegendOfZelda.v(36): overriding existing definition for macro \"ov_t2\", which was defined in \"ZeldaLullaby.v\", line 104" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 36 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 ZeldaLullaby.v 105 TheLegendOfZelda.v(37) " "Verilog HDL macro warning at TheLegendOfZelda.v(37): overriding existing definition for macro \"ov_t1\", which was defined in \"ZeldaLullaby.v\", line 105" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 37 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 ZeldaLullaby.v 106 TheLegendOfZelda.v(38) " "Verilog HDL macro warning at TheLegendOfZelda.v(38): overriding existing definition for macro \"ov_t1_2\", which was defined in \"ZeldaLullaby.v\", line 106" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 38 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 ZeldaLullaby.v 107 TheLegendOfZelda.v(39) " "Verilog HDL macro warning at TheLegendOfZelda.v(39): overriding existing definition for macro \"ov_t1_4\", which was defined in \"ZeldaLullaby.v\", line 107" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 ZeldaLullaby.v 108 TheLegendOfZelda.v(40) " "Verilog HDL macro warning at TheLegendOfZelda.v(40): overriding existing definition for macro \"ov_t1_8\", which was defined in \"ZeldaLullaby.v\", line 108" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 ZeldaLullaby.v 109 TheLegendOfZelda.v(41) " "Verilog HDL macro warning at TheLegendOfZelda.v(41): overriding existing definition for macro \"ov_t1_16\", which was defined in \"ZeldaLullaby.v\", line 109" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 41 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 ZeldaLullaby.v 110 TheLegendOfZelda.v(42) " "Verilog HDL macro warning at TheLegendOfZelda.v(42): overriding existing definition for macro \"ov_Dot1\", which was defined in \"ZeldaLullaby.v\", line 110" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 42 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085611 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 ZeldaLullaby.v 111 TheLegendOfZelda.v(43) " "Verilog HDL macro warning at TheLegendOfZelda.v(43): overriding existing definition for macro \"ov_Dot2\", which was defined in \"ZeldaLullaby.v\", line 111" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085612 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 ZeldaLullaby.v 112 TheLegendOfZelda.v(44) " "Verilog HDL macro warning at TheLegendOfZelda.v(44): overriding existing definition for macro \"ov_Dot4\", which was defined in \"ZeldaLullaby.v\", line 112" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085612 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 ZeldaLullaby.v 113 TheLegendOfZelda.v(45) " "Verilog HDL macro warning at TheLegendOfZelda.v(45): overriding existing definition for macro \"ov_Dot8\", which was defined in \"ZeldaLullaby.v\", line 113" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 45 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(113) " "Verilog HDL Expression warning at TheLegendOfZelda.v(113): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(114) " "Verilog HDL Expression warning at TheLegendOfZelda.v(114): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(115) " "Verilog HDL Expression warning at TheLegendOfZelda.v(115): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(116) " "Verilog HDL Expression warning at TheLegendOfZelda.v(116): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(117) " "Verilog HDL Expression warning at TheLegendOfZelda.v(117): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085612 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(118) " "Verilog HDL Expression warning at TheLegendOfZelda.v(118): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085613 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(119) " "Verilog HDL Expression warning at TheLegendOfZelda.v(119): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(120) " "Verilog HDL Expression warning at TheLegendOfZelda.v(120): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 120 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(121) " "Verilog HDL Expression warning at TheLegendOfZelda.v(121): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(122) " "Verilog HDL Expression warning at TheLegendOfZelda.v(122): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(123) " "Verilog HDL Expression warning at TheLegendOfZelda.v(123): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(124) " "Verilog HDL Expression warning at TheLegendOfZelda.v(124): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(125) " "Verilog HDL Expression warning at TheLegendOfZelda.v(125): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(126) " "Verilog HDL Expression warning at TheLegendOfZelda.v(126): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 126 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(127) " "Verilog HDL Expression warning at TheLegendOfZelda.v(127): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(128) " "Verilog HDL Expression warning at TheLegendOfZelda.v(128): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 128 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085614 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(129) " "Verilog HDL Expression warning at TheLegendOfZelda.v(129): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085615 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(130) " "Verilog HDL Expression warning at TheLegendOfZelda.v(130): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085615 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(131) " "Verilog HDL Expression warning at TheLegendOfZelda.v(131): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085615 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(132) " "Verilog HDL Expression warning at TheLegendOfZelda.v(132): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085615 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(133) " "Verilog HDL Expression warning at TheLegendOfZelda.v(133): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085615 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(134) " "Verilog HDL Expression warning at TheLegendOfZelda.v(134): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085615 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(135) " "Verilog HDL Expression warning at TheLegendOfZelda.v(135): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085615 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(136) " "Verilog HDL Expression warning at TheLegendOfZelda.v(136): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(137) " "Verilog HDL Expression warning at TheLegendOfZelda.v(137): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(138) " "Verilog HDL Expression warning at TheLegendOfZelda.v(138): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(139) " "Verilog HDL Expression warning at TheLegendOfZelda.v(139): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 139 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(140) " "Verilog HDL Expression warning at TheLegendOfZelda.v(140): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(141) " "Verilog HDL Expression warning at TheLegendOfZelda.v(141): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 141 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(142) " "Verilog HDL Expression warning at TheLegendOfZelda.v(142): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(143) " "Verilog HDL Expression warning at TheLegendOfZelda.v(143): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(144) " "Verilog HDL Expression warning at TheLegendOfZelda.v(144): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(145) " "Verilog HDL Expression warning at TheLegendOfZelda.v(145): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 145 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(146) " "Verilog HDL Expression warning at TheLegendOfZelda.v(146): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 146 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(147) " "Verilog HDL Expression warning at TheLegendOfZelda.v(147): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 147 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(148) " "Verilog HDL Expression warning at TheLegendOfZelda.v(148): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(149) " "Verilog HDL Expression warning at TheLegendOfZelda.v(149): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 149 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(150) " "Verilog HDL Expression warning at TheLegendOfZelda.v(150): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 150 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(151) " "Verilog HDL Expression warning at TheLegendOfZelda.v(151): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 151 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(152) " "Verilog HDL Expression warning at TheLegendOfZelda.v(152): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 152 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(153) " "Verilog HDL Expression warning at TheLegendOfZelda.v(153): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 153 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(154) " "Verilog HDL Expression warning at TheLegendOfZelda.v(154): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 154 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(155) " "Verilog HDL Expression warning at TheLegendOfZelda.v(155): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 155 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(156) " "Verilog HDL Expression warning at TheLegendOfZelda.v(156): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 156 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(157) " "Verilog HDL Expression warning at TheLegendOfZelda.v(157): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 157 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(158) " "Verilog HDL Expression warning at TheLegendOfZelda.v(158): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 158 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085619 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(159) " "Verilog HDL Expression warning at TheLegendOfZelda.v(159): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 159 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thelegendofzelda.v 1 1 " "Found 1 design units, including 1 entities, in source file thelegendofzelda.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheLegendOfZelda " "Found entity 1: TheLegendOfZelda" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/TheLegendOfZelda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador_m " "Found entity 1: temporizador_m" {  } { { "temporizador_m.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/temporizador_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085632 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 ZeldaLullaby.v 49 SongOfStorms.v(50) " "Verilog HDL macro warning at SongOfStorms.v(50): overriding existing definition for macro \"C4\", which was defined in \"ZeldaLullaby.v\", line 49" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 50 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085637 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS4 ZeldaLullaby.v 50 SongOfStorms.v(51) " "Verilog HDL macro warning at SongOfStorms.v(51): overriding existing definition for macro \"CS4\", which was defined in \"ZeldaLullaby.v\", line 50" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 51 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085637 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 ZeldaLullaby.v 54 SongOfStorms.v(55) " "Verilog HDL macro warning at SongOfStorms.v(55): overriding existing definition for macro \"F4\", which was defined in \"ZeldaLullaby.v\", line 54" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 55 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085638 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS4 ZeldaLullaby.v 55 SongOfStorms.v(56) " "Verilog HDL macro warning at SongOfStorms.v(56): overriding existing definition for macro \"FS4\", which was defined in \"ZeldaLullaby.v\", line 55" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085638 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 ZeldaLullaby.v 56 SongOfStorms.v(57) " "Verilog HDL macro warning at SongOfStorms.v(57): overriding existing definition for macro \"G4\", which was defined in \"ZeldaLullaby.v\", line 56" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 57 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085638 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS4 ZeldaLullaby.v 57 SongOfStorms.v(58) " "Verilog HDL macro warning at SongOfStorms.v(58): overriding existing definition for macro \"GS4\", which was defined in \"ZeldaLullaby.v\", line 57" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 58 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085638 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A4 ZeldaLullaby.v 58 SongOfStorms.v(59) " "Verilog HDL macro warning at SongOfStorms.v(59): overriding existing definition for macro \"A4\", which was defined in \"ZeldaLullaby.v\", line 58" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 59 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS4 ZeldaLullaby.v 59 SongOfStorms.v(60) " "Verilog HDL macro warning at SongOfStorms.v(60): overriding existing definition for macro \"AS4\", which was defined in \"ZeldaLullaby.v\", line 59" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 60 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C5 ZeldaLullaby.v 61 SongOfStorms.v(62) " "Verilog HDL macro warning at SongOfStorms.v(62): overriding existing definition for macro \"C5\", which was defined in \"ZeldaLullaby.v\", line 61" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 62 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS5 ZeldaLullaby.v 62 SongOfStorms.v(63) " "Verilog HDL macro warning at SongOfStorms.v(63): overriding existing definition for macro \"CS5\", which was defined in \"ZeldaLullaby.v\", line 62" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D5 ZeldaLullaby.v 63 SongOfStorms.v(64) " "Verilog HDL macro warning at SongOfStorms.v(64): overriding existing definition for macro \"D5\", which was defined in \"ZeldaLullaby.v\", line 63" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 64 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DS5 ZeldaLullaby.v 64 SongOfStorms.v(65) " "Verilog HDL macro warning at SongOfStorms.v(65): overriding existing definition for macro \"DS5\", which was defined in \"ZeldaLullaby.v\", line 64" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 65 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "E5 ZeldaLullaby.v 65 SongOfStorms.v(66) " "Verilog HDL macro warning at SongOfStorms.v(66): overriding existing definition for macro \"E5\", which was defined in \"ZeldaLullaby.v\", line 65" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 66 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F5 ZeldaLullaby.v 66 SongOfStorms.v(67) " "Verilog HDL macro warning at SongOfStorms.v(67): overriding existing definition for macro \"F5\", which was defined in \"ZeldaLullaby.v\", line 66" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 67 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS5 ZeldaLullaby.v 67 SongOfStorms.v(68) " "Verilog HDL macro warning at SongOfStorms.v(68): overriding existing definition for macro \"FS5\", which was defined in \"ZeldaLullaby.v\", line 67" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 68 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G5 ZeldaLullaby.v 68 SongOfStorms.v(69) " "Verilog HDL macro warning at SongOfStorms.v(69): overriding existing definition for macro \"G5\", which was defined in \"ZeldaLullaby.v\", line 68" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085639 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS5 ZeldaLullaby.v 69 SongOfStorms.v(70) " "Verilog HDL macro warning at SongOfStorms.v(70): overriding existing definition for macro \"GS5\", which was defined in \"ZeldaLullaby.v\", line 69" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 70 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085640 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A5 ZeldaLullaby.v 70 SongOfStorms.v(71) " "Verilog HDL macro warning at SongOfStorms.v(71): overriding existing definition for macro \"A5\", which was defined in \"ZeldaLullaby.v\", line 70" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 71 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085640 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS5 ZeldaLullaby.v 71 SongOfStorms.v(72) " "Verilog HDL macro warning at SongOfStorms.v(72): overriding existing definition for macro \"AS5\", which was defined in \"ZeldaLullaby.v\", line 71" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 72 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085640 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C6 ZeldaLullaby.v 73 SongOfStorms.v(74) " "Verilog HDL macro warning at SongOfStorms.v(74): overriding existing definition for macro \"C6\", which was defined in \"ZeldaLullaby.v\", line 73" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 74 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085640 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS6 ZeldaLullaby.v 74 SongOfStorms.v(75) " "Verilog HDL macro warning at SongOfStorms.v(75): overriding existing definition for macro \"CS6\", which was defined in \"ZeldaLullaby.v\", line 74" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 75 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 ZeldaLullaby.v 103 SongOfStorms.v(104) " "Verilog HDL macro warning at SongOfStorms.v(104): overriding existing definition for macro \"ov_t4\", which was defined in \"ZeldaLullaby.v\", line 103" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 104 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 ZeldaLullaby.v 104 SongOfStorms.v(105) " "Verilog HDL macro warning at SongOfStorms.v(105): overriding existing definition for macro \"ov_t2\", which was defined in \"ZeldaLullaby.v\", line 104" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 105 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 ZeldaLullaby.v 105 SongOfStorms.v(106) " "Verilog HDL macro warning at SongOfStorms.v(106): overriding existing definition for macro \"ov_t1\", which was defined in \"ZeldaLullaby.v\", line 105" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 106 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 ZeldaLullaby.v 106 SongOfStorms.v(107) " "Verilog HDL macro warning at SongOfStorms.v(107): overriding existing definition for macro \"ov_t1_2\", which was defined in \"ZeldaLullaby.v\", line 106" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 107 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 ZeldaLullaby.v 107 SongOfStorms.v(108) " "Verilog HDL macro warning at SongOfStorms.v(108): overriding existing definition for macro \"ov_t1_4\", which was defined in \"ZeldaLullaby.v\", line 107" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 108 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 ZeldaLullaby.v 108 SongOfStorms.v(109) " "Verilog HDL macro warning at SongOfStorms.v(109): overriding existing definition for macro \"ov_t1_8\", which was defined in \"ZeldaLullaby.v\", line 108" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 109 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 ZeldaLullaby.v 109 SongOfStorms.v(110) " "Verilog HDL macro warning at SongOfStorms.v(110): overriding existing definition for macro \"ov_t1_16\", which was defined in \"ZeldaLullaby.v\", line 109" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 110 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 ZeldaLullaby.v 110 SongOfStorms.v(111) " "Verilog HDL macro warning at SongOfStorms.v(111): overriding existing definition for macro \"ov_Dot1\", which was defined in \"ZeldaLullaby.v\", line 110" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 111 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 ZeldaLullaby.v 111 SongOfStorms.v(112) " "Verilog HDL macro warning at SongOfStorms.v(112): overriding existing definition for macro \"ov_Dot2\", which was defined in \"ZeldaLullaby.v\", line 111" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 112 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085641 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 ZeldaLullaby.v 112 SongOfStorms.v(113) " "Verilog HDL macro warning at SongOfStorms.v(113): overriding existing definition for macro \"ov_Dot4\", which was defined in \"ZeldaLullaby.v\", line 112" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 113 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085642 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 ZeldaLullaby.v 113 SongOfStorms.v(114) " "Verilog HDL macro warning at SongOfStorms.v(114): overriding existing definition for macro \"ov_Dot8\", which was defined in \"ZeldaLullaby.v\", line 113" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 114 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085642 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(181) " "Verilog HDL Expression warning at SongOfStorms.v(181): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 181 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085643 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(182) " "Verilog HDL Expression warning at SongOfStorms.v(182): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085643 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(183) " "Verilog HDL Expression warning at SongOfStorms.v(183): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085643 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(184) " "Verilog HDL Expression warning at SongOfStorms.v(184): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 184 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1729067085645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "songofstorms.v 1 1 " "Found 1 design units, including 1 entities, in source file songofstorms.v" { { "Info" "ISGN_ENTITY_NAME" "1 SongOfStorms " "Found entity 1: SongOfStorms" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecao_de_musica_alarmes.v 1 1 " "Found 1 design units, including 1 entities, in source file selecao_de_musica_alarmes.v" { { "Info" "ISGN_ENTITY_NAME" "1 selecao_de_musica_alarmes " "Found entity 1: selecao_de_musica_alarmes" {  } { { "selecao_de_musica_alarmes.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_de_musica_alarmes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_buzzer " "Found entity 1: mux_buzzer" {  } { { "mux_buzzer.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/mux_buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085661 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "B4 ZeldaLullaby.v 60 HarryPotter.v(12) " "Verilog HDL macro warning at HarryPotter.v(12): overriding existing definition for macro \"B4\", which was defined in \"ZeldaLullaby.v\", line 60" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085665 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D4 ZeldaLullaby.v 51 HarryPotter.v(13) " "Verilog HDL macro warning at HarryPotter.v(13): overriding existing definition for macro \"D4\", which was defined in \"ZeldaLullaby.v\", line 51" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "E5 ZeldaLullaby.v 65 HarryPotter.v(14) " "Verilog HDL macro warning at HarryPotter.v(14): overriding existing definition for macro \"E5\", which was defined in \"ZeldaLullaby.v\", line 65" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS4 ZeldaLullaby.v 55 HarryPotter.v(15) " "Verilog HDL macro warning at HarryPotter.v(15): overriding existing definition for macro \"FS4\", which was defined in \"ZeldaLullaby.v\", line 55" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS4 ZeldaLullaby.v 57 HarryPotter.v(16) " "Verilog HDL macro warning at HarryPotter.v(16): overriding existing definition for macro \"GS4\", which was defined in \"ZeldaLullaby.v\", line 57" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A4 ZeldaLullaby.v 58 HarryPotter.v(17) " "Verilog HDL macro warning at HarryPotter.v(17): overriding existing definition for macro \"A4\", which was defined in \"ZeldaLullaby.v\", line 58" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 ZeldaLullaby.v 49 HarryPotter.v(18) " "Verilog HDL macro warning at HarryPotter.v(18): overriding existing definition for macro \"C4\", which was defined in \"ZeldaLullaby.v\", line 49" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS4 ZeldaLullaby.v 50 HarryPotter.v(19) " "Verilog HDL macro warning at HarryPotter.v(19): overriding existing definition for macro \"CS4\", which was defined in \"ZeldaLullaby.v\", line 50" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 ZeldaLullaby.v 54 HarryPotter.v(20) " "Verilog HDL macro warning at HarryPotter.v(20): overriding existing definition for macro \"F4\", which was defined in \"ZeldaLullaby.v\", line 54" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 ZeldaLullaby.v 56 HarryPotter.v(21) " "Verilog HDL macro warning at HarryPotter.v(21): overriding existing definition for macro \"G4\", which was defined in \"ZeldaLullaby.v\", line 56" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085666 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS4 ZeldaLullaby.v 59 HarryPotter.v(22) " "Verilog HDL macro warning at HarryPotter.v(22): overriding existing definition for macro \"AS4\", which was defined in \"ZeldaLullaby.v\", line 59" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C5 ZeldaLullaby.v 61 HarryPotter.v(23) " "Verilog HDL macro warning at HarryPotter.v(23): overriding existing definition for macro \"C5\", which was defined in \"ZeldaLullaby.v\", line 61" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS5 ZeldaLullaby.v 62 HarryPotter.v(24) " "Verilog HDL macro warning at HarryPotter.v(24): overriding existing definition for macro \"CS5\", which was defined in \"ZeldaLullaby.v\", line 62" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D5 ZeldaLullaby.v 63 HarryPotter.v(25) " "Verilog HDL macro warning at HarryPotter.v(25): overriding existing definition for macro \"D5\", which was defined in \"ZeldaLullaby.v\", line 63" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DS5 ZeldaLullaby.v 64 HarryPotter.v(26) " "Verilog HDL macro warning at HarryPotter.v(26): overriding existing definition for macro \"DS5\", which was defined in \"ZeldaLullaby.v\", line 64" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F5 ZeldaLullaby.v 66 HarryPotter.v(27) " "Verilog HDL macro warning at HarryPotter.v(27): overriding existing definition for macro \"F5\", which was defined in \"ZeldaLullaby.v\", line 66" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS5 ZeldaLullaby.v 67 HarryPotter.v(28) " "Verilog HDL macro warning at HarryPotter.v(28): overriding existing definition for macro \"FS5\", which was defined in \"ZeldaLullaby.v\", line 67" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G5 ZeldaLullaby.v 68 HarryPotter.v(29) " "Verilog HDL macro warning at HarryPotter.v(29): overriding existing definition for macro \"G5\", which was defined in \"ZeldaLullaby.v\", line 68" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS5 ZeldaLullaby.v 69 HarryPotter.v(30) " "Verilog HDL macro warning at HarryPotter.v(30): overriding existing definition for macro \"GS5\", which was defined in \"ZeldaLullaby.v\", line 69" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 30 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A5 ZeldaLullaby.v 70 HarryPotter.v(31) " "Verilog HDL macro warning at HarryPotter.v(31): overriding existing definition for macro \"A5\", which was defined in \"ZeldaLullaby.v\", line 70" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 31 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS5 ZeldaLullaby.v 71 HarryPotter.v(32) " "Verilog HDL macro warning at HarryPotter.v(32): overriding existing definition for macro \"AS5\", which was defined in \"ZeldaLullaby.v\", line 71" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 32 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C6 ZeldaLullaby.v 73 HarryPotter.v(33) " "Verilog HDL macro warning at HarryPotter.v(33): overriding existing definition for macro \"C6\", which was defined in \"ZeldaLullaby.v\", line 73" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 33 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS6 ZeldaLullaby.v 74 HarryPotter.v(34) " "Verilog HDL macro warning at HarryPotter.v(34): overriding existing definition for macro \"CS6\", which was defined in \"ZeldaLullaby.v\", line 74" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 34 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 ZeldaLullaby.v 103 HarryPotter.v(37) " "Verilog HDL macro warning at HarryPotter.v(37): overriding existing definition for macro \"ov_t4\", which was defined in \"ZeldaLullaby.v\", line 103" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 37 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085667 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 ZeldaLullaby.v 104 HarryPotter.v(38) " "Verilog HDL macro warning at HarryPotter.v(38): overriding existing definition for macro \"ov_t2\", which was defined in \"ZeldaLullaby.v\", line 104" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 38 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085668 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 ZeldaLullaby.v 105 HarryPotter.v(39) " "Verilog HDL macro warning at HarryPotter.v(39): overriding existing definition for macro \"ov_t1\", which was defined in \"ZeldaLullaby.v\", line 105" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085668 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 ZeldaLullaby.v 106 HarryPotter.v(40) " "Verilog HDL macro warning at HarryPotter.v(40): overriding existing definition for macro \"ov_t1_2\", which was defined in \"ZeldaLullaby.v\", line 106" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085668 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 ZeldaLullaby.v 107 HarryPotter.v(41) " "Verilog HDL macro warning at HarryPotter.v(41): overriding existing definition for macro \"ov_t1_4\", which was defined in \"ZeldaLullaby.v\", line 107" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 41 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085668 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 ZeldaLullaby.v 108 HarryPotter.v(42) " "Verilog HDL macro warning at HarryPotter.v(42): overriding existing definition for macro \"ov_t1_8\", which was defined in \"ZeldaLullaby.v\", line 108" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 42 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085668 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 ZeldaLullaby.v 109 HarryPotter.v(43) " "Verilog HDL macro warning at HarryPotter.v(43): overriding existing definition for macro \"ov_t1_16\", which was defined in \"ZeldaLullaby.v\", line 109" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085669 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 ZeldaLullaby.v 110 HarryPotter.v(44) " "Verilog HDL macro warning at HarryPotter.v(44): overriding existing definition for macro \"ov_Dot1\", which was defined in \"ZeldaLullaby.v\", line 110" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085669 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 ZeldaLullaby.v 111 HarryPotter.v(45) " "Verilog HDL macro warning at HarryPotter.v(45): overriding existing definition for macro \"ov_Dot2\", which was defined in \"ZeldaLullaby.v\", line 111" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 45 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085669 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 ZeldaLullaby.v 112 HarryPotter.v(46) " "Verilog HDL macro warning at HarryPotter.v(46): overriding existing definition for macro \"ov_Dot4\", which was defined in \"ZeldaLullaby.v\", line 112" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 46 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085669 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 ZeldaLullaby.v 113 HarryPotter.v(47) " "Verilog HDL macro warning at HarryPotter.v(47): overriding existing definition for macro \"ov_Dot8\", which was defined in \"ZeldaLullaby.v\", line 113" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 47 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1729067085669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harrypotter.v 1 1 " "Found 1 design units, including 1 entities, in source file harrypotter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HarryPotter " "Found entity 1: HarryPotter" {  } { { "HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/HarryPotter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_zeldalullaby.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_zeldalullaby.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_ZeldaLullaby " "Found entity 1: Estrutura_ZeldaLullaby" {  } { { "Estrutura_ZeldaLullaby.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_ZeldaLullaby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_songofstorms.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_songofstorms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_SongOfStorms " "Found entity 1: Estrutura_SongOfStorms" {  } { { "Estrutura_SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_SongOfStorms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_harrypotter.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_harrypotter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_HarryPotter " "Found entity 1: Estrutura_HarryPotter" {  } { { "Estrutura_HarryPotter.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_HarryPotter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_frerejacques.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_frerejacques.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_FrereJacques " "Found entity 1: Estrutura_FrereJacques" {  } { { "Estrutura_FrereJacques.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_FrereJacques.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock_m.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorclock_m " "Found entity 1: divisorclock_m" {  } { { "divisorclock_m.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisorclock_m.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_de_musicas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_de_musicas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloco_de_musicas " "Found entity 1: Bloco_de_musicas" {  } { { "Bloco_de_musicas.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067085707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067085707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto4 " "Elaborating entity \"projeto4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729067086047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_read_verilog.v 1 1 " "Using design file i2c_read_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_verilog " "Found entity 1: I2C_READ_verilog" {  } { { "i2c_read_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/i2c_read_verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067086123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729067086123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_verilog I2C_READ_verilog:inst31 " "Elaborating entity \"I2C_READ_verilog\" for hierarchy \"I2C_READ_verilog:inst31\"" {  } { { "projeto4.bdf" "inst31" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 992 1616 1776 1104 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.bdf 1 1 " "Using design file lcd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067086164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729067086164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:inst " "Elaborating entity \"lcd\" for hierarchy \"lcd:inst\"" {  } { { "projeto4.bdf" "inst" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 360 1664 1904 648 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086165 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controle.v(27) " "Verilog HDL information at lcd_controle.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_controle.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729067086196 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controle.v 1 1 " "Using design file lcd_controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controle " "Found entity 1: LCD_Controle" {  } { { "lcd_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067086198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729067086198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controle lcd:inst\|LCD_Controle:inst1 " "Elaborating entity \"LCD_Controle\" for hierarchy \"lcd:inst\|LCD_Controle:inst1\"" {  } { { "lcd.bdf" "inst1" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd.bdf" { { 80 872 1080 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086199 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 lcd_controle.v(103) " "Verilog HDL assignment warning at lcd_controle.v(103): truncated value with size 10 to match size of target (8)" {  } { { "lcd_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_controle.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086203 "|projeto4|lcd:inst|LCD_Controle:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lcd_controle.v(126) " "Verilog HDL assignment warning at lcd_controle.v(126): truncated value with size 2 to match size of target (1)" {  } { { "lcd_controle.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_controle.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086203 "|projeto4|lcd:inst|LCD_Controle:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_logic lcd:inst\|lcd_logic:inst " "Elaborating entity \"lcd_logic\" for hierarchy \"lcd:inst\|lcd_logic:inst\"" {  } { { "lcd.bdf" "inst" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd.bdf" { { 96 568 784 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_logic.v(67) " "Verilog HDL assignment warning at lcd_logic.v(67): truncated value with size 32 to match size of target (6)" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086211 "|projeto4|lcd:inst|lcd_logic:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_logic.v(120) " "Verilog HDL assignment warning at lcd_logic.v(120): truncated value with size 32 to match size of target (6)" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086211 "|projeto4|lcd:inst|lcd_logic:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_logic.v(174) " "Verilog HDL assignment warning at lcd_logic.v(174): truncated value with size 32 to match size of target (6)" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086211 "|projeto4|lcd:inst|lcd_logic:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_logic.v(228) " "Verilog HDL assignment warning at lcd_logic.v(228): truncated value with size 32 to match size of target (6)" {  } { { "lcd_logic.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_logic.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086211 "|projeto4|lcd:inst|lcd_logic:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_controle MUX_controle:inst50 " "Elaborating entity \"MUX_controle\" for hierarchy \"MUX_controle:inst50\"" {  } { { "projeto4.bdf" "inst50" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 728 1928 2144 904 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ir_verilog.v 1 1 " "Using design file ir_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ir_verilog " "Found entity 1: ir_verilog" {  } { { "ir_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ir_verilog.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067086250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729067086250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_verilog ir_verilog:inst22 " "Elaborating entity \"ir_verilog\" for hierarchy \"ir_verilog:inst22\"" {  } { { "projeto4.bdf" "inst22" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 712 1672 1840 824 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_endereco ir_verilog.v(16) " "Verilog HDL or VHDL warning at ir_verilog.v(16): object \"c_endereco\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ir_verilog.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729067086253 "|projeto4|ir_verilog:inst22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endereco ir_verilog.v(16) " "Verilog HDL or VHDL warning at ir_verilog.v(16): object \"endereco\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ir_verilog.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729067086254 "|projeto4|ir_verilog:inst22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_comando ir_verilog.v(16) " "Verilog HDL or VHDL warning at ir_verilog.v(16): object \"c_comando\" assigned a value but never read" {  } { { "ir_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/ir_verilog.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1729067086254 "|projeto4|ir_verilog:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_temp lcd_temp:inst47 " "Elaborating entity \"lcd_temp\" for hierarchy \"lcd_temp:inst47\"" {  } { { "projeto4.bdf" "inst47" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 1056 2072 2264 1168 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 lcd_temp.v(84) " "Verilog HDL assignment warning at lcd_temp.v(84): truncated value with size 4 to match size of target (1)" {  } { { "lcd_temp.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/lcd_temp.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086257 "|projeto4|lcd_temp:inst47"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg_d_verilog.v(66) " "Verilog HDL information at seg_d_verilog.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729067086285 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg_d_verilog.v 1 1 " "Using design file seg_d_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_D_verilog " "Found entity 1: SEG_D_verilog" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729067086286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1729067086286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_D_verilog SEG_D_verilog:inst1 " "Elaborating entity \"SEG_D_verilog\" for hierarchy \"SEG_D_verilog:inst1\"" {  } { { "projeto4.bdf" "inst1" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 992 1848 2024 1104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(75) " "Verilog HDL assignment warning at seg_d_verilog.v(75): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(76) " "Verilog HDL assignment warning at seg_d_verilog.v(76): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(77) " "Verilog HDL assignment warning at seg_d_verilog.v(77): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(78) " "Verilog HDL assignment warning at seg_d_verilog.v(78): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(79) " "Verilog HDL assignment warning at seg_d_verilog.v(79): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(80) " "Verilog HDL assignment warning at seg_d_verilog.v(80): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(81) " "Verilog HDL assignment warning at seg_d_verilog.v(81): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(82) " "Verilog HDL assignment warning at seg_d_verilog.v(82): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(83) " "Verilog HDL assignment warning at seg_d_verilog.v(83): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086292 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(84) " "Verilog HDL assignment warning at seg_d_verilog.v(84): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086293 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(85) " "Verilog HDL assignment warning at seg_d_verilog.v(85): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086293 "|projeto4|SEG_D_verilog:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 seg_d_verilog.v(86) " "Verilog HDL assignment warning at seg_d_verilog.v(86): truncated value with size 7 to match size of target (4)" {  } { { "seg_d_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/seg_d_verilog.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086293 "|projeto4|SEG_D_verilog:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisordeclock divisordeclock:inst13 " "Elaborating entity \"divisordeclock\" for hierarchy \"divisordeclock:inst13\"" {  } { { "projeto4.bdf" "inst13" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 504 104 256 584 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divisordeclock.v(9) " "Verilog HDL assignment warning at divisordeclock.v(9): truncated value with size 32 to match size of target (24)" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086299 "|projeto4|divisordeclock:inst13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 divisordeclock.v(21) " "Verilog HDL assignment warning at divisordeclock.v(21): truncated value with size 32 to match size of target (24)" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086299 "|projeto4|divisordeclock:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecao_ajuste selecao_ajuste:inst48 " "Elaborating entity \"selecao_ajuste\" for hierarchy \"selecao_ajuste:inst48\"" {  } { { "projeto4.bdf" "inst48" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 680 216 376 792 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 selecao_ajuste.v(18) " "Verilog HDL assignment warning at selecao_ajuste.v(18): truncated value with size 32 to match size of target (2)" {  } { { "selecao_ajuste.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_ajuste.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086302 "|projeto4|selecao_ajuste:inst48"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:inst42 " "Elaborating entity \"Mux\" for hierarchy \"Mux:inst42\"" {  } { { "projeto4.bdf" "inst42" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 136 1688 1960 344 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086304 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comparador1 Mux.v(34) " "Verilog HDL Always Construct warning at Mux.v(34): inferring latch(es) for variable \"comparador1\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729067086306 "|projeto4|Mux:inst42"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comparador2 Mux.v(34) " "Verilog HDL Always Construct warning at Mux.v(34): inferring latch(es) for variable \"comparador2\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729067086307 "|projeto4|Mux:inst42"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "comparador3 Mux.v(34) " "Verilog HDL Always Construct warning at Mux.v(34): inferring latch(es) for variable \"comparador3\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729067086307 "|projeto4|Mux:inst42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparador3 Mux.v(34) " "Inferred latch for \"comparador3\" at Mux.v(34)" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067086307 "|projeto4|Mux:inst42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparador2 Mux.v(34) " "Inferred latch for \"comparador2\" at Mux.v(34)" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067086307 "|projeto4|Mux:inst42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "comparador1 Mux.v(34) " "Inferred latch for \"comparador1\" at Mux.v(34)" {  } { { "Mux.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Mux.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067086307 "|projeto4|Mux:inst42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarme alarme:inst0394850395834853098538309848950345834098609484056 " "Elaborating entity \"alarme\" for hierarchy \"alarme:inst0394850395834853098538309848950345834098609484056\"" {  } { { "projeto4.bdf" "inst0394850395834853098538309848950345834098609484056" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 328 888 1136 472 "inst0394850395834853098538309848950345834098609484056" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086309 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "seletor alarme.v(84) " "Verilog HDL Event Control warning at alarme.v(84): posedge or negedge of vector \"seletor\" depends solely on its least-significant bit" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 84 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1729067086312 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "alarme.v(86) " "Verilog HDL warning at alarme.v(86): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 86 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1729067086312 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incremento alarme.v(84) " "Verilog HDL Always Construct warning at alarme.v(84): inferring latch(es) for variable \"incremento\", which holds its previous value in one or more paths through the always construct" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729067086312 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incremento alarme.v(84) " "Inferred latch for \"incremento\" at alarme.v(84)" {  } { { "alarme.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067086312 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador4bits alarme:inst0394850395834853098538309848950345834098609484056\|contador4bits:contador_seg_unidade " "Elaborating entity \"contador4bits\" for hierarchy \"alarme:inst0394850395834853098538309848950345834098609484056\|contador4bits:contador_seg_unidade\"" {  } { { "alarme.v" "contador_seg_unidade" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/alarme.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador4bits.v(21) " "Verilog HDL assignment warning at contador4bits.v(21): truncated value with size 32 to match size of target (4)" {  } { { "contador4bits.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/contador4bits.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086315 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_seg_unidade"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador4bits.v(29) " "Verilog HDL assignment warning at contador4bits.v(29): truncated value with size 32 to match size of target (4)" {  } { { "contador4bits.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/contador4bits.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086315 "|projeto4|alarme:inst0394850395834853098538309848950345834098609484056|contador4bits:contador_seg_unidade"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funcao_decremente funcao_decremente:inst49 " "Elaborating entity \"funcao_decremente\" for hierarchy \"funcao_decremente:inst49\"" {  } { { "projeto4.bdf" "inst49" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 904 216 328 984 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecao_display selecao_display:inst12312312312423543464675475633 " "Elaborating entity \"selecao_display\" for hierarchy \"selecao_display:inst12312312312423543464675475633\"" {  } { { "projeto4.bdf" "inst12312312312423543464675475633" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 808 216 376 888 "inst12312312312423543464675475633" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 selecao_display.v(17) " "Verilog HDL assignment warning at selecao_display.v(17): truncated value with size 32 to match size of target (3)" {  } { { "selecao_display.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/selecao_display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086326 "|projeto4|selecao_display:inst12312312312423543464675475633"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relogio relogio:inst43 " "Elaborating entity \"relogio\" for hierarchy \"relogio:inst43\"" {  } { { "projeto4.bdf" "inst43" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 136 888 1144 312 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086338 ""}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "seletor relogio.v(86) " "Verilog HDL Event Control warning at relogio.v(86): posedge or negedge of vector \"seletor\" depends solely on its least-significant bit" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 86 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1729067086339 "|projeto4|relogio:inst43"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "relogio.v(88) " "Verilog HDL warning at relogio.v(88): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 88 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1729067086340 "|projeto4|relogio:inst43"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incremento relogio.v(86) " "Verilog HDL Always Construct warning at relogio.v(86): inferring latch(es) for variable \"incremento\", which holds its previous value in one or more paths through the always construct" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729067086340 "|projeto4|relogio:inst43"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incremento relogio.v(86) " "Inferred latch for \"incremento\" at relogio.v(86)" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067086340 "|projeto4|relogio:inst43"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisordeclock divisordeclock:inst12 " "Elaborating entity \"divisordeclock\" for hierarchy \"divisordeclock:inst12\"" {  } { { "projeto4.bdf" "inst12" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 352 104 256 432 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divisordeclock.v(9) " "Verilog HDL assignment warning at divisordeclock.v(9): truncated value with size 32 to match size of target (25)" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086349 "|projeto4|divisordeclock:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divisordeclock.v(21) " "Verilog HDL assignment warning at divisordeclock.v(21): truncated value with size 32 to match size of target (25)" {  } { { "divisordeclock.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/divisordeclock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086349 "|projeto4|divisordeclock:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_funcao or_funcao:inst52 " "Elaborating entity \"or_funcao\" for hierarchy \"or_funcao:inst52\"" {  } { { "projeto4.bdf" "inst52" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 1000 216 328 1080 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloco_de_musicas Bloco_de_musicas:inst3 " "Elaborating entity \"Bloco_de_musicas\" for hierarchy \"Bloco_de_musicas:inst3\"" {  } { { "projeto4.bdf" "inst3" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 936 768 976 1064 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_buzzer Bloco_de_musicas:inst3\|mux_buzzer:inst5 " "Elaborating entity \"mux_buzzer\" for hierarchy \"Bloco_de_musicas:inst3\|mux_buzzer:inst5\"" {  } { { "Bloco_de_musicas.bdf" "inst5" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 264 760 992 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_HarryPotter Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1 " "Elaborating entity \"Estrutura_HarryPotter\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\"" {  } { { "Bloco_de_musicas.bdf" "inst1" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 136 408 560 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador_m Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|temporizador_m:temp " "Elaborating entity \"temporizador_m\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|temporizador_m:temp\"" {  } { { "Estrutura_HarryPotter.v" "temp" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_HarryPotter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086388 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 temporizador_m.v(22) " "Verilog HDL assignment warning at temporizador_m.v(22): truncated value with size 32 to match size of target (28)" {  } { { "temporizador_m.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/temporizador_m.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729067086390 "|projeto4|Bloco_de_musicas:inst3|Estrutura_HarryPotter:inst1|temporizador_m:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorclock_m Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|divisorclock_m:div_clk " "Elaborating entity \"divisorclock_m\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|divisorclock_m:div_clk\"" {  } { { "Estrutura_HarryPotter.v" "div_clk" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_HarryPotter.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HarryPotter Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|HarryPotter:musica " "Elaborating entity \"HarryPotter\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_HarryPotter:inst1\|HarryPotter:musica\"" {  } { { "Estrutura_HarryPotter.v" "musica" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_HarryPotter.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selecao_de_musica_alarmes Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst " "Elaborating entity \"selecao_de_musica_alarmes\" for hierarchy \"Bloco_de_musicas:inst3\|selecao_de_musica_alarmes:inst\"" {  } { { "Bloco_de_musicas.bdf" "inst" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 216 -16 192 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_SongOfStorms Bloco_de_musicas:inst3\|Estrutura_SongOfStorms:inst2 " "Elaborating entity \"Estrutura_SongOfStorms\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_SongOfStorms:inst2\"" {  } { { "Bloco_de_musicas.bdf" "inst2" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 272 408 560 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SongOfStorms Bloco_de_musicas:inst3\|Estrutura_SongOfStorms:inst2\|SongOfStorms:musica " "Elaborating entity \"SongOfStorms\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_SongOfStorms:inst2\|SongOfStorms:musica\"" {  } { { "Estrutura_SongOfStorms.v" "musica" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_SongOfStorms.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086415 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1029) " "Verilog HDL Case Statement warning at SongOfStorms.v(1029): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1029 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729067086421 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1042) " "Verilog HDL Case Statement warning at SongOfStorms.v(1042): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1042 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729067086421 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1055) " "Verilog HDL Case Statement warning at SongOfStorms.v(1055): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1055 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729067086421 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1068) " "Verilog HDL Case Statement warning at SongOfStorms.v(1068): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1068 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729067086422 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1153) " "Verilog HDL Case Statement warning at SongOfStorms.v(1153): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1153 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729067086422 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1154) " "Verilog HDL Case Statement warning at SongOfStorms.v(1154): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1154 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729067086422 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1155) " "Verilog HDL Case Statement warning at SongOfStorms.v(1155): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1155 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729067086422 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1156) " "Verilog HDL Case Statement warning at SongOfStorms.v(1156): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/SongOfStorms.v" 1156 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1729067086422 "|projeto4|Bloco_de_musicas:inst3|Estrutura_SongOfStorms:inst2|SongOfStorms:musica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_ZeldaLullaby Bloco_de_musicas:inst3\|Estrutura_ZeldaLullaby:inst3 " "Elaborating entity \"Estrutura_ZeldaLullaby\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_ZeldaLullaby:inst3\"" {  } { { "Bloco_de_musicas.bdf" "inst3" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Bloco_de_musicas.bdf" { { 424 408 560 536 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeldaLullaby Bloco_de_musicas:inst3\|Estrutura_ZeldaLullaby:inst3\|ZeldaLullaby:musica " "Elaborating entity \"ZeldaLullaby\" for hierarchy \"Bloco_de_musicas:inst3\|Estrutura_ZeldaLullaby:inst3\|ZeldaLullaby:musica\"" {  } { { "Estrutura_ZeldaLullaby.v" "musica" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/Estrutura_ZeldaLullaby.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067086433 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[6\] " "Found clock multiplexer relogio:inst43\|clock\[6\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729067087124 "|projeto4|relogio:inst43|clock[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[5\] " "Found clock multiplexer relogio:inst43\|clock\[5\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729067087124 "|projeto4|relogio:inst43|clock[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[4\] " "Found clock multiplexer relogio:inst43\|clock\[4\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729067087124 "|projeto4|relogio:inst43|clock[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[3\] " "Found clock multiplexer relogio:inst43\|clock\[3\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729067087124 "|projeto4|relogio:inst43|clock[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[2\] " "Found clock multiplexer relogio:inst43\|clock\[2\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729067087124 "|projeto4|relogio:inst43|clock[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "relogio:inst43\|clock\[1\] " "Found clock multiplexer relogio:inst43\|clock\[1\]" {  } { { "relogio.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/relogio.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1729067087124 "|projeto4|relogio:inst43|clock[1]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1729067087124 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729067093453 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_read_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/i2c_read_verilog.v" 16 -1 0 } } { "i2c_read_verilog.v" "" { Text "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/i2c_read_verilog.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729067093574 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729067093574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 400 1976 2152 416 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729067096205 "|projeto4|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729067096205 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729067096483 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729067100253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/output_files/projeto4.map.smsg " "Generated suppressed messages file C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/output_files/projeto4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067100473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729067100871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729067100871 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[4\] " "No output dependent on input pin \"key\[4\]\"" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 192 56 224 208 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729067101253 "|projeto4|key[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 192 56 224 208 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729067101253 "|projeto4|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "projeto4.bdf" "" { Schematic "C:/Users/lucas/OneDrive/Área de Trabalho/ELETRÔNICA DIGITAL/agr vai/Projeto_4/projeto4.bdf" { { 192 56 224 208 "key" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729067101253 "|projeto4|key[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729067101253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1996 " "Implemented 1996 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729067101254 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729067101254 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729067101254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1959 " "Implemented 1959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729067101254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729067101254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729067101426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 05:25:01 2024 " "Processing ended: Wed Oct 16 05:25:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729067101426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729067101426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729067101426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729067101426 ""}
