-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity ptcalc_top_params_e_3s_table_V_rom is
    generic(
             DWIDTH     : integer := 19;
             AWIDTH     : integer := 7;
             MEM_SIZE    : integer := 120
    );
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0);
          ce0       : in std_logic;
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    );
end entity;


architecture rtl of ptcalc_top_params_e_3s_table_V_rom is

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0);
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0);
signal mem : mem_array := (
    0 => "1111111011101100111", 1 => "0000000000011000100",
    2 => "0000001100111001001", 3 => "1111111110101001000",
    4 => "1111001110011101111", 5 => "0000001001111101000",
    6 => "0011101010100101101", 7 => "1111010000111010101",
    8 => "0000001101001110011", 9 => "1111111111001011111",
    10 => "1111000110011000110", 11 => "0000000100100011111",
    12 => "1111111100110101111", 13 => "1111111111010011000",
    14 => "0000001111100110001", 15 => "0000000011011101110",
    16 to 19=> "0000000000000000000", 20 => "1111101111011000100",
    21 => "0000000000101010110", 22 => "0000110111011110000",
    23 => "1111111110010101100", 24 => "1111110001000110000",
    25 => "0000000001100110100", 26 => "0000101011011110001",
    27 => "1111111011011100101", 28 => "1111111011000101101",
    29 => "0000000001001010100", 30 => "0000011100000010000",
    31 => "1111111100111111110", 32 => "0000001111111001111",
    33 => "1111111010001100111", 34 => "1111011010100000000",
    35 => "0000001101111100000", 36 => "1111001110001010001",
    37 => "0000000001001010101", 38 => "0001101100111111100",
    39 => "1111111101101000010", 40 to 43=> "0000000000000000000",
    44 => "1111011100111110000", 45 => "0000000010111000111",
    46 => "0001000101011000001", 47 => "1111111010011110010",
    48 => "0000001010001010010", 49 => "0000000000011101001",
    50 => "1111101110000100111", 51 => "1111111111010111000",
    52 => "1111110010110101010", 53 => "1111111101000100101",
    54 => "0000010101011101000", 55 => "0000000100110001001",
    56 => "1101000001111011001", 57 => "0000000111011011010",
    58 => "0100100010000101010", 59 => "1111110100110100001",
    60 => "1110100000110100111", 61 => "0000000101100001001",
    62 => "0001111110011010010", 63 => "1111111000101010000",
    64 => "0000101011111010001", 65 => "1111111000100011000",
    66 => "1111010000010001011", 67 => "0000001000110111100",
    68 => "0000001010000010010", 69 => "0000000000100100001",
    70 => "1111101101000100001", 71 => "1111111111011000111",
    72 => "1111111001100101001", 73 => "1111111110101101110",
    74 => "0000001000000110110", 75 => "0000000001100111110",
    76 => "1101101011100011001", 77 => "0000000111101010000",
    78 => "0010101011100110100", 79 => "1111110111010000000",
    80 to 83=> "0000000000000000000", 84 => "1110001101000001111",
    85 => "0000000111010011100", 86 => "0010000001100100111",
    87 => "1111110111110011100", 88 => "1010111010011100100",
    89 => "0001001011000110111", 90 => "0101010111101001101",
    91 => "1110101110101101000", 92 => "1010001010111100000",
    93 => "0000001011100000100", 94 => "0110010011101101110",
    95 => "1111110011101100101", 96 => "1111001010101011101",
    97 => "0000010100111100110", 98 => "0000110011111110100",
    99 => "1111101001110001111", 100 to 103=> "0000000000000000000",
    104 => "1110000101011110110", 105 => "0000010000010001110",
    106 => "0010000101101010101", 107 => "1111101110010101100",
    108 => "1101010111111110011", 109 => "0000000100101100000",
    110 => "0010101001100010101", 111 => "1111111011011001111",
    112 => "0001101000110000111", 113 => "1111101101001000100",
    114 => "1110010100100100111", 115 => "0000010011100011001",
    116 => "1101101010101101001", 117 => "0000000111000100100",
    118 => "0010010010101101011", 119 => "1111111001000010101" );


begin


memory_access_guard_0: process (addr0)
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)
begin
    if (clk'event and clk = '1') then
        if (ce0 = '1') then
            q0 <= mem(CONV_INTEGER(addr0_tmp));
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity ptcalc_top_params_e_3s_table_V is
    generic (
        DataWidth : INTEGER := 19;
        AddressRange : INTEGER := 120;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of ptcalc_top_params_e_3s_table_V is
    component ptcalc_top_params_e_3s_table_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    ptcalc_top_params_e_3s_table_V_rom_U :  component ptcalc_top_params_e_3s_table_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;
