 Hi, I'm Deekshitha M
ğŸ“ 2nd year Electronics and Communication Engineering Student | Aspiring VLSI Design Engineer

ğŸ’¡ Passionate about building efficient digital systems, chip design, and exploring the world of semiconductors.
âš™ï¸ Currently learning Digital Electronics, Verilog HDL, and ASIC Design Flow.
ğŸ§  Interested in Physical Design, RTL Design, and Functional Verification.

ğŸ”­ What I'm Working On
- Designing Verilog-based digital circuits (ALU, Counters, FSMs)
- Exploring RISC-V architecture and OpenLane for ASIC design

ğŸŒ Socials:
[LinkedIn](https://linkedin.com/in/Deekshitha M) email

ğŸ’» Tech Stack:
C C++ Python

ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Deekshitha M&theme=dark&hide_border=false&include_all_commits=false&count_private=false)
![](https://nirzak-streak-stats.vercel.app/?user=Deekshitha M&theme=dark&hide_border=false)
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Deekshitha M&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

![](https://visitcount.itsvg.in/api?id=Deekshitha M&icon=0&color=0)

About
No description, website, or topics provided.
Resources
 Readme
 Activity
Stars
 0 stars
Watchers
 0 watching
Forks
 0 forks
Releases
No releases published
Create a new release
Packages
No packages published
Publish your first package
Footer
