#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct 11 20:42:37 2023
# Process ID: 14828
# Current directory: C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1
# Command line: vivado.exe -log design_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1.tcl
# Log file: C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/design_1.vds
# Journal file: C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 827.164 ; gain = 178.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 16 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].GPIO2_DBus_i_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (9#1) [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (10#1) [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (11#1) [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0_clk_wiz' (12#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (13#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v:70]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:107]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/f8c3/hdl/microblaze_v11_0_vh_rfs.vhd:162743' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:789]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (60#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:107]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 43 connections declared, but only 40 given [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:119]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:234]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:668]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (61#1) [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:668]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (62#1) [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:234]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:434]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (63#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (64#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (65#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (66#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787' bound to instance 'POR_FF_I' of component 'FDS' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (67#1) [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13787]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (68#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_0' (69#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:580]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3119' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2527' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2110' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2681]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (69#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2125]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (69#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2613]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (69#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/6335/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3243]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (70#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_0' (71#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:626]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: design_1_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (82#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:80]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:651]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (83#1) [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:434]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (84#1) [E:/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (84#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (85#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (86#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (87#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (88#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (89#1) [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/synth/design_1_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:223]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (90#1) [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[54]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[53]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[52]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[51]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[50]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[49]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[48]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[47]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[46]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[45]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[44]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[43]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[42]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[41]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[40]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[39]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[38]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[37]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[36]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[35]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[34]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[33]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[32]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[31]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[30]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[29]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[28]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[27]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[26]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[25]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[24]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[23]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[22]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[21]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[20]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[19]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[63]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[62]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[61]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[60]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[59]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[58]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[57]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[56]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[55]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[54]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 825 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
Finished Parsing XDC File [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'microblaze_0/U0'
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'axi_gpio_0/U0'
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'axi_gpio_0/U0'
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'clk_wiz_1/inst'
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'clk_wiz_1/inst'
WARNING: [Constraints 18-619] A clock with name 'clk_100MHz' already exists, overwriting the previous clock with the same name. [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'rst_clk_wiz_1_100M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1217.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 590 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 330 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 127 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1217.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for microblaze_0/U0. (constraint file  {C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc}, line 38).
Applied set_property DONT_TOUCH = true for axi_gpio_0/U0. (constraint file  {C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc}, line 43).
Applied set_property DONT_TOUCH = true for microblaze_0_local_memory/dlmb_v10/U0. (constraint file  {C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc}, line 51).
Applied set_property DONT_TOUCH = true for microblaze_0_local_memory/ilmb_v10/U0. (constraint file  {C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc}, line 54).
Applied set_property DONT_TOUCH = true for clk_wiz_1/inst. (constraint file  {C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc}, line 59).
Applied set_property DONT_TOUCH = true for rst_clk_wiz_1_100M/U0. (constraint file  {C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/dont_touch.xdc}, line 67).
Applied set_property DONT_TOUCH = true for microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 69    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               32 Bit    Registers := 28    
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 68    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 454   
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 9     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 97    
	   4 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 135   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               14 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module lmb_bram_if_cntlr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.srcs/sources_1/bd/design_1/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/of_set_MSR_IE_hold_reg )
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_is_bs_instr_reg' (FDRE) to 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_set_MSR_IE_instr_reg' (FDRE) to 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/second_request_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_MSR_set_decode_reg )
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_lsb_1_sel_reg[1]' (FDRE) to 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/No_Long.Reverse_Mem_Accesses.wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EA_I_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Instr_Excep_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (microblaze_0/U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[663]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[662]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[661]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[660]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[659]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[658]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[657]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[656]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[655]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[654]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[653]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[652]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[651]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[650]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[649]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[648]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[647]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[646]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[645]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[644]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[643]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[642]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[641]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[640]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[639]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[638]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[637]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[636]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[635]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[634]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[633]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/LOCKSTEP_Out_reg[632]' (FDR) to 'microblaze_0/U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_reg' (FDRE) to 'microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_branch_with_delayslot_reg'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
WARNING: [Synth 8-565] redefining clock 'clk_100MHz'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:35 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_3 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name         | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | PC_Buffer_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ibuffer_reg[3]   | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BUFG       |     2|
|3     |LUT1       |    23|
|4     |LUT2       |    93|
|5     |LUT3       |   331|
|6     |LUT4       |    56|
|7     |LUT5       |   177|
|8     |LUT6       |   274|
|9     |LUT6_2     |    64|
|10    |MMCME2_ADV |     1|
|11    |MULT_AND   |     1|
|12    |MUXCY_L    |    93|
|13    |MUXF7      |   108|
|14    |RAM32M     |    16|
|15    |RAMB36E1   |    32|
|16    |SRL16      |     1|
|17    |SRL16E     |    77|
|18    |XORCY      |    62|
|19    |FDE        |    32|
|20    |FDR        |   159|
|21    |FDRE       |  1256|
|22    |FDS        |     3|
|23    |FDSE       |    72|
|24    |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------+----------------------------------------------+------+
|      |Instance                                                                        |Module                                        |Cells |
+------+--------------------------------------------------------------------------------+----------------------------------------------+------+
|1     |top                                                                             |                                              |  2935|
|2     |  axi_gpio_0                                                                    |design_1_axi_gpio_0_0                         |   316|
|3     |    U0                                                                          |axi_gpio                                      |   316|
|4     |      AXI_LITE_IPIF_I                                                           |axi_lite_ipif                                 |   100|
|5     |        I_SLAVE_ATTACHMENT                                                      |slave_attachment                              |   100|
|6     |          I_DECODER                                                             |address_decoder                               |    39|
|7     |            \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I      |pselect_f                                     |     1|
|8     |            \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I      |pselect_f__parameterized1                     |     1|
|9     |      gpio_core_1                                                               |GPIO_Core                                     |   197|
|10    |        \Dual.INPUT_DOUBLE_REGS5                                                |cdc_sync                                      |    64|
|11    |  clk_wiz_1                                                                     |design_1_clk_wiz_1_0                          |     4|
|12    |    inst                                                                        |design_1_clk_wiz_1_0_clk_wiz                  |     4|
|13    |  microblaze_0                                                                  |design_1_microblaze_0_0                       |  2474|
|14    |    U0                                                                          |MicroBlaze                                    |  2474|
|15    |      MicroBlaze_Core_I                                                         |MicroBlaze_Core                               |  2115|
|16    |        \Performance.Core                                                       |MicroBlaze_GTi                                |  2103|
|17    |          Data_Flow_I                                                           |Data_Flow_gti                                 |   581|
|18    |            ALU_I                                                               |ALU                                           |   100|
|19    |              \Use_Carry_Decoding.CarryIn_MUXCY                                 |microblaze_v11_0_1_MB_MUXCY_396               |     1|
|20    |              \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                |ALU_Bit__parameterized2                       |     6|
|21    |                \Last_Bit.I_ALU_LUT_2                                           |MB_LUT4                                       |     1|
|22    |                \Last_Bit.I_ALU_LUT_V5                                          |microblaze_v11_0_1_MB_LUT6__parameterized5    |     1|
|23    |                \Last_Bit.MULT_AND_I                                            |MB_MULT_AND                                   |     1|
|24    |                \Last_Bit.MUXCY_XOR_I                                           |MB_MUXCY_XORCY_488                            |     2|
|25    |                \Last_Bit.Pre_MUXCY_I                                           |microblaze_v11_0_1_MB_MUXCY_489               |     1|
|26    |              \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                               |ALU_Bit                                       |     3|
|27    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_486                                 |     1|
|28    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_487                            |     2|
|29    |              \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                               |ALU_Bit_397                                   |     3|
|30    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_484                                 |     1|
|31    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_485                            |     2|
|32    |              \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                               |ALU_Bit_398                                   |     3|
|33    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_482                                 |     1|
|34    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_483                            |     2|
|35    |              \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                               |ALU_Bit_399                                   |     3|
|36    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_480                                 |     1|
|37    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_481                            |     2|
|38    |              \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                               |ALU_Bit_400                                   |     3|
|39    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_478                                 |     1|
|40    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_479                            |     2|
|41    |              \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                               |ALU_Bit_401                                   |     3|
|42    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_476                                 |     1|
|43    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_477                            |     2|
|44    |              \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                               |ALU_Bit_402                                   |     3|
|45    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_474                                 |     1|
|46    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_475                            |     2|
|47    |              \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                               |ALU_Bit_403                                   |     3|
|48    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_472                                 |     1|
|49    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_473                            |     2|
|50    |              \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                               |ALU_Bit_404                                   |     3|
|51    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_470                                 |     1|
|52    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_471                            |     2|
|53    |              \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                               |ALU_Bit_405                                   |     3|
|54    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_468                                 |     1|
|55    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_469                            |     2|
|56    |              \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                |ALU_Bit_406                                   |     3|
|57    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_466                                 |     1|
|58    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_467                            |     2|
|59    |              \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                               |ALU_Bit_407                                   |     3|
|60    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_464                                 |     1|
|61    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_465                            |     2|
|62    |              \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                               |ALU_Bit_408                                   |     3|
|63    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_462                                 |     1|
|64    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_463                            |     2|
|65    |              \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                               |ALU_Bit_409                                   |     3|
|66    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_460                                 |     1|
|67    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_461                            |     2|
|68    |              \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                               |ALU_Bit_410                                   |     3|
|69    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_458                                 |     1|
|70    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_459                            |     2|
|71    |              \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                               |ALU_Bit_411                                   |     3|
|72    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_456                                 |     1|
|73    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_457                            |     2|
|74    |              \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                               |ALU_Bit_412                                   |     3|
|75    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_454                                 |     1|
|76    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_455                            |     2|
|77    |              \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                               |ALU_Bit_413                                   |     3|
|78    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_452                                 |     1|
|79    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_453                            |     2|
|80    |              \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                               |ALU_Bit_414                                   |     3|
|81    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_450                                 |     1|
|82    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_451                            |     2|
|83    |              \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                               |ALU_Bit_415                                   |     3|
|84    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_448                                 |     1|
|85    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_449                            |     2|
|86    |              \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                               |ALU_Bit_416                                   |     3|
|87    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_446                                 |     1|
|88    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_447                            |     2|
|89    |              \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                |ALU_Bit_417                                   |     3|
|90    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_444                                 |     1|
|91    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_445                            |     2|
|92    |              \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                               |ALU_Bit_418                                   |     3|
|93    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_442                                 |     1|
|94    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_443                            |     2|
|95    |              \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                               |ALU_Bit_419                                   |     3|
|96    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_440                                 |     1|
|97    |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_441                            |     2|
|98    |              \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                |ALU_Bit_420                                   |     3|
|99    |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_438                                 |     1|
|100   |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_439                            |     2|
|101   |              \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                |ALU_Bit_421                                   |     3|
|102   |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_436                                 |     1|
|103   |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_437                            |     2|
|104   |              \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                |ALU_Bit_422                                   |     3|
|105   |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_434                                 |     1|
|106   |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_435                            |     2|
|107   |              \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                |ALU_Bit_423                                   |     3|
|108   |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_432                                 |     1|
|109   |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_433                            |     2|
|110   |              \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                |ALU_Bit_424                                   |     3|
|111   |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_430                                 |     1|
|112   |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_431                            |     2|
|113   |              \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                |ALU_Bit_425                                   |     3|
|114   |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2_428                                 |     1|
|115   |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_429                            |     2|
|116   |              \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                |ALU_Bit_426                                   |     3|
|117   |                \Not_Last_Bit.I_ALU_LUT_V5                                      |MB_LUT6_2                                     |     1|
|118   |                \Not_Last_Bit.MUXCY_XOR_I                                       |MB_MUXCY_XORCY_427                            |     2|
|119   |            Byte_Doublet_Handle_gti_I                                           |Byte_Doublet_Handle_gti                       |    46|
|120   |            Data_Flow_Logic_I                                                   |Data_Flow_Logic                               |    92|
|121   |              \Gen_Bits[0].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_364                |     1|
|122   |              \Gen_Bits[10].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_365                |     2|
|123   |              \Gen_Bits[11].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_366                |     2|
|124   |              \Gen_Bits[12].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_367                |     2|
|125   |              \Gen_Bits[13].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_368                |     2|
|126   |              \Gen_Bits[14].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_369                |     2|
|127   |              \Gen_Bits[15].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_370                |     2|
|128   |              \Gen_Bits[16].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_371                |     2|
|129   |              \Gen_Bits[17].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_372                |     2|
|130   |              \Gen_Bits[18].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_373                |     2|
|131   |              \Gen_Bits[19].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_374                |     2|
|132   |              \Gen_Bits[1].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_375                |     2|
|133   |              \Gen_Bits[20].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_376                |     2|
|134   |              \Gen_Bits[21].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_377                |     2|
|135   |              \Gen_Bits[22].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_378                |     2|
|136   |              \Gen_Bits[23].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_379                |     2|
|137   |              \Gen_Bits[24].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_380                |     2|
|138   |              \Gen_Bits[25].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_381                |     2|
|139   |              \Gen_Bits[26].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_382                |     2|
|140   |              \Gen_Bits[27].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_383                |     2|
|141   |              \Gen_Bits[28].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_384                |     1|
|142   |              \Gen_Bits[29].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_385                |     1|
|143   |              \Gen_Bits[2].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_386                |     2|
|144   |              \Gen_Bits[30].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_387                |     1|
|145   |              \Gen_Bits[31].MEM_EX_Result_Inst                                  |microblaze_v11_0_1_MB_FDRE_388                |     2|
|146   |              \Gen_Bits[3].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_389                |     2|
|147   |              \Gen_Bits[4].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_390                |     2|
|148   |              \Gen_Bits[5].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_391                |     2|
|149   |              \Gen_Bits[6].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_392                |     2|
|150   |              \Gen_Bits[7].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_393                |     2|
|151   |              \Gen_Bits[8].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_394                |     2|
|152   |              \Gen_Bits[9].MEM_EX_Result_Inst                                   |microblaze_v11_0_1_MB_FDRE_395                |     2|
|153   |            Operand_Select_I                                                    |Operand_Select_gti                            |   229|
|154   |              \Gen_Bit[0].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_332               |     2|
|155   |              \Gen_Bit[10].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_333               |     2|
|156   |              \Gen_Bit[11].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_334               |     2|
|157   |              \Gen_Bit[12].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_335               |     2|
|158   |              \Gen_Bit[13].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_336               |     2|
|159   |              \Gen_Bit[14].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_337               |     2|
|160   |              \Gen_Bit[15].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_338               |     2|
|161   |              \Gen_Bit[16].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_339               |     2|
|162   |              \Gen_Bit[17].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_340               |     2|
|163   |              \Gen_Bit[18].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_341               |     2|
|164   |              \Gen_Bit[19].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_342               |     2|
|165   |              \Gen_Bit[1].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_343               |     2|
|166   |              \Gen_Bit[20].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_344               |     2|
|167   |              \Gen_Bit[21].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_345               |     2|
|168   |              \Gen_Bit[22].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_346               |     2|
|169   |              \Gen_Bit[23].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_347               |     2|
|170   |              \Gen_Bit[24].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_348               |     2|
|171   |              \Gen_Bit[25].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_349               |     2|
|172   |              \Gen_Bit[26].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_350               |     2|
|173   |              \Gen_Bit[27].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_351               |     2|
|174   |              \Gen_Bit[28].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_352               |     2|
|175   |              \Gen_Bit[29].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_353               |     2|
|176   |              \Gen_Bit[2].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_354               |     2|
|177   |              \Gen_Bit[30].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_355               |     2|
|178   |              \Gen_Bit[31].MUXF7_I1                                             |microblaze_v11_0_1_MB_MUXF7_356               |     2|
|179   |              \Gen_Bit[3].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_357               |     2|
|180   |              \Gen_Bit[4].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_358               |     2|
|181   |              \Gen_Bit[5].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_359               |     2|
|182   |              \Gen_Bit[6].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_360               |     2|
|183   |              \Gen_Bit[7].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_361               |     2|
|184   |              \Gen_Bit[8].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_362               |     2|
|185   |              \Gen_Bit[9].MUXF7_I1                                              |microblaze_v11_0_1_MB_MUXF7_363               |     2|
|186   |            Register_File_I                                                     |Register_File_gti                             |    16|
|187   |              \Using_LUT6.All_RAM32M[0].ram32m_i                                |MB_RAM32M                                     |     1|
|188   |              \Using_LUT6.All_RAM32M[10].ram32m_i                               |MB_RAM32M_317                                 |     1|
|189   |              \Using_LUT6.All_RAM32M[11].ram32m_i                               |MB_RAM32M_318                                 |     1|
|190   |              \Using_LUT6.All_RAM32M[12].ram32m_i                               |MB_RAM32M_319                                 |     1|
|191   |              \Using_LUT6.All_RAM32M[13].ram32m_i                               |MB_RAM32M_320                                 |     1|
|192   |              \Using_LUT6.All_RAM32M[14].ram32m_i                               |MB_RAM32M_321                                 |     1|
|193   |              \Using_LUT6.All_RAM32M[15].ram32m_i                               |MB_RAM32M_322                                 |     1|
|194   |              \Using_LUT6.All_RAM32M[1].ram32m_i                                |MB_RAM32M_323                                 |     1|
|195   |              \Using_LUT6.All_RAM32M[2].ram32m_i                                |MB_RAM32M_324                                 |     1|
|196   |              \Using_LUT6.All_RAM32M[3].ram32m_i                                |MB_RAM32M_325                                 |     1|
|197   |              \Using_LUT6.All_RAM32M[4].ram32m_i                                |MB_RAM32M_326                                 |     1|
|198   |              \Using_LUT6.All_RAM32M[5].ram32m_i                                |MB_RAM32M_327                                 |     1|
|199   |              \Using_LUT6.All_RAM32M[6].ram32m_i                                |MB_RAM32M_328                                 |     1|
|200   |              \Using_LUT6.All_RAM32M[7].ram32m_i                                |MB_RAM32M_329                                 |     1|
|201   |              \Using_LUT6.All_RAM32M[8].ram32m_i                                |MB_RAM32M_330                                 |     1|
|202   |              \Using_LUT6.All_RAM32M[9].ram32m_i                                |MB_RAM32M_331                                 |     1|
|203   |            Shift_Logic_Module_I                                                |Shift_Logic_Module_gti                        |     0|
|204   |            \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                |microblaze_v11_0_1_MB_MUXCY_240               |     1|
|205   |            \Using_DAXI_ALU_Carry.Post_MUXCY_I                                  |microblaze_v11_0_1_MB_MUXCY_241               |     1|
|206   |            \Using_DAXI_ALU_Carry.direct_lut_INST                               |MB_LUT6_2__parameterized1                     |     1|
|207   |            Zero_Detect_I                                                       |Zero_Detect_gti                               |    12|
|208   |              Part_Of_Zero_Carry_Start                                          |microblaze_v11_0_1_MB_MUXCY_310               |     1|
|209   |              \Zero_Detecting[1].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_311               |     1|
|210   |              \Zero_Detecting[2].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_312               |     1|
|211   |              \Zero_Detecting[3].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_313               |     1|
|212   |              \Zero_Detecting[4].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_314               |     1|
|213   |              \Zero_Detecting[5].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_315               |     1|
|214   |              \Zero_Detecting[6].I_Part_Of_Zero_Detect                          |microblaze_v11_0_1_MB_MUXCY_316               |     1|
|215   |            exception_registers_I1                                              |exception_registers_gti                       |    64|
|216   |              \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5                     |     1|
|217   |              \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                        |MB_FDE                                        |     1|
|218   |              \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_248                 |     1|
|219   |              \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                       |MB_FDE_249                                    |     1|
|220   |              \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_250                 |     1|
|221   |              \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                       |MB_FDE_251                                    |     1|
|222   |              \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_252                 |     1|
|223   |              \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                       |MB_FDE_253                                    |     1|
|224   |              \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_254                 |     1|
|225   |              \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                       |MB_FDE_255                                    |     1|
|226   |              \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_256                 |     1|
|227   |              \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                       |MB_FDE_257                                    |     1|
|228   |              \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_258                 |     1|
|229   |              \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                       |MB_FDE_259                                    |     1|
|230   |              \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_260                 |     1|
|231   |              \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                       |MB_FDE_261                                    |     1|
|232   |              \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_262                 |     1|
|233   |              \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                       |MB_FDE_263                                    |     1|
|234   |              \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_264                 |     1|
|235   |              \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                       |MB_FDE_265                                    |     1|
|236   |              \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_266                 |     1|
|237   |              \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                       |MB_FDE_267                                    |     1|
|238   |              \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_268                 |     1|
|239   |              \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                        |MB_FDE_269                                    |     1|
|240   |              \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_270                 |     1|
|241   |              \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                       |MB_FDE_271                                    |     1|
|242   |              \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_272                 |     1|
|243   |              \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                       |MB_FDE_273                                    |     1|
|244   |              \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_274                 |     1|
|245   |              \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                       |MB_FDE_275                                    |     1|
|246   |              \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_276                 |     1|
|247   |              \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                       |MB_FDE_277                                    |     1|
|248   |              \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_278                 |     1|
|249   |              \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                       |MB_FDE_279                                    |     1|
|250   |              \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_280                 |     1|
|251   |              \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                       |MB_FDE_281                                    |     1|
|252   |              \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_282                 |     1|
|253   |              \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                       |MB_FDE_283                                    |     1|
|254   |              \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_284                 |     1|
|255   |              \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                       |MB_FDE_285                                    |     1|
|256   |              \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_286                 |     1|
|257   |              \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                       |MB_FDE_287                                    |     1|
|258   |              \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_288                 |     1|
|259   |              \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                       |MB_FDE_289                                    |     1|
|260   |              \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_290                 |     1|
|261   |              \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                        |MB_FDE_291                                    |     1|
|262   |              \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_292                 |     1|
|263   |              \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                       |MB_FDE_293                                    |     1|
|264   |              \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                   |MB_LUT6_2__parameterized5_294                 |     1|
|265   |              \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                       |MB_FDE_295                                    |     1|
|266   |              \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_296                 |     1|
|267   |              \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                        |MB_FDE_297                                    |     1|
|268   |              \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_298                 |     1|
|269   |              \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                        |MB_FDE_299                                    |     1|
|270   |              \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_300                 |     1|
|271   |              \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                        |MB_FDE_301                                    |     1|
|272   |              \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_302                 |     1|
|273   |              \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                        |MB_FDE_303                                    |     1|
|274   |              \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_304                 |     1|
|275   |              \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                        |MB_FDE_305                                    |     1|
|276   |              \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_306                 |     1|
|277   |              \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                        |MB_FDE_307                                    |     1|
|278   |              \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                    |MB_LUT6_2__parameterized5_308                 |     1|
|279   |              \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                        |MB_FDE_309                                    |     1|
|280   |            msr_reg_i                                                           |msr_reg_gti                                   |    19|
|281   |              \MEM_MSR_Bits[28].Using_FDR.MSR_I                                 |MB_FDR_242                                    |     2|
|282   |              \MEM_MSR_Bits[29].Using_FDR.MSR_I                                 |MB_FDR_243                                    |     3|
|283   |              \MEM_MSR_Bits[30].Using_FDR.MSR_I                                 |MB_FDR_244                                    |     2|
|284   |              \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                            |MB_FDR_245                                    |     2|
|285   |              \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                            |MB_FDR_246                                    |     2|
|286   |              \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                            |MB_FDR_247                                    |     2|
|287   |          Decode_I                                                              |Decode_gti                                    |  1320|
|288   |            PC_Module_I                                                         |PC_Module_gti                                 |   315|
|289   |              \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |MB_FDR_147                                    |     2|
|290   |              \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_148               |     2|
|291   |              \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |MB_FDR_149                                    |     2|
|292   |              \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_150               |     2|
|293   |              \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |MB_FDR_151                                    |     2|
|294   |              \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_152               |     2|
|295   |              \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |MB_FDR_153                                    |     2|
|296   |              \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_154               |     2|
|297   |              \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |MB_FDR_155                                    |     2|
|298   |              \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_156               |     2|
|299   |              \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |MB_FDR_157                                    |     2|
|300   |              \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_158               |     2|
|301   |              \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |MB_FDR_159                                    |     2|
|302   |              \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_160               |     2|
|303   |              \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |MB_FDR_161                                    |     2|
|304   |              \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_162               |     2|
|305   |              \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |MB_FDR_163                                    |     2|
|306   |              \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_164               |     2|
|307   |              \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |MB_FDR_165                                    |     2|
|308   |              \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_166               |     2|
|309   |              \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |MB_FDR_167                                    |     2|
|310   |              \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_168               |     2|
|311   |              \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |MB_FDR_169                                    |     2|
|312   |              \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_170               |     2|
|313   |              \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |MB_FDR_171                                    |     2|
|314   |              \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_172               |     2|
|315   |              \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |MB_FDR_173                                    |     2|
|316   |              \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_174               |     2|
|317   |              \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |MB_FDR_175                                    |     2|
|318   |              \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_176               |     2|
|319   |              \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |MB_FDR_177                                    |     2|
|320   |              \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_178               |     2|
|321   |              \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |MB_FDR_179                                    |     2|
|322   |              \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_180               |     2|
|323   |              \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |MB_FDR_181                                    |     2|
|324   |              \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_182               |     2|
|325   |              \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |MB_FDR_183                                    |     2|
|326   |              \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_184               |     2|
|327   |              \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |MB_FDR_185                                    |     2|
|328   |              \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_186               |     2|
|329   |              \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |MB_FDR_187                                    |     2|
|330   |              \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_188               |     2|
|331   |              \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |MB_FDR_189                                    |     2|
|332   |              \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_190               |     2|
|333   |              \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |MB_FDR_191                                    |     2|
|334   |              \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_192               |     2|
|335   |              \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |MB_FDR_193                                    |     2|
|336   |              \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_194               |     2|
|337   |              \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |MB_FDR_195                                    |     2|
|338   |              \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                        |microblaze_v11_0_1_MB_MUXF7_196               |     2|
|339   |              \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |MB_FDR_197                                    |     2|
|340   |              \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_198               |     2|
|341   |              \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |MB_FDR_199                                    |     2|
|342   |              \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_200               |     2|
|343   |              \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |MB_FDR_201                                    |     2|
|344   |              \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_202               |     2|
|345   |              \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |MB_FDR_203                                    |     2|
|346   |              \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_204               |     2|
|347   |              \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |MB_FDR_205                                    |     2|
|348   |              \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_206               |     2|
|349   |              \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |MB_FDR_207                                    |     2|
|350   |              \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_208               |     2|
|351   |              \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |MB_FDR_209                                    |     2|
|352   |              \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                         |microblaze_v11_0_1_MB_MUXF7_210               |     2|
|353   |              \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                |MB_MUXCY_XORCY                                |     1|
|354   |              \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                               |MB_MUXCY_XORCY_211                            |     2|
|355   |              \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                               |MB_MUXCY_XORCY_212                            |     2|
|356   |              \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                               |MB_MUXCY_XORCY_213                            |     2|
|357   |              \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                               |MB_MUXCY_XORCY_214                            |     2|
|358   |              \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                               |MB_MUXCY_XORCY_215                            |     2|
|359   |              \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                               |MB_MUXCY_XORCY_216                            |     2|
|360   |              \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                               |MB_MUXCY_XORCY_217                            |     2|
|361   |              \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                               |MB_MUXCY_XORCY_218                            |     2|
|362   |              \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                               |MB_MUXCY_XORCY_219                            |     2|
|363   |              \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                               |MB_MUXCY_XORCY_220                            |     2|
|364   |              \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                |MB_MUXCY_XORCY_221                            |     2|
|365   |              \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                               |MB_MUXCY_XORCY_222                            |     2|
|366   |              \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                               |MB_MUXCY_XORCY_223                            |     2|
|367   |              \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                               |MB_MUXCY_XORCY_224                            |     2|
|368   |              \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                               |MB_MUXCY_XORCY_225                            |     2|
|369   |              \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                               |MB_MUXCY_XORCY_226                            |     2|
|370   |              \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                               |MB_MUXCY_XORCY_227                            |     2|
|371   |              \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                               |MB_MUXCY_XORCY_228                            |     2|
|372   |              \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                               |MB_MUXCY_XORCY_229                            |     2|
|373   |              \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                               |MB_MUXCY_XORCY_230                            |     2|
|374   |              \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                               |MB_MUXCY_XORCY_231                            |     2|
|375   |              \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                |MB_MUXCY_XORCY_232                            |     2|
|376   |              \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                |MB_MUXCY_XORCY_233                            |     2|
|377   |              \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                |MB_MUXCY_XORCY_234                            |     2|
|378   |              \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                |MB_MUXCY_XORCY_235                            |     2|
|379   |              \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                |MB_MUXCY_XORCY_236                            |     2|
|380   |              \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                |MB_MUXCY_XORCY_237                            |     2|
|381   |              \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                |MB_MUXCY_XORCY_238                            |     2|
|382   |              \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                |MB_MUXCY_XORCY_239                            |     2|
|383   |            PreFetch_Buffer_I1                                                  |PreFetch_Buffer_gti                           |   491|
|384   |              \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |MB_FDR_53                                     |     2|
|385   |              \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |microblaze_v11_0_1_MB_LUT6                    |     1|
|386   |              \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |MB_FDR_54                                     |     6|
|387   |              \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |microblaze_v11_0_1_MB_LUT6_55                 |     1|
|388   |              \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |MB_FDR_56                                     |     1|
|389   |              \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |microblaze_v11_0_1_MB_LUT6_57                 |     2|
|390   |              \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |MB_FDR_58                                     |    44|
|391   |              \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |microblaze_v11_0_1_MB_LUT6_59                 |     1|
|392   |              \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |microblaze_v11_0_1_MB_LUT6__parameterized0    |     1|
|393   |              \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |microblaze_v11_0_1_MB_MUXF7                   |     1|
|394   |              \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                        |MB_FDR_60                                     |     9|
|395   |              \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_61                |     1|
|396   |              \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                       |MB_FDR_62                                     |     5|
|397   |              \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_63                |     1|
|398   |              \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                       |MB_FDR_64                                     |     2|
|399   |              \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_65                |     1|
|400   |              \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                       |MB_FDR_66                                     |     6|
|401   |              \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_67                |     1|
|402   |              \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                       |MB_FDR_68                                     |     2|
|403   |              \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_69                |     1|
|404   |              \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                       |MB_FDR_70                                     |     3|
|405   |              \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_71                |     1|
|406   |              \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                       |MB_FDR_72                                     |     2|
|407   |              \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_73                |     1|
|408   |              \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                       |MB_FDR_74                                     |    19|
|409   |              \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_75                |     1|
|410   |              \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                       |MB_FDR_76                                     |     3|
|411   |              \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_77                |     1|
|412   |              \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                       |MB_FDR_78                                     |     3|
|413   |              \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_79                |     1|
|414   |              \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                       |MB_FDR_80                                     |     3|
|415   |              \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_81                |     1|
|416   |              \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                        |MB_FDR_82                                     |     9|
|417   |              \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_83                |     1|
|418   |              \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                       |MB_FDR_84                                     |     3|
|419   |              \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_85                |     1|
|420   |              \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                       |MB_FDR_86                                     |     3|
|421   |              \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_87                |     1|
|422   |              \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                       |MB_FDR_88                                     |     4|
|423   |              \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_89                |     1|
|424   |              \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                       |MB_FDR_90                                     |     3|
|425   |              \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_91                |     1|
|426   |              \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                       |MB_FDR_92                                     |     3|
|427   |              \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_93                |     1|
|428   |              \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                       |MB_FDR_94                                     |     3|
|429   |              \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_95                |     1|
|430   |              \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                       |MB_FDR_96                                     |     4|
|431   |              \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_97                |     1|
|432   |              \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                       |MB_FDR_98                                     |     3|
|433   |              \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_99                |     1|
|434   |              \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                       |MB_FDR_100                                    |     4|
|435   |              \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_101               |     1|
|436   |              \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                       |MB_FDR_102                                    |     5|
|437   |              \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_103               |     1|
|438   |              \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                        |MB_FDR_104                                    |     9|
|439   |              \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_105               |     1|
|440   |              \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                       |MB_FDR_106                                    |     4|
|441   |              \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_107               |     1|
|442   |              \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                       |MB_FDR_108                                    |     3|
|443   |              \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_109               |     1|
|444   |              \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                       |MB_FDR_110                                    |    39|
|445   |              \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_111               |     1|
|446   |              \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                       |MB_FDR_112                                    |    39|
|447   |              \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_113               |     1|
|448   |              \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                       |MB_FDR_114                                    |     2|
|449   |              \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_115               |     1|
|450   |              \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                       |MB_FDR_116                                    |     2|
|451   |              \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_117               |     1|
|452   |              \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                       |MB_FDR_118                                    |     2|
|453   |              \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_119               |     1|
|454   |              \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                       |MB_FDR_120                                    |     5|
|455   |              \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_121               |     1|
|456   |              \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                       |MB_FDR_122                                    |    39|
|457   |              \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_123               |     1|
|458   |              \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                       |MB_FDR_124                                    |     2|
|459   |              \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_125               |     1|
|460   |              \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                        |MB_FDR_126                                    |    16|
|461   |              \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_127               |     1|
|462   |              \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                       |MB_FDR_128                                    |     2|
|463   |              \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_129               |     1|
|464   |              \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                       |MB_FDR_130                                    |     2|
|465   |              \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_131               |     1|
|466   |              \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                       |MB_FDR_132                                    |     5|
|467   |              \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                     |microblaze_v11_0_1_MB_MUXF7_133               |     1|
|468   |              \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                        |MB_FDR_134                                    |    46|
|469   |              \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_135               |     1|
|470   |              \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                        |MB_FDR_136                                    |     5|
|471   |              \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_137               |     1|
|472   |              \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                        |MB_FDR_138                                    |     5|
|473   |              \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_139               |     1|
|474   |              \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                        |MB_FDR_140                                    |     3|
|475   |              \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_141               |     1|
|476   |              \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                        |MB_FDR_142                                    |     4|
|477   |              \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_143               |     1|
|478   |              \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                        |MB_FDR_144                                    |     2|
|479   |              \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                      |microblaze_v11_0_1_MB_MUXF7_145               |     1|
|480   |              Last_Sel_DFF                                                      |MB_FDS                                        |     2|
|481   |              Mux_Select_Empty_LUT6                                             |microblaze_v11_0_1_MB_LUT6__parameterized1    |     1|
|482   |              Mux_Select_OF_Valid_LUT6                                          |microblaze_v11_0_1_MB_LUT6__parameterized2    |     1|
|483   |              OF_Valid_DFF                                                      |MB_FDR_146                                    |     3|
|484   |            \Use_MuxCy[10].OF_Piperun_Stage                                     |carry_and                                     |     1|
|485   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_52                |     1|
|486   |            \Use_MuxCy[11].OF_Piperun_Stage                                     |carry_and_3                                   |     3|
|487   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_51                |     3|
|488   |            \Use_MuxCy[1].OF_Piperun_Stage                                      |carry_and_4                                   |     1|
|489   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_50                |     1|
|490   |            \Use_MuxCy[2].OF_Piperun_Stage                                      |carry_and_5                                   |     2|
|491   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_49                |     2|
|492   |            \Use_MuxCy[3].OF_Piperun_Stage                                      |carry_and_6                                   |     4|
|493   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_48                |     4|
|494   |            \Use_MuxCy[4].OF_Piperun_Stage                                      |carry_and_7                                   |     1|
|495   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_47                |     1|
|496   |            \Use_MuxCy[5].OF_Piperun_Stage                                      |carry_and_8                                   |     1|
|497   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_46                |     1|
|498   |            \Use_MuxCy[6].OF_Piperun_Stage                                      |carry_and_9                                   |     1|
|499   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_45                |     1|
|500   |            \Use_MuxCy[7].OF_Piperun_Stage                                      |carry_and_10                                  |     1|
|501   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_44                |     1|
|502   |            \Use_MuxCy[8].OF_Piperun_Stage                                      |carry_and_11                                  |     1|
|503   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_43                |     1|
|504   |            \Use_MuxCy[9].OF_Piperun_Stage                                      |carry_and_12                                  |     1|
|505   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_42                |     1|
|506   |            \Using_FPGA_2.ex_byte_access_i_Inst                                 |microblaze_v11_0_1_MB_FDRE                    |    25|
|507   |            \Using_FPGA_2.ex_doublet_access_i_Inst                              |microblaze_v11_0_1_MB_FDRE_13                 |     1|
|508   |            \Using_FPGA_2.ex_is_load_instr_Inst                                 |microblaze_v11_0_1_MB_FDRE_14                 |     6|
|509   |            \Using_FPGA_2.ex_is_lwx_instr_Inst                                  |microblaze_v11_0_1_MB_FDRE_15                 |     2|
|510   |            \Using_FPGA_2.ex_is_swx_instr_Inst                                  |microblaze_v11_0_1_MB_FDRE_16                 |     5|
|511   |            \Using_FPGA_2.ex_load_store_instr_Inst                              |microblaze_v11_0_1_MB_FDRE_17                 |     7|
|512   |            \Using_FPGA_2.ex_reverse_mem_access_inst                            |microblaze_v11_0_1_MB_FDRE_18                 |     1|
|513   |            \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                           |microblaze_v11_0_1_MB_FDRE_19                 |     4|
|514   |            \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                            |MB_FDR                                        |     3|
|515   |            \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                   |microblaze_v11_0_1_MB_LUT6__parameterized3    |     1|
|516   |            \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                   |microblaze_v11_0_1_MB_LUT6__parameterized4    |     2|
|517   |            \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                   |microblaze_v11_0_1_MB_LUT6__parameterized3_20 |     1|
|518   |            \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                   |microblaze_v11_0_1_MB_LUT6__parameterized4_21 |     2|
|519   |            \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                   |microblaze_v11_0_1_MB_LUT6__parameterized3_22 |     1|
|520   |            \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                   |microblaze_v11_0_1_MB_LUT6__parameterized4_23 |     2|
|521   |            \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                  |microblaze_v11_0_1_MB_LUT6__parameterized3_24 |     2|
|522   |            \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                  |microblaze_v11_0_1_MB_LUT6__parameterized4_25 |     1|
|523   |            \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                  |microblaze_v11_0_1_MB_LUT6__parameterized3_26 |     1|
|524   |            \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                  |microblaze_v11_0_1_MB_LUT6__parameterized4_27 |     2|
|525   |            \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                  |microblaze_v11_0_1_MB_LUT6__parameterized3_28 |     1|
|526   |            \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                  |microblaze_v11_0_1_MB_LUT6__parameterized4_29 |     2|
|527   |            if_pc_incr_carry_and_0                                              |carry_and_30                                  |     2|
|528   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_41                |     2|
|529   |            if_pc_incr_carry_and_3                                              |carry_and_31                                  |     1|
|530   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_40                |     1|
|531   |            jump_logic_I1                                                       |jump_logic                                    |    62|
|532   |              MUXCY_JUMP_CARRY                                                  |microblaze_v11_0_1_MB_MUXCY_34                |     1|
|533   |              MUXCY_JUMP_CARRY2                                                 |microblaze_v11_0_1_MB_MUXCY_35                |     3|
|534   |              MUXCY_JUMP_CARRY3                                                 |microblaze_v11_0_1_MB_MUXCY_36                |     2|
|535   |              MUXCY_JUMP_CARRY4                                                 |microblaze_v11_0_1_MB_MUXCY_37                |     1|
|536   |              MUXCY_JUMP_CARRY5                                                 |microblaze_v11_0_1_MB_MUXCY_38                |     1|
|537   |              MUXCY_JUMP_CARRY6                                                 |microblaze_v11_0_1_MB_MUXCY_39                |    43|
|538   |            mem_PipeRun_carry_and                                               |carry_and_32                                  |     4|
|539   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY_33                |     4|
|540   |            mem_wait_on_ready_N_carry_or                                        |carry_or                                      |     2|
|541   |              MUXCY_I                                                           |microblaze_v11_0_1_MB_MUXCY                   |     2|
|542   |          \Use_DBUS.DAXI_Interface_I1                                           |DAXI_interface                                |    97|
|543   |          \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                             |MB_AND2B1L                                    |     1|
|544   |        Reset_DFF                                                               |mb_sync_bit                                   |     3|
|545   |        \Using_Async_Wakeup_0.Wakeup_DFF                                        |mb_sync_bit_1                                 |     2|
|546   |        \Using_Async_Wakeup_1.Wakeup_DFF                                        |mb_sync_bit_2                                 |     3|
|547   |  microblaze_0_axi_periph                                                       |design_1_microblaze_0_axi_periph_0            |     0|
|548   |  rst_clk_wiz_1_100M                                                            |design_1_rst_clk_wiz_1_100M_0                 |    66|
|549   |    U0                                                                          |proc_sys_reset                                |    66|
|550   |      EXT_LPF                                                                   |lpf                                           |    23|
|551   |        \ACTIVE_HIGH_EXT.ACT_HI_EXT                                             |cdc_sync__parameterized0                      |     6|
|552   |        \ACTIVE_LOW_AUX.ACT_LO_AUX                                              |cdc_sync__parameterized0_0                    |     6|
|553   |      SEQ                                                                       |sequence_psr                                  |    38|
|554   |        SEQ_COUNTER                                                             |upcnt_n                                       |    13|
|555   |  microblaze_0_local_memory                                                     |microblaze_0_local_memory_imp_1K0VQXK         |    75|
|556   |    dlmb_bram_if_cntlr                                                          |design_1_dlmb_bram_if_cntlr_0                 |     8|
|557   |      U0                                                                        |lmb_bram_if_cntlr                             |     8|
|558   |    dlmb_v10                                                                    |design_1_dlmb_v10_0                           |     1|
|559   |      U0                                                                        |lmb_v10__1                                    |     1|
|560   |    ilmb_bram_if_cntlr                                                          |design_1_ilmb_bram_if_cntlr_0                 |     7|
|561   |      U0                                                                        |lmb_bram_if_cntlr__parameterized1             |     7|
|562   |    ilmb_v10                                                                    |design_1_ilmb_v10_0                           |     1|
|563   |      U0                                                                        |lmb_v10                                       |     1|
|564   |    lmb_bram                                                                    |design_1_lmb_bram_0                           |    58|
|565   |      U0                                                                        |blk_mem_gen_v8_4_3                            |    58|
|566   |        inst_blk_mem_gen                                                        |blk_mem_gen_v8_4_3_synth                      |    58|
|567   |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                |blk_mem_gen_top                               |    58|
|568   |            \valid.cstr                                                         |blk_mem_gen_generic_cstr                      |    58|
|569   |              \ramloop[0].ram.r                                                 |blk_mem_gen_prim_width                        |     1|
|570   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper                      |     1|
|571   |              \ramloop[10].ram.r                                                |blk_mem_gen_prim_width__parameterized9        |     1|
|572   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized9      |     1|
|573   |              \ramloop[11].ram.r                                                |blk_mem_gen_prim_width__parameterized10       |     1|
|574   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized10     |     1|
|575   |              \ramloop[12].ram.r                                                |blk_mem_gen_prim_width__parameterized11       |     1|
|576   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized11     |     1|
|577   |              \ramloop[13].ram.r                                                |blk_mem_gen_prim_width__parameterized12       |     1|
|578   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized12     |     1|
|579   |              \ramloop[14].ram.r                                                |blk_mem_gen_prim_width__parameterized13       |     1|
|580   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized13     |     1|
|581   |              \ramloop[15].ram.r                                                |blk_mem_gen_prim_width__parameterized14       |     1|
|582   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized14     |     1|
|583   |              \ramloop[16].ram.r                                                |blk_mem_gen_prim_width__parameterized15       |     1|
|584   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized15     |     1|
|585   |              \ramloop[17].ram.r                                                |blk_mem_gen_prim_width__parameterized16       |     1|
|586   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized16     |     1|
|587   |              \ramloop[18].ram.r                                                |blk_mem_gen_prim_width__parameterized17       |     1|
|588   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized17     |     1|
|589   |              \ramloop[19].ram.r                                                |blk_mem_gen_prim_width__parameterized18       |     1|
|590   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized18     |     1|
|591   |              \ramloop[1].ram.r                                                 |blk_mem_gen_prim_width__parameterized0        |     1|
|592   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized0      |     1|
|593   |              \ramloop[20].ram.r                                                |blk_mem_gen_prim_width__parameterized19       |     1|
|594   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized19     |     1|
|595   |              \ramloop[21].ram.r                                                |blk_mem_gen_prim_width__parameterized20       |     1|
|596   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized20     |     1|
|597   |              \ramloop[22].ram.r                                                |blk_mem_gen_prim_width__parameterized21       |     1|
|598   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized21     |     1|
|599   |              \ramloop[23].ram.r                                                |blk_mem_gen_prim_width__parameterized22       |     1|
|600   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized22     |     1|
|601   |              \ramloop[24].ram.r                                                |blk_mem_gen_prim_width__parameterized23       |     1|
|602   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized23     |     1|
|603   |              \ramloop[25].ram.r                                                |blk_mem_gen_prim_width__parameterized24       |     1|
|604   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized24     |     1|
|605   |              \ramloop[26].ram.r                                                |blk_mem_gen_prim_width__parameterized25       |     1|
|606   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized25     |     1|
|607   |              \ramloop[27].ram.r                                                |blk_mem_gen_prim_width__parameterized26       |     1|
|608   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized26     |     1|
|609   |              \ramloop[28].ram.r                                                |blk_mem_gen_prim_width__parameterized27       |     1|
|610   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized27     |     1|
|611   |              \ramloop[29].ram.r                                                |blk_mem_gen_prim_width__parameterized28       |     1|
|612   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized28     |     1|
|613   |              \ramloop[2].ram.r                                                 |blk_mem_gen_prim_width__parameterized1        |     1|
|614   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized1      |     1|
|615   |              \ramloop[30].ram.r                                                |blk_mem_gen_prim_width__parameterized29       |     1|
|616   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized29     |     1|
|617   |              \ramloop[31].ram.r                                                |blk_mem_gen_prim_width__parameterized30       |    27|
|618   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized30     |     9|
|619   |              \ramloop[3].ram.r                                                 |blk_mem_gen_prim_width__parameterized2        |     1|
|620   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized2      |     1|
|621   |              \ramloop[4].ram.r                                                 |blk_mem_gen_prim_width__parameterized3        |     1|
|622   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized3      |     1|
|623   |              \ramloop[5].ram.r                                                 |blk_mem_gen_prim_width__parameterized4        |     1|
|624   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized4      |     1|
|625   |              \ramloop[6].ram.r                                                 |blk_mem_gen_prim_width__parameterized5        |     1|
|626   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized5      |     1|
|627   |              \ramloop[7].ram.r                                                 |blk_mem_gen_prim_width__parameterized6        |     1|
|628   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized6      |     1|
|629   |              \ramloop[8].ram.r                                                 |blk_mem_gen_prim_width__parameterized7        |     1|
|630   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized7      |     1|
|631   |              \ramloop[9].ram.r                                                 |blk_mem_gen_prim_width__parameterized8        |     1|
|632   |                \prim_noinit.ram                                                |blk_mem_gen_prim_wrapper__parameterized8      |     1|
+------+--------------------------------------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1217.973 ; gain = 568.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9985 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:33 . Memory (MB): peak = 1217.973 ; gain = 568.906
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1217.973 ; gain = 568.906
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1217.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 301 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 25 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 159 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
529 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:47 . Memory (MB): peak = 1217.973 ; gain = 829.445
INFO: [Coretcl 2-1174] Renamed 631 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1217.973 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/kotoriee/Documents/Tencent Files/1124911924/FileRecv/Lab1/Lab1/Lab_1/Lab_1.runs/design_1_synth_1/design_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_utilization_synth.rpt -pb design_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 20:44:30 2023...
