vendor_name = ModelSim
source_file = 1, /home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.28/exercise28.vhd
source_file = 1, /home/roni/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/roni/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/roni/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/roni/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/roni/Documents/UFU/AOC2/Livro/Pronto/Exercicios/exercise4.28/db/exercise28.cbx.xml
design_name = hard_block
design_name = exercise28
instance = comp, \LEDR~output\, LEDR~output, exercise28, 1
instance = comp, \d~input\, d~input, exercise28, 1
instance = comp, \clk~input\, clk~input, exercise28, 1
instance = comp, \LEDR~3\, LEDR~3, exercise28, 1
instance = comp, \LEDR~input\, LEDR~input, exercise28, 1
