<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPSMulticycle.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPSMulticycle.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPSMulticycle.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPSMulticycle.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSMulticycle.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPSMulticycle.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPSMulticycle.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPSMulticycle.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPSMulticycle_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPSMulticycle_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPSMulticycle_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TestBenchMIPSMulticycle.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TestBenchMIPSMulticycle.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBenchMIPSMulticycle.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="TestBenchMIPSMulticycle.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TestBenchMIPSMulticycle.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TestBenchMIPSMulticycle.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBenchMIPSMulticycle_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestBenchMIPSMulticycle_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestBenchMIPSMulticycle_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBenchMIPSMulticycle_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TestBenchMIPSMulticycle_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestBenchMIPSMulticycle_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestBenchMIPSMulticycle_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545145956" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1545145956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215642" xil_pn:in_ck="-5824938555773566672" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1545215642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="BlockRam.vhd"/>
      <outfile xil_pn:name="MIPSMulticycle.vhd"/>
      <outfile xil_pn:name="TestBenchMIPSMulticycle.vhd"/>
      <outfile xil_pn:name="controlUnit.vhd"/>
      <outfile xil_pn:name="dataPath.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="multiplexer2to1.vhd"/>
      <outfile xil_pn:name="multiplexer4to1.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="registerBank.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1545145957" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2152514740379749004" xil_pn:start_ts="1545145957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545145957" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4561274367881157932" xil_pn:start_ts="1545145957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215102" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2330305142717271562" xil_pn:start_ts="1545215102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215642" xil_pn:in_ck="-5824938555773566672" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1545215642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="BlockRam.vhd"/>
      <outfile xil_pn:name="MIPSMulticycle.vhd"/>
      <outfile xil_pn:name="TestBenchMIPSMulticycle.vhd"/>
      <outfile xil_pn:name="controlUnit.vhd"/>
      <outfile xil_pn:name="dataPath.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="multiplexer2to1.vhd"/>
      <outfile xil_pn:name="multiplexer4to1.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="registerBank.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1545215647" xil_pn:in_ck="-5824938555773566672" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2103326880964948219" xil_pn:start_ts="1545215642">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestBenchMIPSMulticycle_beh.prj"/>
      <outfile xil_pn:name="TestBenchMIPSMulticycle_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1545215647" xil_pn:in_ck="-7468839398943402109" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4805047288084271202" xil_pn:start_ts="1545215647">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestBenchMIPSMulticycle_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1545215036" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545215036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215036" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6542928395462971826" xil_pn:start_ts="1545215036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215036" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2330305142717271562" xil_pn:start_ts="1545215036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215036" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1545215036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215036" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3667178937780118166" xil_pn:start_ts="1545215036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215036" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1545215036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215036" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1525906168817570688" xil_pn:start_ts="1545215036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545215055" xil_pn:in_ck="-2234732722862343636" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-8079566728315028010" xil_pn:start_ts="1545215036">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="MIPSMulticycle.lso"/>
      <outfile xil_pn:name="MIPSMulticycle.ngc"/>
      <outfile xil_pn:name="MIPSMulticycle.ngr"/>
      <outfile xil_pn:name="MIPSMulticycle.prj"/>
      <outfile xil_pn:name="MIPSMulticycle.stx"/>
      <outfile xil_pn:name="MIPSMulticycle.syr"/>
      <outfile xil_pn:name="MIPSMulticycle.xst"/>
      <outfile xil_pn:name="MIPSMulticycle_vhdl.prj"/>
      <outfile xil_pn:name="MIPSMulticycle_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
