Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr 24 14:04:10 2018
| Host         : DESKTOP-UMTIVUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.646        0.000                      0                 2453        0.056        0.000                      0                 2453        4.020        0.000                       0                  1186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.646        0.000                      0                 2453        0.056        0.000                      0                 2453        4.020        0.000                       0                  1186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.939ns (32.936%)  route 3.948ns (67.064%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.685     6.050    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.204 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.711     6.915    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.327     7.242 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=12, routed)          0.880     8.122    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.246 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.672     8.918    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X42Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.479    12.658    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X42Y95         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 2.731ns (49.617%)  route 2.773ns (50.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.651     2.945    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/Q
                         net (fo=2, routed)           0.478     3.879    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.553 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.553    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.667 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.834     5.835    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.138 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.138    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.630 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.728     7.358    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.358     7.716 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.733     8.449    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                         clock pessimism              0.288    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.631    12.160    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 2.731ns (49.617%)  route 2.773ns (50.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.651     2.945    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/Q
                         net (fo=2, routed)           0.478     3.879    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.553 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.553    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.667 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.834     5.835    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.138 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.138    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.630 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.728     7.358    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.358     7.716 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.733     8.449    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[1]/C
                         clock pessimism              0.288    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.631    12.160    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 2.731ns (49.617%)  route 2.773ns (50.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.651     2.945    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/Q
                         net (fo=2, routed)           0.478     3.879    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.553 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.553    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.667 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.834     5.835    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.138 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.138    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.630 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.728     7.358    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.358     7.716 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.733     8.449    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
                         clock pessimism              0.288    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.631    12.160    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 2.731ns (49.617%)  route 2.773ns (50.383%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.651     2.945    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/Q
                         net (fo=2, routed)           0.478     3.879    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.553 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.553    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.667 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.834     5.835    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.138 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.138    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.630 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.728     7.358    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.358     7.716 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.733     8.449    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[3]/C
                         clock pessimism              0.288    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X45Y94         FDRE (Setup_fdre_C_R)       -0.631    12.160    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/pwm_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 3.293ns (53.658%)  route 2.844ns (46.342%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.653     2.947    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=6, routed)           0.750     4.215    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[1]
    SLICE_X40Y95         LUT1 (Prop_lut1_I0_O)        0.124     4.339 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/pwm_int1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.339    design_1_i/MD03ADRIVER_0/U0/U1/S[1]
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.979 r  design_1_i/MD03ADRIVER_0/U0/U1/pwm_int1__0_carry/O[3]
                         net (fo=1, routed)           0.580     5.559    design_1_i/MD03ADRIVER_0/U0/U1/pwm_int1__0_carry_n_4
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     6.263 r  design_1_i/MD03ADRIVER_0/U0/U1/pwm_int1__23_carry/CO[3]
                         net (fo=1, routed)           0.000     6.263    design_1_i/MD03ADRIVER_0/U0/U1/pwm_int1__23_carry_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.485 r  design_1_i/MD03ADRIVER_0/U0/U1/pwm_int1__23_carry__0/O[0]
                         net (fo=2, routed)           0.789     7.275    design_1_i/MD03ADRIVER_0/U0/U1/pwm_int1[8]
    SLICE_X44Y96         LUT4 (Prop_lut4_I0_O)        0.299     7.574 r  design_1_i/MD03ADRIVER_0/U0/U1/pwm_int0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.574    design_1_i/MD03ADRIVER_0/U0/U1/pwm_int0_carry__0_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     8.031 r  design_1_i/MD03ADRIVER_0/U0/U1/pwm_int0_carry__0/CO[1]
                         net (fo=1, routed)           0.724     8.755    design_1_i/MD03ADRIVER_0/U0/U1/pwm_int0_carry__0_n_2
    SLICE_X48Y100        LUT4 (Prop_lut4_I2_O)        0.329     9.084 r  design_1_i/MD03ADRIVER_0/U0/U1/pwm_int_i_1/O
                         net (fo=1, routed)           0.000     9.084    design_1_i/MD03ADRIVER_0/U0/U1/pwm_int_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/pwm_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.652    12.831    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/pwm_int_reg/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X48Y100        FDRE (Setup_fdre_C_D)        0.029    12.835    design_1_i/MD03ADRIVER_0/U0/U1/pwm_int_reg
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.740ns  (logic 1.939ns (33.781%)  route 3.801ns (66.219%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.685     6.050    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y92         LUT5 (Prop_lut5_I1_O)        0.154     6.204 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.711     6.915    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.327     7.242 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=12, routed)          0.880     8.122    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.246 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.525     8.771    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X40Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.479    12.658    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X40Y96         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.731ns (50.279%)  route 2.701ns (49.721%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.651     2.945    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/Q
                         net (fo=2, routed)           0.478     3.879    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.553 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.553    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.667 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.834     5.835    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.138 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.138    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.630 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.728     7.358    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.358     7.716 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.661     8.377    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X45Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[4]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.631    12.135    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.731ns (50.279%)  route 2.701ns (49.721%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.651     2.945    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/Q
                         net (fo=2, routed)           0.478     3.879    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.553 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.553    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.667 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.834     5.835    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.138 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.138    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.630 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.728     7.358    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.358     7.716 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.661     8.377    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X45Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[5]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.631    12.135    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.731ns (50.279%)  route 2.701ns (49.721%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.651     2.945    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]/Q
                         net (fo=2, routed)           0.478     3.879    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[2]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.553 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.553    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.667 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.667    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.001 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.834     5.835    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.303     6.138 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.138    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     6.630 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.728     7.358    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.358     7.716 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.661     8.377    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X45Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[6]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X45Y95         FDRE (Setup_fdre_C_R)       -0.631    12.135    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  3.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.557     0.893    design_1_i/MD03ADRIVER_0/U0/U2/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.151    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]_i_1__0_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.403 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.403    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]_i_1__0_n_7
    SLICE_X45Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.911     1.277    design_1_i/MD03ADRIVER_0/U0/U2/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.312%)  route 0.123ns (46.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.552     0.888    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.123     1.152    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X42Y87         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.820     1.186    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y87         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.282     0.904    
    SLICE_X42Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.087    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.557     0.893    design_1_i/MD03ADRIVER_0/U0/U2/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.151    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]_i_1__0_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.414 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.414    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]_i_1__0_n_5
    SLICE_X45Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.911     1.277    design_1_i/MD03ADRIVER_0/U0/U2/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[10]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/dir_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.320%)  route 0.328ns (66.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.556     0.892    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           0.328     1.384    design_1_i/MD03ADRIVER_0/U0/U1/Q[1]
    SLICE_X44Y105        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/dir_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.910     1.276    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X44Y105        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/dir_int_reg/C
                         clock pessimism             -0.035     1.241    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)         0.070     1.311    design_1_i/MD03ADRIVER_0/U0/U1/dir_int_reg
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.531%)  route 0.169ns (54.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.169     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.557     0.893    design_1_i/MD03ADRIVER_0/U0/U2/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.151    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]_i_1__0_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.439 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.439    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]_i_1__0_n_4
    SLICE_X45Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.911     1.277    design_1_i/MD03ADRIVER_0/U0/U2/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[11]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U2/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.557     0.893    design_1_i/MD03ADRIVER_0/U0/U2/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.151    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.348 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.349    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[4]_i_1__0_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.439 r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.439    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[8]_i_1__0_n_6
    SLICE_X45Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.911     1.277    design_1_i/MD03ADRIVER_0/U0/U2/s00_axi_aclk
    SLICE_X45Y100        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U2/count_reg[9]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    design_1_i/MD03ADRIVER_0/U0/U2/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.168     1.201    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.166     1.219    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.570     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y87         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1186, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.052    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X41Y90    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X41Y90    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y90    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y92    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y92    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y92    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y90    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y98    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y98    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y86    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK



