
---------- Begin Simulation Statistics ----------
final_tick                                32413272500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   155993                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   994.45                       # Real time elapsed on the host
host_tick_rate                               32594040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032413                       # Number of seconds simulated
sim_ticks                                 32413272500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  86523613                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85011677                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.648265                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.648265                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7367004                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5669898                       # number of floating regfile writes
system.cpu.idleCycles                          133787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               586318                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11870103                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.645061                       # Inst execution rate
system.cpu.iew.exec_refs                     45406400                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13782998                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4022194                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34447160                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                941                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2517                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13983571                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           183956599                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31623402                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1202118                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             171470200                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  11792                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2418127                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 526989                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2435394                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1898                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       264568                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         321750                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 227365155                       # num instructions consuming a value
system.cpu.iew.wb_count                     170494342                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560575                       # average fanout of values written-back
system.cpu.iew.wb_producers                 127455331                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.630008                       # insts written-back per cycle
system.cpu.iew.wb_sent                      170895857                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                289706744                       # number of integer regfile reads
system.cpu.int_regfile_writes               137501262                       # number of integer regfile writes
system.cpu.ipc                               1.542578                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.542578                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2190271      1.27%      1.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             119552316     69.24%     70.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   77      0.00%     70.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43589      0.03%     70.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1679604      0.97%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1392      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9156      0.01%     71.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76680      0.04%     71.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20486      0.01%     71.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356834      1.94%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6341      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           35536      0.02%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          17740      0.01%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31771714     18.40%     91.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12698333      7.35%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           82379      0.05%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1129865      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              172672319                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7252549                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14090403                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6801443                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7126612                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2706906                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015677                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1019080     37.65%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    197      0.01%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1056      0.04%     37.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412784     15.25%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   39      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1263808     46.69%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8375      0.31%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               655      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              910      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              165936405                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          398734840                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    163692899                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         205660255                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  183955198                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 172672319                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1401                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        28828393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             80941                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            198                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     52756383                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      64692759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.669114                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.179586                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13070072     20.20%     20.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9949888     15.38%     35.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10768677     16.65%     52.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10736816     16.60%     68.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5712305      8.83%     77.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5568179      8.61%     86.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5674028      8.77%     95.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1462006      2.26%     97.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1750788      2.71%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        64692759                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.663605                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2936553                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1038741                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34447160                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13983571                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70470789                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         64826546                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1504                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91480                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        91525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          885                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       184072                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            885                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                17775999                       # Number of BP lookups
system.cpu.branchPred.condPredicted          12635122                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            525491                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9065762                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9061334                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.951157                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2331651                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22339                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12130                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10209                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1618                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        28822310                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            524751                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     60859753                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.548944                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.497901                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12326636     20.25%     20.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14221371     23.37%     43.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12724063     20.91%     64.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7137909     11.73%     76.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1394727      2.29%     78.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4154317      6.83%     85.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1320190      2.17%     87.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          871047      1.43%     88.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6709493     11.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     60859753                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6709493                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34176699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34176699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34176699                       # number of overall hits
system.cpu.dcache.overall_hits::total        34176699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       158738                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         158738                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       158738                       # number of overall misses
system.cpu.dcache.overall_misses::total        158738                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6654635494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6654635494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6654635494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6654635494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34335437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34335437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34335437                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34335437                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41922.132659                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41922.132659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41922.132659                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41922.132659                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27871                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               777                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              30                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.870013                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.566667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        71531                       # number of writebacks
system.cpu.dcache.writebacks::total             71531                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        68769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68769                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        68769                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68769                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89969                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89969                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4074350994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4074350994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4074350994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4074350994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45286.165168                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45286.165168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45286.165168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45286.165168                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89457                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20879621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20879621                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       118142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        118142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3724037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3724037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20997763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20997763                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31521.706929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31521.706929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        68758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        68758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1184764500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1184764500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002352                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23990.857363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23990.857363                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40596                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2930597994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2930597994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72189.328850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72189.328850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40585                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2889586494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2889586494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71198.385955                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71198.385955                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.452101                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34266668                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89969                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            380.871945                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.452101                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998930                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68760843                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68760843                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10072718                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27756046                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19014390                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7322616                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 526989                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8586759                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1705                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              192080955                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8754                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31621825                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13783011                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4370                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16767                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10735062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      122816776                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    17775999                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11405115                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      53421568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1057262                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  968                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6454                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10449669                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 75107                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           64692759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.054607                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.497659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32629088     50.44%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1299108      2.01%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3252539      5.03%     57.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1769720      2.74%     60.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1473888      2.28%     62.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2206750      3.41%     65.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3995709      6.18%     72.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   933592      1.44%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 17132365     26.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             64692759                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.274209                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.894544                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10446127                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10446127                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10446127                       # number of overall hits
system.cpu.icache.overall_hits::total        10446127                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3541                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3541                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3541                       # number of overall misses
system.cpu.icache.overall_misses::total          3541                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    210207500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210207500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210207500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210207500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10449668                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10449668                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10449668                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10449668                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000339                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000339                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000339                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000339                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59363.880260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59363.880260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59363.880260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59363.880260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          452                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2068                       # number of writebacks
system.cpu.icache.writebacks::total              2068                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          963                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          963                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          963                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          963                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2578                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160733000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160733000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000247                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62347.944143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62347.944143                       # average overall mshr miss latency
system.cpu.icache.replacements                   2068                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10446127                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10446127                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3541                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3541                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210207500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10449668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10449668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000339                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000339                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59363.880260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59363.880260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          963                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160733000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160733000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000247                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62347.944143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62347.944143                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.619203                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10448705                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4053.027541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.619203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20901914                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20901914                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10450730                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1391                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10621082                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4895173                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses               112138                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1898                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 645906                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  32413272500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 526989                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13152657                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6998100                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13058                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23108349                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20893606                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              189075494                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 17596                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7328951                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10059398                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3936909                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              39                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           250219666                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   517712021                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                321146555                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7559391                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 38469409                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     761                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  37717813                       # count of insts added to the skid buffer
system.cpu.rob.reads                        238088168                       # The number of ROB reads
system.cpu.rob.writes                       371739094                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                42020                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42488                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 468                       # number of overall hits
system.l2.overall_hits::.cpu.data               42020                       # number of overall hits
system.l2.overall_hits::total                   42488                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47949                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50056                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2107                       # number of overall misses
system.l2.overall_misses::.cpu.data             47949                       # number of overall misses
system.l2.overall_misses::total                 50056                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151777000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3487205000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3638982000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151777000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3487205000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3638982000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2575                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                92544                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2575                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               92544                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.818252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.532950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.540889                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.818252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.532950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.540889                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72034.646417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72727.377005                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72698.217996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72034.646417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72727.377005                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72698.217996                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31279                       # number of writebacks
system.l2.writebacks::total                     31279                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50056                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50056                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130248750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2997216750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3127465500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130248750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2997216750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3127465500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.532950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.540889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.532950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.540889                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62508.430833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62479.333147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62508.430833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62479.333147                       # average overall mshr miss latency
system.l2.replacements                          42308                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        71531                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            71531                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        71531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        71531                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2062                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2062                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2062                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2062                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1769                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1769                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2807647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2807647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72330.357833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72330.357833                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2410815250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2410815250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62107.201742                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62107.201742                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2575                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.818252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.818252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72034.646417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72034.646417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130248750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130248750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.818252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.818252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61817.157095                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61817.157095                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         40251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             40251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679557500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        49383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         49383                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.184922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.184922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74414.969339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74414.969339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.184922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.184922                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64213.918090                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64213.918090                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8102.539704                       # Cycle average of tags in use
system.l2.tags.total_refs                      184046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.644475                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.214739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       114.381859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7920.943105                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989080                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6896                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1522876                       # Number of tag accesses
system.l2.tags.data_accesses                  1522876                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002623102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1941                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1941                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137457                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29350                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31279                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50056                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31279                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50056                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.782071                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.948333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.840982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1930     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.46%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1941                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.103040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.096858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.464953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1846     95.11%     95.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.26%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               75      3.86%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1941                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3203584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     98.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     61.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32411798500                       # Total gap between requests
system.mem_ctrls.avgGap                     398497.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000384                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4160271.074141001794                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 94665418.309737160802                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61714965.682653613389                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2107                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47949                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31279                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60715500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1414948750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 786976022750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28816.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29509.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25159884.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3068736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3203584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2107                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47949                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50056                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4160271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     94675291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         98835562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4160271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4160271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     61760379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        61760379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     61760379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4160271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     94675291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       160595941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50051                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31256                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3259                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3103                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1984                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               537208000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250255000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1475664250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10733.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29483.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40053                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28259                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.02                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.460520                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   207.958095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   404.897867                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5704     43.90%     43.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1551     11.94%     55.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          636      4.89%     60.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          565      4.35%     65.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          551      4.24%     69.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          293      2.25%     71.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          283      2.18%     73.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          254      1.95%     75.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3157     24.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3203264                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000384                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               98.825689                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.714966                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50458380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26819265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187396440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83582640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2558131680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3731629830                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9304271520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15942289755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.844498                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24126648500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1082120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7204504000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42325920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22492965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169967700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79573680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2558131680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3130542600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9810450240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15813484785                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.870664                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  25455482500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1082120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5875670000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11239                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31279                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38817                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11239                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141536                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141536                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141536                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5205440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5205440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5205440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50056                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50056    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50056                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54149000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62570000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             51961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       102810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40586                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        49383                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7221                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       269395                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                276616                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10336000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10633152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42311                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006748                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081869                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133945     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    910      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134855                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  32413272500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          165635000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3868497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134953500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
