Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: IF_analysis.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "IF_analysis.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "IF_analysis"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : IF_analysis
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/PLL.vhd" into library work
Parsing entity <PLL>.
Parsing architecture <xilinx> of entity <pll>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/spi.vhd" into library work
Parsing entity <spi>.
Parsing architecture <spi_a> of entity <spi>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/WindowingMult.vhd" into library work
Parsing entity <WindowingMult>.
Parsing architecture <WindowingMult_a> of entity <windowingmult>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/spi.vhd" into library work
Parsing entity <spi_slave>.
Parsing architecture <Behavioral> of entity <spi_slave>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/SingleBinFFT.vhd" into library work
Parsing entity <SingleBinFFT>.
Parsing architecture <Behavioral> of entity <singlebinfft>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/ADCSynchronizer.vhd" into library work
Parsing entity <ADCSynchronizer>.
Parsing architecture <Behavioral> of entity <adcsynchronizer>.
Parsing VHDL file "/home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis.vhd" into library work
Parsing entity <IF_analysis>.
Parsing architecture <Behavioral> of entity <if_analysis>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <IF_analysis> (architecture <Behavioral>) from library <work>.

Elaborating entity <PLL> (architecture <xilinx>) from library <work>.

Elaborating entity <ADCSynchronizer> (architecture <Behavioral>) from library <work>.

Elaborating entity <SingleBinFFT> (architecture <Behavioral>) from library <work>.

Elaborating entity <WindowingMult> (architecture <WindowingMult_a>) from library <work>.

Elaborating entity <spi_slave> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <spi> (architecture <spi_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <IF_analysis>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis.vhd".
INFO:Xst:3210 - "/home/jan/Projekte/RFStuff/FPGA/ADC/IF_analysis.vhd" line 136: Output port <LOCKED> of the instance <your_instance_name> is unconnected or connected to loadless signal.
    Found 15-bit register for signal <mem_address>.
    Found 1-bit register for signal <mem_write>.
    Found 16-bit register for signal <mem_in>.
    Found 1-bit register for signal <write_not_read>.
    Found 1-bit register for signal <fft_active>.
    Found 16-bit register for signal <window_inc>.
    Found 32-bit register for signal <fft_points>.
    Found 16-bit register for signal <spi_in>.
    Found 1-bit register for signal <first>.
    Found 15-bit adder for signal <mem_address[14]_GND_4_o_add_15_OUT> created at line 1241.
    Found 16-bit 13-to-1 multiplexer for signal <_n0155> created at line 242.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <IF_analysis> synthesized.

Synthesizing Unit <PLL>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/ipcore_dir/PLL.vhd".
    Summary:
	no macro.
Unit <PLL> synthesized.

Synthesizing Unit <ADCSynchronizer>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/ADCSynchronizer.vhd".
    Found 1-bit register for signal <last_clk>.
    Found 1-bit register for signal <new_clk>.
    Found 1-bit register for signal <xfer_pipe>.
    Found 1-bit register for signal <NEW_SAMPLE>.
    Found 14-bit register for signal <DATA_OUT>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <ADCSynchronizer> synthesized.

Synthesizing Unit <SingleBinFFT>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/SingleBinFFT.vhd".
    Found 64-bit register for signal <OUT_REAL>.
    Found 64-bit register for signal <OUT_IMAG>.
    Found 16-bit register for signal <window_address_cnt>.
    Found 16-bit register for signal <WINDOW_ADDRESS>.
    Found 1-bit register for signal <BUSY>.
    Found 14-bit register for signal <mult_a>.
    Found 16-bit register for signal <mult_b>.
    Found 1-bit register for signal <pipe_level>.
    Found 64-bit register for signal <sum_real>.
    Found 64-bit register for signal <sum_imag>.
    Found 32-bit register for signal <pnt_cnt>.
    Found 16-bit adder for signal <window_address_cnt[15]_GND_16_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <WINDOW_ADDRESS[15]_GND_16_o_add_3_OUT> created at line 1241.
    Found 64-bit adder for signal <sum_imag[63]_windowed_data[29]_add_8_OUT> created at line 108.
    Found 32-bit adder for signal <pnt_cnt[31]_GND_16_o_add_9_OUT> created at line 1241.
    Found 1-bit adder for signal <pipe_level[0]_PWR_10_o_add_10_OUT<0>> created at line 1241.
    Found 64-bit subtractor for signal <sum_real[63]_unary_minus_8_OUT<63:0>> created at line 0.
    Found 32-bit comparator greater for signal <pnt_cnt[31]_NPOINTS[31]_LessThan_1_o> created at line 93
    Found 16-bit comparator greater for signal <window_address_cnt[15]_WINDOW_INC_DENOM[15]_LessThan_2_o> created at line 99
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 352 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <SingleBinFFT> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/jan/Projekte/RFStuff/FPGA/ADC/spi.vhd".
        W = 16
    Found 2-bit register for signal <spiSR>.
    Found 16-bit register for signal <miso_buffer>.
    Found 16-bit register for signal <mosi_buffer>.
    Found 1-bit register for signal <COMPLETE>.
    Found 1-bit register for signal <next_complete>.
    Found 16-bit register for signal <BUF_OUT>.
WARNING:Xst:737 - Found 1-bit latch for signal <PWR_14_o_CS_DLATCH_2_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <MISO> created at line 51
WARNING:Xst:737 - Found 1-bit latch for signal <miso_buffer[15]_CS_DLATCH_1_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  52 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   4 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <spi_slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 1-bit adder                                           : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 2
 32-bit adder                                          : 1
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Registers                                            : 31
 1-bit register                                        : 12
 14-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 9
 2-bit register                                        : 1
 32-bit register                                       : 2
 64-bit register                                       : 4
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 18
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 13-to-1 multiplexer                            : 1
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/spi.ngc>.
Reading core <ipcore_dir/WindowingMult.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <spi> for timing and area information for instance <memory>.
Loading core <WindowingMult> for timing and area information for instance <windowing_mult>.

Synthesizing (advanced) Unit <SingleBinFFT>.
The following registers are absorbed into counter <WINDOW_ADDRESS>: 1 register on signal <WINDOW_ADDRESS>.
The following registers are absorbed into counter <pipe_level_0>: 1 register on signal <pipe_level_0>.
The following registers are absorbed into counter <pnt_cnt>: 1 register on signal <pnt_cnt>.
The following registers are absorbed into counter <window_address_cnt>: 1 register on signal <window_address_cnt>.
Unit <SingleBinFFT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 1
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Counters                                             : 4
 1-bit up counter                                      : 1
 16-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 456
 Flip-Flops                                            : 456
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 40
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 18
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <IF_analysis> ...

Optimizing unit <ADCSynchronizer> ...

Optimizing unit <SingleBinFFT> ...
WARNING:Xst:2677 - Node <FFT/WINDOW_ADDRESS_15> of sequential type is unconnected in block <IF_analysis>.
WARNING:Xst:2677 - Node <FFT/WINDOW_ADDRESS_14> of sequential type is unconnected in block <IF_analysis>.
WARNING:Xst:2677 - Node <FFT/WINDOW_ADDRESS_13> of sequential type is unconnected in block <IF_analysis>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block IF_analysis, actual ratio is 14.
FlipFlop mem_address_14 has been replicated 2 time(s)
FlipFlop mem_address_2 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <IF_analysis> :
	Found 2-bit shift register for signal <ADC_input/new_clk>.
Unit <IF_analysis> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 519
 Flip-Flops                                            : 519
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : IF_analysis.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1113
#      GND                         : 3
#      INV                         : 75
#      LUT1                        : 71
#      LUT2                        : 86
#      LUT3                        : 14
#      LUT4                        : 267
#      LUT5                        : 36
#      LUT6                        : 131
#      MUXCY                       : 223
#      VCC                         : 3
#      XORCY                       : 204
# FlipFlops/Latches                : 524
#      FD                          : 21
#      FDE                         : 97
#      FDR                         : 53
#      FDRE                        : 350
#      FDSE                        : 1
#      LDC_1                       : 2
# RAMS                             : 8
#      RAMB16BWER                  : 7
#      RAMB8BWER                   : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 20
#      IBUF                        : 18
#      IBUFG                       : 1
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             523  out of  11440     4%  
 Number of Slice LUTs:                  681  out of   5720    11%  
    Number used as Logic:               680  out of   5720    11%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    875
   Number with an unused Flip Flop:     352  out of    875    40%  
   Number with an unused LUT:           194  out of    875    22%  
   Number of fully used LUT-FF pairs:   329  out of    875    37%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    102    19%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | DCM_SP:CLKFX           | 532   |
CS                                 | IBUF+BUFG              | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.356ns (Maximum Frequency: 88.058MHz)
   Minimum input arrival time before clock: 4.904ns
   Maximum output required time after clock: 4.433ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.356ns (frequency: 88.058MHz)
  Total number of paths / destination ports: 60233 / 1610
-------------------------------------------------------------------------
Delay:               5.451ns (Levels of Logic = 18)
  Source:            fft_points_0 (FF)
  Destination:       FFT/sum_imag_31 (FF)
  Source Clock:      CLK rising 2.1X
  Destination Clock: CLK rising 2.1X

  Data Path: fft_points_0 to FFT/sum_imag_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.931  fft_points_0 (fft_points_0)
     LUT4:I0->O            1   0.203   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<0> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<0> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<1> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<2> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<3> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<4> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<5> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<6> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<8> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<9> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<10> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<12> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<13> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<14> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<14>)
     MUXCY:CI->O          55   0.019   1.580  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15> (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>)
     INV:I->O             33   0.206   1.305  FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1_INV_0 (FFT/Mcompar_pnt_cnt[31]_NPOINTS[31]_LessThan_1_o_cy<15>_inv1)
     FDRE:CE                   0.322          FFT/sum_imag_0
    ----------------------------------------
    Total                      5.451ns (1.635ns logic, 3.816ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 172 / 172
-------------------------------------------------------------------------
Offset:              4.904ns (Levels of Logic = 2)
  Source:            CS (PAD)
  Destination:       SPI_interface/BUF_OUT_15 (FF)
  Destination Clock: CLK rising 2.1X

  Data Path: CS to SPI_interface/BUF_OUT_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           111   1.222   2.154  CS_IBUF (CS_IBUF)
     LUT4:I0->O           16   0.203   1.004  SPI_interface/_n0061_inv1 (SPI_interface/_n0061_inv)
     FDE:CE                    0.322          SPI_interface/BUF_OUT_0
    ----------------------------------------
    Total                      4.904ns (1.747ns logic, 3.157ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CS'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.558ns (Levels of Logic = 1)
  Source:            CS (PAD)
  Destination:       SPI_interface/miso_buffer[15]_CS_DLATCH_1_q (LATCH)
  Destination Clock: CS rising

  Data Path: CS to SPI_interface/miso_buffer[15]_CS_DLATCH_1_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           111   1.222   1.906  CS_IBUF (CS_IBUF)
     LDC_1:CLR                 0.430          SPI_interface/PWR_14_o_CS_DLATCH_2_q
    ----------------------------------------
    Total                      3.558ns (1.652ns logic, 1.906ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CS'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 2)
  Source:            SPI_interface/PWR_14_o_CS_DLATCH_2_q (LATCH)
  Destination:       MISO (PAD)
  Source Clock:      CS rising

  Data Path: SPI_interface/PWR_14_o_CS_DLATCH_2_q to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC_1:G->Q            1   0.498   0.579  SPI_interface/PWR_14_o_CS_DLATCH_2_q (SPI_interface/PWR_14_o_CS_DLATCH_2_q)
     INV:I->O              1   0.206   0.579  SPI_interface/PWR_14_o_CS_DLATCH_2_q_inv1_INV_0 (SPI_interface/PWR_14_o_CS_DLATCH_2_q_inv)
     OBUFT:T->O                2.571          MISO_OBUFT (MISO)
    ----------------------------------------
    Total                      4.433ns (3.275ns logic, 1.158ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.451|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CS
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.063|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.74 secs
 
--> 


Total memory usage is 417524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

