// Seed: 2799487655
module module_0 (
    output tri id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wor id_3,
    output tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    output tri id_7,
    output wire id_8,
    input wand id_9
    , id_15,
    output uwire id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13
);
  assign id_4 = -1'b0;
  wire id_16;
  ;
  wire id_17;
  always @(id_12) id_15 <= 1;
endmodule
module module_1 (
    output wand id_0,
    inout supply1 id_1,
    input supply0 id_2,
    output logic id_3
);
  always_latch @* id_3 = -1;
  wire id_5;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  parameter id_6 = 1'h0;
endmodule
