// Seed: 3105099195
module module_0 ();
  module_2 modCall_1 ();
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  final if (~id_4) $display(-1, "" - -1, id_4,);
  module_0 modCall_1 ();
endmodule
module module_2;
  tri1 id_1;
  initial id_2 = 1;
  assign id_1 = -1;
  logic [7:0][-1] id_3;
endmodule
