
---------- Begin Simulation Statistics ----------
final_tick                                31749387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    567                       # Simulator instruction rate (inst/s)
host_mem_usage                               10642900                       # Number of bytes of host memory used
host_op_rate                                      583                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24701.60                       # Real time elapsed on the host
host_tick_rate                                 820378                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14011665                       # Number of instructions simulated
sim_ops                                      14398821                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020265                       # Number of seconds simulated
sim_ticks                                 20264652500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.801552                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   54938                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                73445                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1040                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5316                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             69504                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9412                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11847                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2435                       # Number of indirect misses.
system.cpu.branchPred.lookups                  126082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21393                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1554                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      679966                       # Number of instructions committed
system.cpu.committedOps                        753997                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.849709                       # CPI: cycles per instruction
system.cpu.discardedOps                         16022                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             396460                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            174158                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            77729                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1681422                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.259760                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1022                       # number of quiesce instructions executed
system.cpu.numCycles                          2617671                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1022                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  449597     59.63%     59.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2156      0.29%     59.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::MemRead                 183424     24.33%     84.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                118820     15.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   753997                       # Class of committed instruction
system.cpu.quiesceCycles                     29805773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          936249                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              463144                       # Transaction distribution
system.membus.trans_dist::ReadResp             464069                       # Transaction distribution
system.membus.trans_dist::WriteReq             276393                       # Transaction distribution
system.membus.trans_dist::WriteResp            276393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          616                       # Transaction distribution
system.membus.trans_dist::CleanEvict              448                       # Transaction distribution
system.membus.trans_dist::ReadExReq               328                       # Transaction distribution
system.membus.trans_dist::ReadExResp              327                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            227                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           698                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           63                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1458746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1458746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1482643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       136116                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46830176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            741527                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005921                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  741501    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              741527                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2011578845                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20638625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              530062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4005250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17062410                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2871148314                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1141000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985047                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985047                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3018752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3144622                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     50077448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5299150500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          3472318                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          745                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4287572865                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2747607000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3234006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     16170028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2425504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3234006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     25063544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3234006                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2425504                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5659510                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3234006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     16170028                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5659510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5659510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     30723053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2425504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5659510                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8085014                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2425504                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       833964                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3259469                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2425504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8085014                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       833964                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11344483                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       462109                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       462109                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1458746                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       909111                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       909111    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       909111                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2185237595                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2577796000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1586826125                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12936022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     32340056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1632102204                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32340056                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32389403                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     64729459                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1619166181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45325426                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     32340056                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1696831663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29106051                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1565258718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    827905438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2422270207                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    886117539                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1507046617                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2393164156                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29106051                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2451376257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2334952055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4815434363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          227                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          253                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       716913                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        82113                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         799027                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       716913                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       716913                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       716913                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        82113                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        799027                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29556736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29638572                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17144320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       461824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              463108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          616                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267880                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        49347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1458536533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       833964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3155050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1462574895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1945457                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12936022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    827905438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3234006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            846020922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1945457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12985369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2286441971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3234006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       833964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3155050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2308595817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006372956750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      463109                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267880                       # Number of write requests accepted
system.mem_ctrls.readBursts                    463109                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     79                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15099335140                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2315150000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27253872640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32609.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58859.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       733                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   431991                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249407                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                463108                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267880                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.651373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.564729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.324313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1042      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1143      2.31%      4.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          705      1.42%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          664      1.34%      7.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1161      2.34%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          661      1.33%     10.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          630      1.27%     12.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          769      1.55%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42745     86.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     770.450915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    941.025574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           340     56.57%     56.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.17%     56.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.17%     56.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.50%     57.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           69     11.48%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.17%     69.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.17%     69.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.17%     69.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     29.95%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     445.732113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.746462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    494.158706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            316     52.58%     52.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      3.00%     55.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      1.00%     56.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.17%     56.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.17%     56.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      1.00%     57.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.17%     58.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      2.00%     60.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          240     39.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29633920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17144640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29638636                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17144320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1462.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       846.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1462.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    846.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20264766750                       # Total gap between requests
system.mem_ctrls.avgGap                      27722.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29551680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 49347.009528043964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1458287034.529706239700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 833964.461023943033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3158208.609794813674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2011778.884439296322                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12936022.465719556436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 827854906.468294978142                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3234005.616429889109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       461824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1000                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       966375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27193448530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18574895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40882840                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23260973190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3651630490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 374288467130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1939567240                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48318.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58882.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70093.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40882.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37761320.11                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    891511.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1427797.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1894108.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24437859.975000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17056410.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           842168550                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       372315414.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     193994513.999988                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     240922748.587530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     215253662.099997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1906149159.412447                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         94.062761                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11184485915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1096200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7985517585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2044                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1022                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18227985.812133                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    113015252.431672                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1022    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       106375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1022                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13120386000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18629001500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       249172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           249172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       249172                       # number of overall hits
system.cpu.icache.overall_hits::total          249172                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          227                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            227                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          227                       # number of overall misses
system.cpu.icache.overall_misses::total           227                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      9873750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9873750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9873750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9873750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       249399                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       249399                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       249399                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       249399                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000910                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000910                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000910                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000910                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43496.696035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43496.696035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43496.696035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43496.696035                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          227                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          227                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9511000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9511000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9511000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000910                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000910                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000910                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000910                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41898.678414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41898.678414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41898.678414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41898.678414                       # average overall mshr miss latency
system.cpu.icache.replacements                     82                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       249172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          249172                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          227                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           227                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9873750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9873750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       249399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       249399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000910                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43496.696035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43496.696035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          227                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9511000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9511000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000910                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41898.678414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41898.678414                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           388.516222                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1035078                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                82                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12622.902439                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   388.516222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.758821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.758821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            499025                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           499025                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       290713                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           290713                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       290713                       # number of overall hits
system.cpu.dcache.overall_hits::total          290713                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1318                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1318                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1318                       # number of overall misses
system.cpu.dcache.overall_misses::total          1318                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96010875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96010875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96010875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96010875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       292031                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       292031                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       292031                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       292031                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004513                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72845.883915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72845.883915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72845.883915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72845.883915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          616                       # number of writebacks
system.cpu.dcache.writebacks::total               616                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74694625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74694625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74694625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74694625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22463000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22463000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003513                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003513                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003513                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72801.778752                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72801.778752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72801.778752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72801.778752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.055096                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.055096                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       182400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          182400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           701                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52723875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52723875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       183101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       183101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75212.375178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75212.375178                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51535750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51535750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22463000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22463000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73833.452722                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73833.452722                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21703.381643                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21703.381643                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       108313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         108313                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          617                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43287000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43287000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       108930                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       108930                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005664                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005664                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70157.212318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70157.212318                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          328                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23158875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23158875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70606.326220                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70606.326220                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.522239                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               22604                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               982                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.018330                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.522239                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1169149                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1169149                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31749387500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                31750246250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    567                       # Simulator instruction rate (inst/s)
host_mem_usage                               10642900                       # Number of bytes of host memory used
host_op_rate                                      583                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24701.69                       # Real time elapsed on the host
host_tick_rate                                 820410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14012149                       # Number of instructions simulated
sim_ops                                      14399422                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020266                       # Number of seconds simulated
sim_ticks                                 20265511250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.746005                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   54957                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                73525                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1041                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5329                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             69521                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9412                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11847                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2435                       # Number of indirect misses.
system.cpu.branchPred.lookups                  126196                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   21427                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1554                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      680450                       # Number of instructions committed
system.cpu.committedOps                        754598                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.848990                       # CPI: cycles per instruction
system.cpu.discardedOps                         16067                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             396832                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            174306                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            77776                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1682094                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.259808                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1022                       # number of quiesce instructions executed
system.cpu.numCycles                          2619045                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1022                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  449944     59.63%     59.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2156      0.29%     59.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     59.91% # Class of committed instruction
system.cpu.op_class_0::MemRead                 183566     24.33%     84.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                118931     15.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   754598                       # Class of committed instruction
system.cpu.quiesceCycles                     29805773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          936951                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2339                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              463144                       # Transaction distribution
system.membus.trans_dist::ReadResp             464077                       # Transaction distribution
system.membus.trans_dist::WriteReq             276393                       # Transaction distribution
system.membus.trans_dist::WriteResp            276393                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          622                       # Transaction distribution
system.membus.trans_dist::CleanEvict              450                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              329                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           703                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23381                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1458746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1458746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1482670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       136948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46831200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            741537                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000035                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005921                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  741511    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      26      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              741537                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2011618845                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            20638625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              538640                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4005250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           17101910                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2871148314                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1156000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       587264                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       985047                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       985047                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        10108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2957312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      3018752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      3144622                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     47316992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     48300032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     50077448                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         5299150500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             26.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          3472318                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          745                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   4287572865                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         21.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2747607000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3233869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     16169343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2425401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3233869                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     25062481                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3233869                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2425401                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      5659270                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3233869                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     16169343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      5659270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5659270                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     30721751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2425401                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      5659270                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8084671                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2425401                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       833929                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3259331                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2425401                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8084671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       833929                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      11344002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       462109                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       462109                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       267264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       267264                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1447936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1458746                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     46333952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     46679532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       909111                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       909111    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       909111                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2185237595                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2577796000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1586758883                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     12935474                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     32338686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1632033043                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     32338686                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     32388031                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     64726716                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1619097569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     45323505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     32338686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1696759760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     49086464                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30539776                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     48496640                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       524288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8472576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       954368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5443584                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     29104817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1565192391                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    827870355                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2422167563                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    886079990                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1506982756                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2393062746                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     29104817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2451272380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2334853112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4815230309                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        14720                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1728                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16448                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        14720                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          230                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           27                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          257                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       726357                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        85268                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         811625                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       726357                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       726357                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       726357                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        85268                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        811625                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29556736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29638956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16777216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17144704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       461824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              463114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          622                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       262144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        49345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1458474728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       833929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3173865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1462531867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1964323                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     12935474                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    827870355                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3233869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            846004021                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1964323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     12984819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2286345083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3233869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       833929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3173865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2308535888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    723889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006372956750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              836167                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             285399                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      463114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     267886                       # Number of write requests accepted
system.mem_ctrls.readBursts                    463114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   267886                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     79                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15099389140                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2315175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27254057890                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32609.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58859.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       733                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   431994                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  249407                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                463113                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               267886                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  407863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.642636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   874.555274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.330379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1042      2.10%      2.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1143      2.31%      4.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          705      1.42%      5.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          664      1.34%      7.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1162      2.35%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          661      1.33%     10.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          630      1.27%     12.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          769      1.55%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42745     86.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49521                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     770.450915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    941.025574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           340     56.57%     56.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.17%     56.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.17%     56.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.50%     57.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           69     11.48%     68.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.17%     69.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.17%     69.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.17%     69.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     29.95%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            3      0.50%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     445.732113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    109.746462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    494.158706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            316     52.58%     52.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      3.00%     55.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             6      1.00%     56.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.17%     56.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.17%     56.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            6      1.00%     57.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.17%     58.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      2.00%     60.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          240     39.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29634240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17144640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29638956                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17144704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1462.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       846.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1462.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    846.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20265547000                       # Total gap between requests
system.mem_ctrls.avgGap                      27723.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29551680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16776192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 49344.918451045742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1458225239.691399335861                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 833929.121822673013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3173865.154771261849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2011693.635412232717                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 12935474.302430935204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 827819826.159085869789                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3233868.575607733801                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       461824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          622                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       262144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       966375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27193448530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18574895                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41068090                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  23260973190                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3651630490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 374288467130                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1939567240                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48318.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58882.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70093.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40863.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37397063.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    891511.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1427797.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1894108.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         24439340.250000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         17056754.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        842179462.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       372315414.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     193994513.999988                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     240945960.600030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     215253662.099997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1906185108.599947                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         94.060549                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11184485915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1096200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7986376335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2044                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1022                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     18227985.812133                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    113015252.431672                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1022    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       106375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545323500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1022                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     13121244750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  18629001500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       249347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           249347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       249347                       # number of overall hits
system.cpu.icache.overall_hits::total          249347                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          230                       # number of overall misses
system.cpu.icache.overall_misses::total           230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10007500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10007500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10007500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10007500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       249577                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       249577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       249577                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       249577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000922                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43510.869565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43510.869565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43510.869565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43510.869565                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      9640500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9640500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      9640500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9640500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000922                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000922                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000922                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000922                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41915.217391                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41915.217391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41915.217391                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41915.217391                       # average overall mshr miss latency
system.cpu.icache.replacements                     83                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       249347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          249347                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10007500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       249577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       249577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43510.869565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43510.869565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      9640500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9640500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000922                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41915.217391                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41915.217391                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           388.516436                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4665736                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               477                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9781.417191                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   388.516436                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.758821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.758821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            499384                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           499384                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       290974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           290974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       290974                       # number of overall hits
system.cpu.dcache.overall_hits::total          290974                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1325                       # number of overall misses
system.cpu.dcache.overall_misses::total          1325                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96653875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96653875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96653875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96653875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       292299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       292299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       292299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       292299                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004533                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004533                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004533                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72946.320755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72946.320755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72946.320755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72946.320755                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          622                       # number of writebacks
system.cpu.dcache.writebacks::total               622                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1032                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1032                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1032                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10164                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75180125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75180125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75180125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75180125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22463000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22463000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003531                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003531                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003531                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72848.958333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72848.958333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72848.958333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72848.958333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.055096                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.055096                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    989                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       182549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          182549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           707                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     53111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     53111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       183256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       183256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75121.640736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75121.640736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51868500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22463000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22463000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003836                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73781.650071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73781.650071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21703.381643                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21703.381643                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       108425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         108425                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          618                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     43542875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     43542875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       109043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       109043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70457.726537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70457.726537                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          329                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23311625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23311625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003017                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70856.003040                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70856.003040                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.522471                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              293553                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            195.832555                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.522471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985395                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1170228                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1170228                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  31750246250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
