// Seed: 321766089
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1
);
  reg id_2;
  assign id_2 = 1 && 1;
  generate
    initial id_2 <= 1;
  endgenerate
endmodule
