# system info DE4_QSYS on 2013.07.29.16:54:51
system_info:
name,value
DEVICE,EP4SGX230KF40C2
DEVICE_FAMILY,Stratix IV
GENERATION_ID,1375109580
#
#
# Files generated for DE4_QSYS on 2013.07.29.16:54:51
files:
filepath,kind,attributes,module,is_top
DE4_QSYS/simulation/DE4_QSYS.vhd,VHDL,,DE4_QSYS,true
DE4_QSYS/simulation/de4_qsys_nios2_qsys_jtag_debug_module_translator.vhd,VHDL,,DE4_QSYS,false
DE4_QSYS/simulation/de4_qsys_onchip_memory_s1_translator.vhd,VHDL,,DE4_QSYS,false
DE4_QSYS/simulation/de4_qsys_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,DE4_QSYS,false
DE4_QSYS/simulation/de4_qsys_mm_clock_crossing_bridge_io_s0_translator.vhd,VHDL,,DE4_QSYS,false
DE4_QSYS/simulation/de4_qsys_button_s1_translator.vhd,VHDL,,DE4_QSYS,false
DE4_QSYS/simulation/de4_qsys_timer_s1_translator.vhd,VHDL,,DE4_QSYS,false
DE4_QSYS/simulation/de4_qsys_sysid_control_slave_translator.vhd,VHDL,,DE4_QSYS,false
DE4_QSYS/simulation/de4_qsys_mem_if_ddr2_emif_avl_translator.vhd,VHDL,,DE4_QSYS,false
DE4_QSYS/simulation/submodules/DE4_QSYS_onchip_memory.hex,HEX,,DE4_QSYS_onchip_memory,false
DE4_QSYS/simulation/submodules/DE4_QSYS_onchip_memory.vhd,VHDL,,DE4_QSYS_onchip_memory,false
DE4_QSYS/simulation/submodules/DE4_QSYS_mem_if_ddr2_emif.vhd,VHDL,,DE4_QSYS_mem_if_ddr2_emif,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys.do,OTHER,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys.ocp,OTHER,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys.sdc,SDC,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys.vhd,VHDL_ENCRYPT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys.vho,VHDL,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_bht_ram.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_dc_tag_ram.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ic_tag_ram.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.vhd,VHDL,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.vhd,VHDL,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.vhd,VHDL,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_mult_cell.vhd,VHDL,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_ociram_default_contents.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.vhd,VHDL,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_a.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.dat,DAT,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.hex,HEX,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_rf_ram_b.mif,MIF,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_nios2_qsys_test_bench.vhd,VHDL,,DE4_QSYS_nios2_qsys,false
DE4_QSYS/simulation/submodules/DE4_QSYS_jtag_uart.vhd,VHDL,,DE4_QSYS_jtag_uart,false
DE4_QSYS/simulation/submodules/DE4_QSYS_jtag_uart_input_mutex.dat,OTHER,,DE4_QSYS_jtag_uart,false
DE4_QSYS/simulation/submodules/DE4_QSYS_jtag_uart_input_stream.dat,OTHER,,DE4_QSYS_jtag_uart,false
DE4_QSYS/simulation/submodules/DE4_QSYS_jtag_uart_output_stream.dat,OTHER,,DE4_QSYS_jtag_uart,false
DE4_QSYS/simulation/submodules/DE4_QSYS_sysid.vho,VHDL,,DE4_QSYS_sysid,false
DE4_QSYS/simulation/submodules/DE4_QSYS_timer.vhd,VHDL,,DE4_QSYS_timer,false
DE4_QSYS/simulation/submodules/DE4_QSYS_led.vhd,VHDL,,DE4_QSYS_led,false
DE4_QSYS/simulation/submodules/DE4_QSYS_button.vhd,VHDL,,DE4_QSYS_button,false
DE4_QSYS/simulation/submodules/DE4_QSYS_mm_clock_crossing_bridge_io.vho,VHDL,,DE4_QSYS_mm_clock_crossing_bridge_io,false
DE4_QSYS/simulation/submodules/DE4_QSYS_spi_2.vhd,VHDL,,DE4_QSYS_spi_2,false
DE4_QSYS/simulation/submodules/DE4_QSYS_no_of_cam_channels.vhd,VHDL,,DE4_QSYS_no_of_cam_channels,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DE4_QSYS.onchip_memory,DE4_QSYS_onchip_memory
DE4_QSYS.mem_if_ddr2_emif,DE4_QSYS_mem_if_ddr2_emif
DE4_QSYS.mem_if_ddr2_emif.pll0,DE4_QSYS_mem_if_ddr2_emif_pll0
DE4_QSYS.mem_if_ddr2_emif.p0,DE4_QSYS_mem_if_ddr2_emif_p0
DE4_QSYS.mem_if_ddr2_emif.m0,afi_mux_ddrx
DE4_QSYS.mem_if_ddr2_emif.s0,DE4_QSYS_mem_if_ddr2_emif_s0
DE4_QSYS.mem_if_ddr2_emif.c0,DE4_QSYS_mem_if_ddr2_emif_c0
DE4_QSYS.mem_if_ddr2_emif.oct0,altera_mem_if_oct_stratixiv
DE4_QSYS.mem_if_ddr2_emif.dll0,altera_mem_if_dll_stratixiv
DE4_QSYS.nios2_qsys,DE4_QSYS_nios2_qsys
DE4_QSYS.jtag_uart,DE4_QSYS_jtag_uart
DE4_QSYS.sysid,DE4_QSYS_sysid
DE4_QSYS.timer,DE4_QSYS_timer
DE4_QSYS.led,DE4_QSYS_led
DE4_QSYS.button,DE4_QSYS_button
DE4_QSYS.mm_clock_crossing_bridge_io,DE4_QSYS_mm_clock_crossing_bridge_io
DE4_QSYS.spi_2,DE4_QSYS_spi_2
DE4_QSYS.spi_1,DE4_QSYS_spi_2
DE4_QSYS.no_of_cam_channels,DE4_QSYS_no_of_cam_channels
DE4_QSYS.cmv_master_interface_0,DE4_QSYS_cmv_master_interface_0
DE4_QSYS.dvi_master_interface_0,DE4_QSYS_dvi_master_interface_0
DE4_QSYS.nios2_qsys_instruction_master_translator,DE4_QSYS_nios2_qsys_instruction_master_translator
DE4_QSYS.nios2_qsys_data_master_translator,DE4_QSYS_nios2_qsys_data_master_translator
DE4_QSYS.mm_clock_crossing_bridge_io_m0_translator,DE4_QSYS_mm_clock_crossing_bridge_io_m0_translator
DE4_QSYS.dvi_master_interface_0_avalon_master_translator,DE4_QSYS_dvi_master_interface_0_avalon_master_translator
DE4_QSYS.cmv_master_interface_0_avalon_master_translator,DE4_QSYS_cmv_master_interface_0_avalon_master_translator
DE4_QSYS.nios2_qsys_jtag_debug_module_translator,altera_merlin_slave_translator
DE4_QSYS.onchip_memory_s1_translator,altera_merlin_slave_translator
DE4_QSYS.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
DE4_QSYS.mm_clock_crossing_bridge_io_s0_translator,altera_merlin_slave_translator
DE4_QSYS.button_s1_translator,altera_merlin_slave_translator
DE4_QSYS.led_s1_translator,altera_merlin_slave_translator
DE4_QSYS.timer_s1_translator,altera_merlin_slave_translator
DE4_QSYS.spi_2_spi_control_port_translator,altera_merlin_slave_translator
DE4_QSYS.sysid_control_slave_translator,altera_merlin_slave_translator
DE4_QSYS.mem_if_ddr2_emif_avl_translator,altera_merlin_slave_translator
DE4_QSYS.spi_1_spi_control_port_translator,altera_merlin_slave_translator
DE4_QSYS.no_of_cam_channels_s1_translator,altera_merlin_slave_translator
DE4_QSYS.nios2_qsys_jtag_debug_module_translator,altera_merlin_slave_translator
DE4_QSYS.onchip_memory_s1_translator,altera_merlin_slave_translator
DE4_QSYS.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
DE4_QSYS.mm_clock_crossing_bridge_io_s0_translator,altera_merlin_slave_translator
DE4_QSYS.button_s1_translator,altera_merlin_slave_translator
DE4_QSYS.timer_s1_translator,altera_merlin_slave_translator
DE4_QSYS.sysid_control_slave_translator,altera_merlin_slave_translator
DE4_QSYS.mem_if_ddr2_emif_avl_translator,altera_merlin_slave_translator
DE4_QSYS.nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent,DE4_QSYS_nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent
DE4_QSYS.nios2_qsys_data_master_translator_avalon_universal_master_0_agent,DE4_QSYS_nios2_qsys_data_master_translator_avalon_universal_master_0_agent
DE4_QSYS.mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent,DE4_QSYS_mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent
DE4_QSYS.dvi_master_interface_0_avalon_master_translator_avalon_universal_master_0_agent,DE4_QSYS_dvi_master_interface_0_avalon_master_translator_avalon_universal_master_0_agent
DE4_QSYS.cmv_master_interface_0_avalon_master_translator_avalon_universal_master_0_agent,DE4_QSYS_cmv_master_interface_0_avalon_master_translator_avalon_universal_master_0_agent
DE4_QSYS.nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent
DE4_QSYS.nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.button_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.spi_2_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.spi_1_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.no_of_cam_channels_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.onchip_memory_s1_translator_avalon_universal_slave_0_agent,DE4_QSYS_onchip_memory_s1_translator_avalon_universal_slave_0_agent
DE4_QSYS.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,DE4_QSYS_jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
DE4_QSYS.mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent,DE4_QSYS_mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent
DE4_QSYS.mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.button_s1_translator_avalon_universal_slave_0_agent,DE4_QSYS_button_s1_translator_avalon_universal_slave_0_agent
DE4_QSYS.button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.spi_2_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.spi_1_spi_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.no_of_cam_channels_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_button_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.led_s1_translator_avalon_universal_slave_0_agent,DE4_QSYS_led_s1_translator_avalon_universal_slave_0_agent
DE4_QSYS.timer_s1_translator_avalon_universal_slave_0_agent,DE4_QSYS_timer_s1_translator_avalon_universal_slave_0_agent
DE4_QSYS.spi_2_spi_control_port_translator_avalon_universal_slave_0_agent,DE4_QSYS_spi_2_spi_control_port_translator_avalon_universal_slave_0_agent
DE4_QSYS.sysid_control_slave_translator_avalon_universal_slave_0_agent,DE4_QSYS_sysid_control_slave_translator_avalon_universal_slave_0_agent
DE4_QSYS.mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent,DE4_QSYS_mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent
DE4_QSYS.mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo,DE4_QSYS_mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo
DE4_QSYS.mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo,DE4_QSYS_mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo
DE4_QSYS.spi_1_spi_control_port_translator_avalon_universal_slave_0_agent,DE4_QSYS_spi_1_spi_control_port_translator_avalon_universal_slave_0_agent
DE4_QSYS.no_of_cam_channels_s1_translator_avalon_universal_slave_0_agent,DE4_QSYS_no_of_cam_channels_s1_translator_avalon_universal_slave_0_agent
DE4_QSYS.addr_router,DE4_QSYS_addr_router
DE4_QSYS.addr_router_001,DE4_QSYS_addr_router_001
DE4_QSYS.addr_router_002,DE4_QSYS_addr_router_002
DE4_QSYS.addr_router_003,DE4_QSYS_addr_router_003
DE4_QSYS.addr_router_004,DE4_QSYS_addr_router_004
DE4_QSYS.id_router,DE4_QSYS_id_router
DE4_QSYS.id_router_001,DE4_QSYS_id_router
DE4_QSYS.id_router_002,DE4_QSYS_id_router_002
DE4_QSYS.id_router_003,DE4_QSYS_id_router_002
DE4_QSYS.id_router_004,DE4_QSYS_id_router_004
DE4_QSYS.id_router_005,DE4_QSYS_id_router_004
DE4_QSYS.id_router_006,DE4_QSYS_id_router_004
DE4_QSYS.id_router_007,DE4_QSYS_id_router_004
DE4_QSYS.id_router_008,DE4_QSYS_id_router_004
DE4_QSYS.id_router_010,DE4_QSYS_id_router_004
DE4_QSYS.id_router_011,DE4_QSYS_id_router_004
DE4_QSYS.id_router_009,DE4_QSYS_id_router_009
DE4_QSYS.limiter,DE4_QSYS_limiter
DE4_QSYS.limiter_001,DE4_QSYS_limiter_001
DE4_QSYS.limiter_002,DE4_QSYS_limiter_002
DE4_QSYS.burst_adapter,DE4_QSYS_burst_adapter
DE4_QSYS.burst_adapter_001,DE4_QSYS_burst_adapter
DE4_QSYS.burst_adapter_002,DE4_QSYS_burst_adapter_002
DE4_QSYS.burst_adapter_003,DE4_QSYS_burst_adapter_002
DE4_QSYS.burst_adapter_004,DE4_QSYS_burst_adapter_002
DE4_QSYS.burst_adapter_005,DE4_QSYS_burst_adapter_002
DE4_QSYS.burst_adapter_006,DE4_QSYS_burst_adapter_002
DE4_QSYS.burst_adapter_007,DE4_QSYS_burst_adapter_002
DE4_QSYS.burst_adapter_008,DE4_QSYS_burst_adapter_002
DE4_QSYS.burst_adapter_009,DE4_QSYS_burst_adapter_002
DE4_QSYS.burst_adapter_010,DE4_QSYS_burst_adapter_002
DE4_QSYS.rst_controller,DE4_QSYS_rst_controller
DE4_QSYS.rst_controller_001,DE4_QSYS_rst_controller
DE4_QSYS.rst_controller_002,DE4_QSYS_rst_controller
DE4_QSYS.cmd_xbar_demux,DE4_QSYS_cmd_xbar_demux
DE4_QSYS.cmd_xbar_demux_001,DE4_QSYS_cmd_xbar_demux_001
DE4_QSYS.cmd_xbar_demux_002,DE4_QSYS_cmd_xbar_demux_002
DE4_QSYS.cmd_xbar_demux_003,DE4_QSYS_cmd_xbar_demux_003
DE4_QSYS.rsp_xbar_demux_002,DE4_QSYS_cmd_xbar_demux_003
DE4_QSYS.rsp_xbar_demux_003,DE4_QSYS_cmd_xbar_demux_003
DE4_QSYS.cmd_xbar_demux_004,DE4_QSYS_cmd_xbar_demux_004
DE4_QSYS.cmd_xbar_mux,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_001,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_004,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_005,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_006,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_007,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_008,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_010,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_011,DE4_QSYS_cmd_xbar_mux
DE4_QSYS.cmd_xbar_mux_009,DE4_QSYS_cmd_xbar_mux_009
DE4_QSYS.rsp_xbar_demux,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_001,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_004,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_005,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_006,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_007,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_008,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_010,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_011,DE4_QSYS_rsp_xbar_demux
DE4_QSYS.rsp_xbar_demux_009,DE4_QSYS_rsp_xbar_demux_009
DE4_QSYS.rsp_xbar_mux,DE4_QSYS_rsp_xbar_mux
DE4_QSYS.rsp_xbar_mux_001,DE4_QSYS_rsp_xbar_mux_001
DE4_QSYS.rsp_xbar_mux_002,DE4_QSYS_rsp_xbar_mux_002
DE4_QSYS.width_adapter,DE4_QSYS_width_adapter
DE4_QSYS.width_adapter_001,DE4_QSYS_width_adapter
DE4_QSYS.width_adapter_002,DE4_QSYS_width_adapter_002
DE4_QSYS.width_adapter_003,DE4_QSYS_width_adapter_003
DE4_QSYS.width_adapter_004,DE4_QSYS_width_adapter_003
DE4_QSYS.width_adapter_005,DE4_QSYS_width_adapter_005
DE4_QSYS.crosser,DE4_QSYS_crosser
DE4_QSYS.crosser_001,DE4_QSYS_crosser
DE4_QSYS.crosser_002,DE4_QSYS_crosser
DE4_QSYS.crosser_003,DE4_QSYS_crosser
DE4_QSYS.crosser_004,DE4_QSYS_crosser
DE4_QSYS.crosser_005,DE4_QSYS_crosser
DE4_QSYS.crosser_006,DE4_QSYS_crosser
DE4_QSYS.crosser_007,DE4_QSYS_crosser
DE4_QSYS.crosser_008,DE4_QSYS_crosser
DE4_QSYS.crosser_009,DE4_QSYS_crosser
DE4_QSYS.crosser_010,DE4_QSYS_crosser
DE4_QSYS.crosser_011,DE4_QSYS_crosser
DE4_QSYS.crosser_012,DE4_QSYS_crosser
DE4_QSYS.crosser_013,DE4_QSYS_crosser
DE4_QSYS.crosser_014,DE4_QSYS_crosser
DE4_QSYS.crosser_015,DE4_QSYS_crosser
DE4_QSYS.crosser_016,DE4_QSYS_crosser
DE4_QSYS.crosser_017,DE4_QSYS_crosser
DE4_QSYS.crosser_018,DE4_QSYS_crosser
DE4_QSYS.crosser_019,DE4_QSYS_crosser
DE4_QSYS.crosser_020,DE4_QSYS_crosser
DE4_QSYS.crosser_021,DE4_QSYS_crosser
DE4_QSYS.crosser_022,DE4_QSYS_crosser
DE4_QSYS.crosser_023,DE4_QSYS_crosser
DE4_QSYS.crosser_024,DE4_QSYS_crosser
DE4_QSYS.crosser_025,DE4_QSYS_crosser
DE4_QSYS.crosser_026,DE4_QSYS_crosser
DE4_QSYS.crosser_027,DE4_QSYS_crosser
DE4_QSYS.crosser_028,DE4_QSYS_crosser
DE4_QSYS.crosser_029,DE4_QSYS_crosser
DE4_QSYS.irq_mapper,DE4_QSYS_irq_mapper
DE4_QSYS.irq_synchronizer,DE4_QSYS_irq_synchronizer
DE4_QSYS.irq_synchronizer_001,DE4_QSYS_irq_synchronizer
DE4_QSYS.irq_synchronizer_002,DE4_QSYS_irq_synchronizer
