// Seed: 3758002717
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter integer id_4 = id_4 == id_4 != -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  initial
  `define pp_13 0
  final id_11 <= id_5;
  wire id_14;
  assign `pp_13 = id_6;
  module_0 modCall_1 (
      id_12,
      id_7,
      id_10
  );
  wire id_15, id_16;
endmodule
