{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "MMU": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../hardware/MMU/MMU.v:1.1-42.10"
      },
      "ports": {
        "uart_busy": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "addr": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ]
        },
        "data_from_ram": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ]
        },
        "data_from_cpu": {
          "direction": "input",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "mem_read_cpu": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "mem_write_cpu": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "ram_read": {
          "direction": "output",
          "bits": [ 101 ]
        },
        "ram_write": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "data_to_ram": {
          "direction": "output",
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
        },
        "data_to_cpu": {
          "direction": "output",
          "bits": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ]
        },
        "uart_write": {
          "direction": "output",
          "bits": [ 135 ]
        }
      },
      "cells": {
        "$eq$../hardware/MMU/MMU.v:16$4": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:16.26-16.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 136 ]
          }
        },
        "$ge$../hardware/MMU/MMU.v:15$1": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:15.20-15.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 137 ]
          }
        },
        "$le$../hardware/MMU/MMU.v:15$2": {
          "hide_name": 1,
          "type": "$le",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:15.46-15.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 138 ]
          }
        },
        "$logic_and$../hardware/MMU/MMU.v:15$3": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:15.19-15.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 137 ],
            "B": [ 138 ],
            "Y": [ 139 ]
          }
        },
        "$logic_and$../hardware/MMU/MMU.v:19$6": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:19.23-19.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 99 ],
            "B": [ 139 ],
            "Y": [ 101 ]
          }
        },
        "$logic_and$../hardware/MMU/MMU.v:20$7": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:20.24-20.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 139 ],
            "Y": [ 102 ]
          }
        },
        "$logic_and$../hardware/MMU/MMU.v:24$11": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:24.25-24.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140 ],
            "B": [ 141 ],
            "Y": [ 135 ]
          }
        },
        "$logic_and$../hardware/MMU/MMU.v:24$9": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:24.25-24.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 100 ],
            "B": [ 136 ],
            "Y": [ 140 ]
          }
        },
        "$logic_not$../hardware/MMU/MMU.v:24$10": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "../hardware/MMU/MMU.v:24.58-24.68"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "Y": [ 141 ]
          }
        },
        "$procmux$29": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "../hardware/MMU/MMU.v:32.13-32.21|../hardware/MMU/MMU.v:32.9-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
            "S": [ 101 ],
            "Y": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ]
          }
        }
      },
      "netnames": {
        "$ge$../hardware/MMU/MMU.v:15$1_Y": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:15.20-15.40"
          }
        },
        "$le$../hardware/MMU/MMU.v:15$2_Y": {
          "hide_name": 1,
          "bits": [ 138 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:15.46-15.66"
          }
        },
        "$logic_and$../hardware/MMU/MMU.v:24$9_Y": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:24.25-24.54"
          }
        },
        "$logic_not$../hardware/MMU/MMU.v:24$10_Y": {
          "hide_name": 1,
          "bits": [ 141 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:24.58-24.68"
          }
        },
        "addr": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:3.19-3.23"
          }
        },
        "data_from_cpu": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:5.19-5.32"
          }
        },
        "data_from_ram": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:4.19-4.32"
          }
        },
        "data_to_cpu": {
          "hide_name": 0,
          "bits": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:11.19-11.30"
          }
        },
        "data_to_cpu_r": {
          "hide_name": 0,
          "bits": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:26.16-26.29"
          }
        },
        "data_to_ram": {
          "hide_name": 0,
          "bits": [ 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:10.19-10.30"
          }
        },
        "is_ram": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:15.10-15.16"
          }
        },
        "is_uart_data": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:16.10-16.22"
          }
        },
        "mem_read_cpu": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:6.19-6.31"
          }
        },
        "mem_write_cpu": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:7.19-7.32"
          }
        },
        "ram_read": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:8.19-8.27"
          }
        },
        "ram_write": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:9.19-9.28"
          }
        },
        "uart_busy": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:2.11-2.20"
          }
        },
        "uart_write": {
          "hide_name": 0,
          "bits": [ 135 ],
          "attributes": {
            "src": "../hardware/MMU/MMU.v:12.19-12.29"
          }
        }
      }
    }
  }
}
