

================================================================
== Vivado HLS Report for 'column_filter'
================================================================
* Date:           Wed Dec  5 01:56:10 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haaris
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  109|  68381|  109|  68381|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- loop_height  |  108|  68380| 12 ~ 260 |          -|          -| 9 ~ 263 |    no    |
        | + loop_width  |    9|    257|         3|          1|          1| 8 ~ 256 |    yes   |
        +---------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    2076|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     273|     105|
|Memory           |        7|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     240|
|Register         |        -|      -|     736|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        7|      0|    1009|    2421|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------------+---------+-------+----+----+
    |Haaris_Core_mux_7Ffa_U199  |Haaris_Core_mux_7Ffa  |        0|      0|  39|  15|
    |Haaris_Core_mux_7Ffa_U200  |Haaris_Core_mux_7Ffa  |        0|      0|  39|  15|
    |Haaris_Core_mux_7Ffa_U201  |Haaris_Core_mux_7Ffa  |        0|      0|  39|  15|
    |Haaris_Core_mux_7Ffa_U202  |Haaris_Core_mux_7Ffa  |        0|      0|  39|  15|
    |Haaris_Core_mux_7Ffa_U203  |Haaris_Core_mux_7Ffa  |        0|      0|  39|  15|
    |Haaris_Core_mux_7Ffa_U204  |Haaris_Core_mux_7Ffa  |        0|      0|  39|  15|
    |Haaris_Core_mux_7Ffa_U205  |Haaris_Core_mux_7Ffa  |        0|      0|  39|  15|
    +---------------------------+----------------------+---------+-------+----+----+
    |Total                      |                      |        0|      0| 273| 105|
    +---------------------------+----------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_7_V_U   |column_filter_k_byd2  |        1|  0|   0|   256|   35|     1|         8960|
    |k_buf_0_val_8_V_U   |column_filter_k_byd2  |        1|  0|   0|   256|   35|     1|         8960|
    |k_buf_0_val_9_V_U   |column_filter_k_byd2  |        1|  0|   0|   256|   35|     1|         8960|
    |k_buf_0_val_10_V_U  |column_filter_k_byd2  |        1|  0|   0|   256|   35|     1|         8960|
    |k_buf_0_val_11_V_U  |column_filter_k_byd2  |        1|  0|   0|   256|   35|     1|         8960|
    |k_buf_0_val_12_V_U  |column_filter_k_byd2  |        1|  0|   0|   256|   35|     1|         8960|
    |k_buf_0_val_13_V_U  |column_filter_k_byd2  |        1|  0|   0|   256|   35|     1|         8960|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                      |        7|  0|   0|  1792|  245|     7|        62720|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |addconv_i_fu_1034_p2              |     +    |      0|  0|  43|          36|          36|
    |i_V_fu_397_p2                     |     +    |      0|  0|  39|          32|           1|
    |index_fu_344_p2                   |     +    |      0|  0|  39|          32|           4|
    |j_V_fu_900_p2                     |     +    |      0|  0|  39|          32|           1|
    |p_Val2_14_0_3_i_fu_1062_p2        |     +    |      0|  0|  44|          37|          37|
    |p_Val2_14_0_6_i_fu_1177_p2        |     +    |      0|  0|  35|          38|          38|
    |p_assign_3_0_1_i_fu_464_p2        |     +    |      0|  0|  39|           3|          32|
    |p_assign_3_0_2_i_fu_510_p2        |     +    |      0|  0|  39|           3|          32|
    |p_assign_3_0_3_i_fu_556_p2        |     +    |      0|  0|  39|           4|          32|
    |p_assign_3_0_4_i_fu_602_p2        |     +    |      0|  0|  39|           4|          32|
    |p_assign_3_0_5_i_fu_648_p2        |     +    |      0|  0|  39|           4|          32|
    |p_assign_3_0_6_i_fu_694_p2        |     +    |      0|  0|  39|           4|          32|
    |tmp1_fu_1161_p2                   |     +    |      0|  0|  35|          38|          38|
    |tmp2_fu_1167_p2                   |     +    |      0|  0|  43|          36|          36|
    |tmp_10_i_fu_332_p2                |     +    |      0|  0|  39|          32|           3|
    |tmp_138_0_i_fu_418_p2             |     +    |      0|  0|  39|           2|          32|
    |tmp_fu_1052_p2                    |     +    |      0|  0|  43|          36|          36|
    |row_assign_7_0_1_i_fu_801_p2      |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_0_2_i_fu_818_p2      |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_0_3_i_fu_835_p2      |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_0_4_i_fu_852_p2      |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_0_5_i_fu_869_p2      |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_0_6_i_fu_886_p2      |     -    |      0|  0|  39|          32|          32|
    |row_assign_7_0_i_fu_784_p2        |     -    |      0|  0|  39|          32|          32|
    |tmp_11_i_fu_338_p2                |     -    |      0|  0|  39|          32|          32|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |or_cond_i1_0_1_i_fu_489_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i1_0_2_i_fu_535_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i1_0_3_i_fu_581_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i1_0_4_i_fu_627_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i1_0_5_i_fu_673_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i1_0_6_i_fu_719_p2        |    and   |      0|  0|   2|           1|           1|
    |or_cond_i1_0_i_fu_443_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond4_i_fu_392_p2             |   icmp   |      0|  0|  18|          32|          32|
    |exitcond5_i_fu_895_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_128_0_1_i_fu_746_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_128_0_2_i_fu_751_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_128_0_3_i_fu_756_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_128_0_4_i_fu_761_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_128_0_5_i_fu_766_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_128_0_6_i_fu_771_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_128_0_i_fu_740_p2             |   icmp   |      0|  0|  18|          32|           1|
    |tmp_13_i_fu_403_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_0_1_i_fu_484_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_0_2_i_fu_530_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_0_3_i_fu_576_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_0_4_i_fu_622_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_0_5_i_fu_668_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_0_6_i_fu_714_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_140_0_i_fu_438_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_14_i_fu_408_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_15_i_fu_413_p2                |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |anchor_y_1_cast3_i2_s_fu_316_p3   |  select  |      0|  0|   2|           1|           2|
    |p_assign_4_0_1_i_fu_503_p3        |  select  |      0|  0|  32|           1|           1|
    |p_assign_4_0_2_i_fu_549_p3        |  select  |      0|  0|  32|           1|           1|
    |p_assign_4_0_3_i_fu_595_p3        |  select  |      0|  0|  32|           1|           1|
    |p_assign_4_0_4_i_fu_641_p3        |  select  |      0|  0|  32|           1|           1|
    |p_assign_4_0_5_i_fu_687_p3        |  select  |      0|  0|  32|           1|           1|
    |p_assign_4_0_6_i_fu_733_p3        |  select  |      0|  0|  32|           1|           1|
    |p_assign_4_0_i_fu_457_p3          |  select  |      0|  0|  32|           1|           1|
    |src_kernel_winY_0_v_1_fu_1122_p3  |  select  |      0|  0|  35|           1|          35|
    |src_kernel_winY_0_v_2_fu_1140_p3  |  select  |      0|  0|  35|           1|          35|
    |src_kernel_winY_0_v_3_fu_941_p3   |  select  |      0|  0|  35|           1|          35|
    |src_kernel_winY_0_v_4_fu_967_p3   |  select  |      0|  0|  35|           1|          35|
    |src_kernel_winY_0_v_5_fu_993_p3   |  select  |      0|  0|  35|           1|          35|
    |src_kernel_winY_0_v_6_fu_1019_p3  |  select  |      0|  0|  35|           1|          35|
    |src_kernel_winY_0_v_fu_1104_p3    |  select  |      0|  0|  35|           1|          35|
    |start_row_cast_i_cas_fu_324_p3    |  select  |      0|  0|   3|           1|           2|
    |y_0_2_cast_i_cast_fu_360_p3       |  select  |      0|  0|   2|           1|           1|
    |y_0_3_cast_i_cast_fu_368_p3       |  select  |      0|  0|   2|           1|           1|
    |y_0_4_cast_i_cast_fu_376_p3       |  select  |      0|  0|   3|           1|           1|
    |y_0_5_cast_i_cast_fu_384_p3       |  select  |      0|  0|   3|           1|           2|
    |y_1_0_1_i_fu_793_p3               |  select  |      0|  0|  32|           1|          32|
    |y_1_0_2_i_fu_810_p3               |  select  |      0|  0|  32|           1|          32|
    |y_1_0_3_i_fu_827_p3               |  select  |      0|  0|  32|           1|          32|
    |y_1_0_4_i_fu_844_p3               |  select  |      0|  0|  32|           1|          32|
    |y_1_0_5_i_fu_861_p3               |  select  |      0|  0|  32|           1|          32|
    |y_1_0_6_i_fu_878_p3               |  select  |      0|  0|  32|           1|          32|
    |y_1_0_i_fu_776_p3                 |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_read_fu_350_p2                |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_478_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev3_fu_524_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev4_fu_570_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev5_fu_616_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev6_fu_662_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev7_fu_708_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_432_p2                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|2076|        1286|        1802|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  27|          5|    1|          5|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |cols_blk_n                   |   9|          2|    1|          2|
    |cols_out_blk_n               |   9|          2|    1|          2|
    |k_buf_0_val_10_V_d1          |  15|          3|   35|        105|
    |k_buf_0_val_11_V_d1          |  15|          3|   35|        105|
    |k_buf_0_val_12_V_d1          |  15|          3|   35|        105|
    |k_buf_0_val_13_V_d1          |  15|          3|   35|        105|
    |k_buf_0_val_7_V_d1           |  15|          3|   35|        105|
    |k_buf_0_val_8_V_d1           |  15|          3|   35|        105|
    |k_buf_0_val_9_V_d1           |  15|          3|   35|        105|
    |p_dst_V_V_blk_n              |   9|          2|    1|          2|
    |p_src_data_stream_V_V_blk_n  |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    |rows_blk_n                   |   9|          2|    1|          2|
    |rows_out_blk_n               |   9|          2|    1|          2|
    |t_V_2_reg_300                |   9|          2|   32|         64|
    |t_V_reg_289                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 240|         50|  320|        888|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |col_buf_0_val_0_V_s_reg_1418               |  35|   0|   35|          0|
    |col_buf_0_val_1_V_s_reg_1425               |  35|   0|   35|          0|
    |col_buf_0_val_2_V_s_reg_1433               |  35|   0|   35|          0|
    |col_buf_0_val_3_V_s_reg_1441               |  35|   0|   35|          0|
    |col_buf_0_val_4_V_s_reg_1449               |  35|   0|   35|          0|
    |col_buf_0_val_5_V_s_reg_1458               |  35|   0|   35|          0|
    |col_buf_0_val_6_V_s_reg_1467               |  35|   0|   35|          0|
    |i_V_reg_1280                               |  32|   0|   32|          0|
    |index_reg_1240                             |  32|   0|   32|          0|
    |k_buf_0_val_10_V_a_reg_1394                |   8|   0|    8|          0|
    |k_buf_0_val_10_V_a_reg_1394_pp0_iter1_reg  |   8|   0|    8|          0|
    |k_buf_0_val_11_V_a_reg_1388                |   8|   0|    8|          0|
    |k_buf_0_val_11_V_a_reg_1388_pp0_iter1_reg  |   8|   0|    8|          0|
    |k_buf_0_val_12_V_a_reg_1382                |   8|   0|    8|          0|
    |k_buf_0_val_12_V_a_reg_1382_pp0_iter1_reg  |   8|   0|    8|          0|
    |k_buf_0_val_13_V_a_reg_1376                |   8|   0|    8|          0|
    |k_buf_0_val_13_V_a_reg_1376_pp0_iter1_reg  |   8|   0|    8|          0|
    |k_buf_0_val_7_V_ad_reg_1412                |   8|   0|    8|          0|
    |k_buf_0_val_7_V_ad_reg_1412_pp0_iter1_reg  |   8|   0|    8|          0|
    |k_buf_0_val_8_V_ad_reg_1406                |   8|   0|    8|          0|
    |k_buf_0_val_8_V_ad_reg_1406_pp0_iter1_reg  |   8|   0|    8|          0|
    |k_buf_0_val_9_V_ad_reg_1400                |   8|   0|    8|          0|
    |k_buf_0_val_9_V_ad_reg_1400_pp0_iter1_reg  |   8|   0|    8|          0|
    |p_Val2_14_0_3_i_reg_1476                   |  37|   0|   37|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |start_row_cast_i_cas_reg_1218              |   2|   0|   32|         30|
    |stop_row_reg_1200                          |  32|   0|   32|          0|
    |t_V_2_reg_300                              |  32|   0|   32|          0|
    |t_V_reg_289                                |  32|   0|   32|          0|
    |tmp_10_i_reg_1224                          |  32|   0|   32|          0|
    |tmp_11_i_reg_1235                          |  32|   0|   32|          0|
    |tmp_128_0_1_i_reg_1308                     |   1|   0|    1|          0|
    |tmp_128_0_2_i_reg_1312                     |   1|   0|    1|          0|
    |tmp_128_0_3_i_reg_1316                     |   1|   0|    1|          0|
    |tmp_128_0_4_i_reg_1320                     |   1|   0|    1|          0|
    |tmp_128_0_5_i_reg_1324                     |   1|   0|    1|          0|
    |tmp_128_0_6_i_reg_1328                     |   1|   0|    1|          0|
    |tmp_128_0_i_reg_1304                       |   1|   0|    1|          0|
    |tmp_13_i_reg_1285                          |   1|   0|    1|          0|
    |tmp_14_i_reg_1289                          |   1|   0|    1|          0|
    |tmp_15_i_reg_1293                          |   1|   0|    1|          0|
    |tmp_27_reg_1332                            |   3|   0|    3|          0|
    |tmp_28_reg_1337                            |   3|   0|    3|          0|
    |tmp_29_reg_1342                            |   3|   0|    3|          0|
    |tmp_30_reg_1347                            |   3|   0|    3|          0|
    |tmp_31_reg_1352                            |   3|   0|    3|          0|
    |tmp_32_reg_1357                            |   3|   0|    3|          0|
    |tmp_33_reg_1362                            |   3|   0|    3|          0|
    |tmp_V_fu_98                                |  35|   0|   35|          0|
    |widthloop_reg_1213                         |  32|   0|   32|          0|
    |y_0_1_cast_i_reg_1251                      |   1|   0|   32|         31|
    |y_0_2_cast_i_cast_reg_1256                 |   1|   0|   32|         31|
    |y_0_3_cast_i_cast_reg_1261                 |   2|   0|   32|         30|
    |y_0_4_cast_i_cast_reg_1266                 |   2|   0|   32|         30|
    |y_0_5_cast_i_cast_reg_1271                 |   3|   0|   32|         29|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 736|   0|  917|        181|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |     column_filter     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     column_filter     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     column_filter     | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |     column_filter     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     column_filter     | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |     column_filter     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     column_filter     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     column_filter     | return value |
|start_out                      | out |    1| ap_ctrl_hs |     column_filter     | return value |
|start_write                    | out |    1| ap_ctrl_hs |     column_filter     | return value |
|p_src_data_stream_V_V_dout     |  in |   35|   ap_fifo  | p_src_data_stream_V_V |    pointer   |
|p_src_data_stream_V_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V_V |    pointer   |
|p_src_data_stream_V_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V_V |    pointer   |
|p_dst_V_V_din                  | out |   40|   ap_fifo  |       p_dst_V_V       |    pointer   |
|p_dst_V_V_full_n               |  in |    1|   ap_fifo  |       p_dst_V_V       |    pointer   |
|p_dst_V_V_write                | out |    1|   ap_fifo  |       p_dst_V_V       |    pointer   |
|p_read                         |  in |    1|   ap_none  |         p_read        |    scalar    |
|rows_dout                      |  in |   32|   ap_fifo  |          rows         |    pointer   |
|rows_empty_n                   |  in |    1|   ap_fifo  |          rows         |    pointer   |
|rows_read                      | out |    1|   ap_fifo  |          rows         |    pointer   |
|cols_dout                      |  in |   32|   ap_fifo  |          cols         |    pointer   |
|cols_empty_n                   |  in |    1|   ap_fifo  |          cols         |    pointer   |
|cols_read                      | out |    1|   ap_fifo  |          cols         |    pointer   |
|rows_out_din                   | out |   32|   ap_fifo  |        rows_out       |    pointer   |
|rows_out_full_n                |  in |    1|   ap_fifo  |        rows_out       |    pointer   |
|rows_out_write                 | out |    1|   ap_fifo  |        rows_out       |    pointer   |
|cols_out_din                   | out |   32|   ap_fifo  |        cols_out       |    pointer   |
|cols_out_full_n                |  in |    1|   ap_fifo  |        cols_out       |    pointer   |
|cols_out_write                 | out |    1|   ap_fifo  |        cols_out       |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4_i)
3 --> 
	6  / (exitcond5_i)
	4  / (!exitcond5_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_V = alloca i35"   --->   Operation 7 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %p_dst_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i35* %p_src_data_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.99ns)   --->   "%k_buf_0_val_7_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 11 'alloca' 'k_buf_0_val_7_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 12 [1/1] (1.99ns)   --->   "%k_buf_0_val_8_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 12 'alloca' 'k_buf_0_val_8_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 13 [1/1] (1.99ns)   --->   "%k_buf_0_val_9_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 13 'alloca' 'k_buf_0_val_9_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 14 [1/1] (1.99ns)   --->   "%k_buf_0_val_10_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 14 'alloca' 'k_buf_0_val_10_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 15 [1/1] (1.99ns)   --->   "%k_buf_0_val_11_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 15 'alloca' 'k_buf_0_val_11_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 16 [1/1] (1.99ns)   --->   "%k_buf_0_val_12_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 16 'alloca' 'k_buf_0_val_12_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (1.99ns)   --->   "%k_buf_0_val_13_V = alloca [256 x i35], align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:706]   --->   Operation 17 'alloca' 'k_buf_0_val_13_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.26ns)   --->   "%stop_row = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %rows)"   --->   Operation 20 'read' 'stop_row' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (2.26ns)   --->   "%widthloop = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %cols)"   --->   Operation 21 'read' 'widthloop' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %rows_out, i32 %stop_row)"   --->   Operation 23 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %cols_out, i32 %widthloop)"   --->   Operation 25 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([61 x i8]* @hls_KD_KD_LineBuffe_3) nounwind"   --->   Operation 26 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rend_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([61 x i8]* @hls_KD_KD_LineBuffe_3, i32 %rbegin_i_i) nounwind"   --->   Operation 27 'specregionend' 'rend_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_11_i)   --->   "%anchor_y_1_cast3_i2_s = select i1 %p_read_1, i32 3, i32 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:164->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:724]   --->   Operation 28 'select' 'anchor_y_1_cast3_i2_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%start_row_cast_i_cas = select i1 %p_read_1, i32 3, i32 6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:732]   --->   Operation 29 'select' 'start_row_cast_i_cas' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.57ns)   --->   "%tmp_10_i = add i32 %stop_row, 7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 30 'add' 'tmp_10_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.57ns) (out node of the LUT)   --->   "%tmp_11_i = sub i32 %tmp_10_i, %anchor_y_1_cast3_i2_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 31 'sub' 'tmp_11_i' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.57ns)   --->   "%index = add nsw i32 %stop_row, -7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:801]   --->   Operation 32 'add' 'index' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%not_read = xor i1 %p_read_1, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 33 'xor' 'not_read' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%y_0_1_cast_i = zext i1 %not_read to i32" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 34 'zext' 'y_0_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%y_0_2_cast_i_cast = select i1 %p_read_1, i32 0, i32 2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 35 'select' 'y_0_2_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%y_0_3_cast_i_cast = select i1 %p_read_1, i32 0, i32 3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 36 'select' 'y_0_3_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%y_0_4_cast_i_cast = select i1 %p_read_1, i32 1, i32 4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 37 'select' 'y_0_4_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%y_0_5_cast_i_cast = select i1 %p_read_1, i32 2, i32 5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:777]   --->   Operation 38 'select' 'y_0_5_cast_i_cast' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.97ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 4.46>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]"   --->   Operation 40 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.31ns)   --->   "%exitcond4_i = icmp eq i32 %t_V, %tmp_11_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 41 'icmp' 'exitcond4_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 263, i64 0)"   --->   Operation 42 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.57ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 43 'add' 'i_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond4_i, label %.exit, label %1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 45 'specloopname' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 46 'specregionbegin' 'tmp_i' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.31ns)   --->   "%tmp_13_i = icmp ult i32 %t_V, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:771]   --->   Operation 47 'icmp' 'tmp_13_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.31ns)   --->   "%tmp_14_i = icmp ugt i32 %t_V, %start_row_cast_i_cas" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:775]   --->   Operation 48 'icmp' 'tmp_14_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.31ns)   --->   "%tmp_15_i = icmp ugt i32 %t_V, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:794]   --->   Operation 49 'icmp' 'tmp_15_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.57ns)   --->   "%tmp_138_0_i = add i32 -1, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 50 'add' 'tmp_138_0_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_138_0_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 51 'bitselect' 'tmp_13' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%rev = xor i1 %tmp_13, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 52 'xor' 'rev' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.31ns)   --->   "%tmp_140_0_i = icmp slt i32 %tmp_138_0_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 53 'icmp' 'tmp_140_0_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%or_cond_i1_0_i = and i1 %tmp_140_0_i, %rev" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 54 'and' 'or_cond_i1_0_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_138_0_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 55 'bitselect' 'tmp_14' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%p_assign_4_0_i = select i1 %tmp_14, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 56 'select' 'p_assign_4_0_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.57ns)   --->   "%p_assign_3_0_1_i = add i32 -2, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 57 'add' 'p_assign_3_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_1_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 58 'bitselect' 'tmp_15' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%rev2 = xor i1 %tmp_15, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 59 'xor' 'rev2' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.31ns)   --->   "%tmp_140_0_1_i = icmp slt i32 %p_assign_3_0_1_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 60 'icmp' 'tmp_140_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%or_cond_i1_0_1_i = and i1 %tmp_140_0_1_i, %rev2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 61 'and' 'or_cond_i1_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_1_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 62 'bitselect' 'tmp_16' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%p_assign_4_0_1_i = select i1 %tmp_16, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 63 'select' 'p_assign_4_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.57ns)   --->   "%p_assign_3_0_2_i = add i32 -3, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 64 'add' 'p_assign_3_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_2_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 65 'bitselect' 'tmp_17' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%rev3 = xor i1 %tmp_17, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 66 'xor' 'rev3' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.31ns)   --->   "%tmp_140_0_2_i = icmp slt i32 %p_assign_3_0_2_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 67 'icmp' 'tmp_140_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%or_cond_i1_0_2_i = and i1 %tmp_140_0_2_i, %rev3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 68 'and' 'or_cond_i1_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_2_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 69 'bitselect' 'tmp_18' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%p_assign_4_0_2_i = select i1 %tmp_18, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 70 'select' 'p_assign_4_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.57ns)   --->   "%p_assign_3_0_3_i = add i32 -4, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 71 'add' 'p_assign_3_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_3_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 72 'bitselect' 'tmp_19' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%rev4 = xor i1 %tmp_19, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 73 'xor' 'rev4' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.31ns)   --->   "%tmp_140_0_3_i = icmp slt i32 %p_assign_3_0_3_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 74 'icmp' 'tmp_140_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%or_cond_i1_0_3_i = and i1 %tmp_140_0_3_i, %rev4" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 75 'and' 'or_cond_i1_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_3_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 76 'bitselect' 'tmp_20' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%p_assign_4_0_3_i = select i1 %tmp_20, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 77 'select' 'p_assign_4_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.57ns)   --->   "%p_assign_3_0_4_i = add i32 -5, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 78 'add' 'p_assign_3_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_4_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 79 'bitselect' 'tmp_21' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%rev5 = xor i1 %tmp_21, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 80 'xor' 'rev5' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.31ns)   --->   "%tmp_140_0_4_i = icmp slt i32 %p_assign_3_0_4_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 81 'icmp' 'tmp_140_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%or_cond_i1_0_4_i = and i1 %tmp_140_0_4_i, %rev5" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 82 'and' 'or_cond_i1_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_4_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 83 'bitselect' 'tmp_22' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%p_assign_4_0_4_i = select i1 %tmp_22, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 84 'select' 'p_assign_4_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.57ns)   --->   "%p_assign_3_0_5_i = add i32 -6, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 85 'add' 'p_assign_3_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_5_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 86 'bitselect' 'tmp_23' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%rev6 = xor i1 %tmp_23, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 87 'xor' 'rev6' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.31ns)   --->   "%tmp_140_0_5_i = icmp slt i32 %p_assign_3_0_5_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 88 'icmp' 'tmp_140_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%or_cond_i1_0_5_i = and i1 %tmp_140_0_5_i, %rev6" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 89 'and' 'or_cond_i1_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_5_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 90 'bitselect' 'tmp_24' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%p_assign_4_0_5_i = select i1 %tmp_24, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 91 'select' 'p_assign_4_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.57ns)   --->   "%p_assign_3_0_6_i = add i32 -7, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 92 'add' 'p_assign_3_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_6_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 93 'bitselect' 'tmp_25' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%rev7 = xor i1 %tmp_25, true" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 94 'xor' 'rev7' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.31ns)   --->   "%tmp_140_0_6_i = icmp slt i32 %p_assign_3_0_6_i, %stop_row" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 95 'icmp' 'tmp_140_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%or_cond_i1_0_6_i = and i1 %tmp_140_0_6_i, %rev7" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 96 'and' 'or_cond_i1_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_3_0_6_i, i32 31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 97 'bitselect' 'tmp_26' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%p_assign_4_0_6_i = select i1 %tmp_26, i32 0, i32 %tmp_10_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:121->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 98 'select' 'p_assign_4_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.31ns)   --->   "%tmp_128_0_i = icmp eq i32 %t_V, 0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 99 'icmp' 'tmp_128_0_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.31ns)   --->   "%tmp_128_0_1_i = icmp eq i32 %y_0_1_cast_i, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 100 'icmp' 'tmp_128_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.31ns)   --->   "%tmp_128_0_2_i = icmp eq i32 %y_0_2_cast_i_cast, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 101 'icmp' 'tmp_128_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.31ns)   --->   "%tmp_128_0_3_i = icmp eq i32 %y_0_3_cast_i_cast, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 102 'icmp' 'tmp_128_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.31ns)   --->   "%tmp_128_0_4_i = icmp eq i32 %y_0_4_cast_i_cast, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 103 'icmp' 'tmp_128_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.31ns)   --->   "%tmp_128_0_5_i = icmp eq i32 %y_0_5_cast_i_cast, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 104 'icmp' 'tmp_128_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.31ns)   --->   "%tmp_128_0_6_i = icmp eq i32 %start_row_cast_i_cas, %t_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 105 'icmp' 'tmp_128_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_i)   --->   "%y_1_0_i = select i1 %or_cond_i1_0_i, i32 %tmp_138_0_i, i32 %p_assign_4_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 106 'select' 'y_1_0_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_i = sub nsw i32 %y_1_0_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 107 'sub' 'row_assign_7_0_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %row_assign_7_0_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 108 'trunc' 'tmp_27' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_1_i)   --->   "%y_1_0_1_i = select i1 %or_cond_i1_0_1_i, i32 %p_assign_3_0_1_i, i32 %p_assign_4_0_1_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 109 'select' 'y_1_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_1_i = sub nsw i32 %y_1_0_1_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 110 'sub' 'row_assign_7_0_1_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %row_assign_7_0_1_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 111 'trunc' 'tmp_28' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_2_i)   --->   "%y_1_0_2_i = select i1 %or_cond_i1_0_2_i, i32 %p_assign_3_0_2_i, i32 %p_assign_4_0_2_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 112 'select' 'y_1_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_2_i = sub nsw i32 %y_1_0_2_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 113 'sub' 'row_assign_7_0_2_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i32 %row_assign_7_0_2_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 114 'trunc' 'tmp_29' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_3_i)   --->   "%y_1_0_3_i = select i1 %or_cond_i1_0_3_i, i32 %p_assign_3_0_3_i, i32 %p_assign_4_0_3_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 115 'select' 'y_1_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_3_i = sub nsw i32 %y_1_0_3_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 116 'sub' 'row_assign_7_0_3_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %row_assign_7_0_3_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 117 'trunc' 'tmp_30' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_4_i)   --->   "%y_1_0_4_i = select i1 %or_cond_i1_0_4_i, i32 %p_assign_3_0_4_i, i32 %p_assign_4_0_4_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 118 'select' 'y_1_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_4_i = sub nsw i32 %y_1_0_4_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 119 'sub' 'row_assign_7_0_4_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i32 %row_assign_7_0_4_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 120 'trunc' 'tmp_31' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_5_i)   --->   "%y_1_0_5_i = select i1 %or_cond_i1_0_5_i, i32 %p_assign_3_0_5_i, i32 %p_assign_4_0_5_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 121 'select' 'y_1_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_5_i = sub nsw i32 %y_1_0_5_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 122 'sub' 'row_assign_7_0_5_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %row_assign_7_0_5_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 123 'trunc' 'tmp_32' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node row_assign_7_0_6_i)   --->   "%y_1_0_6_i = select i1 %or_cond_i1_0_6_i, i32 %p_assign_3_0_6_i, i32 %p_assign_4_0_6_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:798]   --->   Operation 124 'select' 'y_1_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (1.57ns) (out node of the LUT)   --->   "%row_assign_7_0_6_i = sub nsw i32 %y_1_0_6_i, %index" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 125 'sub' 'row_assign_7_0_6_i' <Predicate = (!exitcond4_i)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i32 %row_assign_7_0_6_i to i3" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:802]   --->   Operation 126 'trunc' 'tmp_33' <Predicate = (!exitcond4_i)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.97ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 127 'br' <Predicate = (!exitcond4_i)> <Delay = 0.97>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 128 'ret' <Predicate = (exitcond4_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.99>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge357.0.i ]"   --->   Operation 129 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.31ns)   --->   "%exitcond5_i = icmp eq i32 %t_V_2, %widthloop" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 130 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 256, i64 0)"   --->   Operation 131 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.57ns)   --->   "%j_V = add i32 %t_V_2, 1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 132 'add' 'j_V' <Predicate = true> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %5, label %"operator().exit.0.0.i"" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_111_0_i = zext i32 %t_V_2 to i64" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 134 'zext' 'tmp_111_0_i' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%k_buf_0_val_13_V_a = getelementptr [256 x i35]* %k_buf_0_val_13_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 135 'getelementptr' 'k_buf_0_val_13_V_a' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (1.99ns)   --->   "%col_buf_0_val_0_V_s = load i35* %k_buf_0_val_13_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 136 'load' 'col_buf_0_val_0_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%k_buf_0_val_12_V_a = getelementptr [256 x i35]* %k_buf_0_val_12_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 137 'getelementptr' 'k_buf_0_val_12_V_a' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 138 [2/2] (1.99ns)   --->   "%col_buf_0_val_1_V_s = load i35* %k_buf_0_val_12_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 138 'load' 'col_buf_0_val_1_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%k_buf_0_val_11_V_a = getelementptr [256 x i35]* %k_buf_0_val_11_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 139 'getelementptr' 'k_buf_0_val_11_V_a' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 140 [2/2] (1.99ns)   --->   "%col_buf_0_val_2_V_s = load i35* %k_buf_0_val_11_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 140 'load' 'col_buf_0_val_2_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%k_buf_0_val_10_V_a = getelementptr [256 x i35]* %k_buf_0_val_10_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 141 'getelementptr' 'k_buf_0_val_10_V_a' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (1.99ns)   --->   "%col_buf_0_val_3_V_s = load i35* %k_buf_0_val_10_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 142 'load' 'col_buf_0_val_3_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%k_buf_0_val_9_V_ad = getelementptr [256 x i35]* %k_buf_0_val_9_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 143 'getelementptr' 'k_buf_0_val_9_V_ad' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (1.99ns)   --->   "%col_buf_0_val_4_V_s = load i35* %k_buf_0_val_9_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 144 'load' 'col_buf_0_val_4_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%k_buf_0_val_8_V_ad = getelementptr [256 x i35]* %k_buf_0_val_8_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 145 'getelementptr' 'k_buf_0_val_8_V_ad' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (1.99ns)   --->   "%col_buf_0_val_5_V_s = load i35* %k_buf_0_val_8_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 146 'load' 'col_buf_0_val_5_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%k_buf_0_val_7_V_ad = getelementptr [256 x i35]* %k_buf_0_val_7_V, i64 0, i64 %tmp_111_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:835->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_mem.h:843->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 147 'getelementptr' 'k_buf_0_val_7_V_ad' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (1.99ns)   --->   "%col_buf_0_val_6_V_s = load i35* %k_buf_0_val_7_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 148 'load' 'col_buf_0_val_6_V_s' <Predicate = (!exitcond5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %tmp_13_i, label %4, label %._crit_edge352.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:771]   --->   Operation 149 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %tmp_14_i, label %3, label %.preheader347.preheader.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:775]   --->   Operation 150 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_i, label %"operator().exit385.0.0.i", label %.preheader347.0.1.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 151 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_1_i, label %"operator().exit385.0.1.i", label %.preheader347.0.2.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 152 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_2_i, label %"operator().exit385.0.2.i", label %.preheader347.0.3.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 153 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_3_i, label %"operator().exit385.0.3.i", label %.preheader347.0.4.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 154 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_4_i, label %"operator().exit385.0.4.i", label %.preheader347.0.5.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 155 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_5_i, label %"operator().exit385.0.5.i", label %.preheader347.0.6.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 156 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_128_0_6_i, label %"operator().exit385.0.6.i", label %.preheader347.0.7.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:778]   --->   Operation 157 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "br label %.loopexit.0.i_ifconv"   --->   Operation 158 'br' <Predicate = (!exitcond5_i & !tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_13_i, label %.preheader.preheader.0.i, label %._crit_edge354.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:782]   --->   Operation 159 'br' <Predicate = (!exitcond5_i & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "br label %.loopexit.0.i_ifconv"   --->   Operation 160 'br' <Predicate = (!exitcond5_i & tmp_14_i)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %tmp_14_i, label %"apply<ap_int<35>, ap_fixed<40, 40, 5, 3, 0>, ap_ufixed<1, 1, 5, 3, 0>, 7, 1>.exit.0.i", label %._crit_edge357.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:806]   --->   Operation 161 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str11)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 163 'specregionbegin' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:761]   --->   Operation 164 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/2] (1.99ns)   --->   "%col_buf_0_val_0_V_s = load i35* %k_buf_0_val_13_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 165 'load' 'col_buf_0_val_0_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 166 [1/2] (1.99ns)   --->   "%col_buf_0_val_1_V_s = load i35* %k_buf_0_val_12_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 166 'load' 'col_buf_0_val_1_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 167 [1/2] (1.99ns)   --->   "%col_buf_0_val_2_V_s = load i35* %k_buf_0_val_11_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 167 'load' 'col_buf_0_val_2_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 168 [1/2] (1.99ns)   --->   "%col_buf_0_val_3_V_s = load i35* %k_buf_0_val_10_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 168 'load' 'col_buf_0_val_3_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 169 [1/2] (1.99ns)   --->   "%col_buf_0_val_4_V_s = load i35* %k_buf_0_val_9_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 169 'load' 'col_buf_0_val_4_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 170 [1/2] (1.99ns)   --->   "%col_buf_0_val_5_V_s = load i35* %k_buf_0_val_8_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 170 'load' 'col_buf_0_val_5_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 171 [1/2] (1.99ns)   --->   "%col_buf_0_val_6_V_s = load i35* %k_buf_0_val_7_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 171 'load' 'col_buf_0_val_6_V_s' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_4 : Operation 172 [1/1] (2.26ns)   --->   "%tmp_V_2 = call i35 @_ssdm_op_Read.ap_fifo.volatile.i35P(i35* %p_src_data_stream_V_V)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:772]   --->   Operation 172 'read' 'tmp_V_2' <Predicate = (tmp_13_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i35 %tmp_V_2, i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:772]   --->   Operation 173 'store' <Predicate = (tmp_13_i)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %._crit_edge352.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:773]   --->   Operation 174 'br' <Predicate = (tmp_13_i)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (1.12ns)   --->   "%tmp_3 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_30)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 175 'mux' 'tmp_3' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_3 = select i1 %tmp_15_i, i35 %tmp_3, i35 %col_buf_0_val_3_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 176 'select' 'src_kernel_winY_0_v_3' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (1.12ns)   --->   "%tmp_4 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_31)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 177 'mux' 'tmp_4' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_4 = select i1 %tmp_15_i, i35 %tmp_4, i35 %col_buf_0_val_2_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 178 'select' 'src_kernel_winY_0_v_4' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (1.12ns)   --->   "%tmp_5 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_32)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 179 'mux' 'tmp_5' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_5 = select i1 %tmp_15_i, i35 %tmp_5, i35 %col_buf_0_val_1_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 180 'select' 'src_kernel_winY_0_v_5' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (1.12ns)   --->   "%tmp_6 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_33)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 181 'mux' 'tmp_6' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_6 = select i1 %tmp_15_i, i35 %tmp_6, i35 %col_buf_0_val_0_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 182 'select' 'src_kernel_winY_0_v_6' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%OP1_V_0_0_i = sext i35 %src_kernel_winY_0_v_6 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 183 'sext' 'OP1_V_0_0_i' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%OP1_V_0_1_i = sext i35 %src_kernel_winY_0_v_5 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:287->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 184 'sext' 'OP1_V_0_1_i' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (1.59ns)   --->   "%addconv_i = add nsw i36 %OP1_V_0_1_i, %OP1_V_0_0_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 185 'add' 'addconv_i' <Predicate = (tmp_14_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%p_Val2_14_0_1_cast = sext i36 %addconv_i to i37" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 186 'sext' 'p_Val2_14_0_1_cast' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_164_0_2_cast_i_c = sext i35 %src_kernel_winY_0_v_4 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 187 'sext' 'tmp_164_0_2_cast_i_c' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_164_0_3_cast_i_c = sext i35 %src_kernel_winY_0_v_3 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 188 'sext' 'tmp_164_0_3_cast_i_c' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (1.59ns)   --->   "%tmp = add i36 %tmp_164_0_2_cast_i_c, %tmp_164_0_3_cast_i_c" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 189 'add' 'tmp' <Predicate = (tmp_14_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_cast = sext i36 %tmp to i37" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 190 'sext' 'tmp_cast' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (1.60ns)   --->   "%p_Val2_14_0_3_i = add i37 %tmp_cast, %p_Val2_14_0_1_cast" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 191 'add' 'p_Val2_14_0_3_i' <Predicate = (tmp_14_i)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str11, i32 %tmp_4_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:812]   --->   Operation 192 'specregionend' 'empty' <Predicate = (!exitcond5_i)> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:757]   --->   Operation 193 'br' <Predicate = (!exitcond5_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.61>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_V_load_1 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 194 'load' 'tmp_V_load_1' <Predicate = (!tmp_14_i & tmp_128_0_i)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_1, i35* %k_buf_0_val_13_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 195 'store' <Predicate = (!tmp_14_i & tmp_128_0_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "br label %.preheader347.0.1.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 196 'br' <Predicate = (!tmp_14_i & tmp_128_0_i)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_V_load_2 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 197 'load' 'tmp_V_load_2' <Predicate = (!tmp_14_i & tmp_128_0_1_i)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_2, i35* %k_buf_0_val_12_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 198 'store' <Predicate = (!tmp_14_i & tmp_128_0_1_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader347.0.2.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 199 'br' <Predicate = (!tmp_14_i & tmp_128_0_1_i)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_V_load_3 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 200 'load' 'tmp_V_load_3' <Predicate = (!tmp_14_i & tmp_128_0_2_i)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_3, i35* %k_buf_0_val_11_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 201 'store' <Predicate = (!tmp_14_i & tmp_128_0_2_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader347.0.3.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 202 'br' <Predicate = (!tmp_14_i & tmp_128_0_2_i)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_V_load_4 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 203 'load' 'tmp_V_load_4' <Predicate = (!tmp_14_i & tmp_128_0_3_i)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_4, i35* %k_buf_0_val_10_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 204 'store' <Predicate = (!tmp_14_i & tmp_128_0_3_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader347.0.4.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 205 'br' <Predicate = (!tmp_14_i & tmp_128_0_3_i)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_V_load_5 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 206 'load' 'tmp_V_load_5' <Predicate = (!tmp_14_i & tmp_128_0_4_i)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_5, i35* %k_buf_0_val_9_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 207 'store' <Predicate = (!tmp_14_i & tmp_128_0_4_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "br label %.preheader347.0.5.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 208 'br' <Predicate = (!tmp_14_i & tmp_128_0_4_i)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_V_load_6 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 209 'load' 'tmp_V_load_6' <Predicate = (!tmp_14_i & tmp_128_0_5_i)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_6, i35* %k_buf_0_val_8_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 210 'store' <Predicate = (!tmp_14_i & tmp_128_0_5_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader347.0.6.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 211 'br' <Predicate = (!tmp_14_i & tmp_128_0_5_i)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_V_load_7 = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 212 'load' 'tmp_V_load_7' <Predicate = (!tmp_14_i & tmp_128_0_6_i)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load_7, i35* %k_buf_0_val_7_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:779]   --->   Operation 213 'store' <Predicate = (!tmp_14_i & tmp_128_0_6_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader347.0.7.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:780]   --->   Operation 214 'br' <Predicate = (!tmp_14_i & tmp_128_0_6_i)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_V_load = load i35* %tmp_V" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:789]   --->   Operation 215 'load' 'tmp_V_load' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_1_V_s, i35* %k_buf_0_val_13_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 216 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 217 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_2_V_s, i35* %k_buf_0_val_12_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 217 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 218 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_3_V_s, i35* %k_buf_0_val_11_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 218 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 219 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_4_V_s, i35* %k_buf_0_val_10_V_a, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 219 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 220 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_5_V_s, i35* %k_buf_0_val_9_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 220 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 221 [1/1] (1.99ns)   --->   "store i35 %col_buf_0_val_6_V_s, i35* %k_buf_0_val_8_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:785]   --->   Operation 221 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 222 [1/1] (1.99ns)   --->   "store i35 %tmp_V_load, i35* %k_buf_0_val_7_V_ad, align 8" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:789]   --->   Operation 222 'store' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 256> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "br label %._crit_edge354.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:791]   --->   Operation 223 'br' <Predicate = (tmp_13_i & tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.12ns)   --->   "%tmp_s = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_27)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 224 'mux' 'tmp_s' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v = select i1 %tmp_15_i, i35 %tmp_s, i35 %col_buf_0_val_6_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 225 'select' 'src_kernel_winY_0_v' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (1.12ns)   --->   "%tmp_1 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_28)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 226 'mux' 'tmp_1' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_1 = select i1 %tmp_15_i, i35 %tmp_1, i35 %col_buf_0_val_5_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 227 'select' 'src_kernel_winY_0_v_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (1.12ns)   --->   "%tmp_2 = call i35 @_ssdm_op_Mux.ap_auto.7i35.i3(i35 %col_buf_0_val_0_V_s, i35 %col_buf_0_val_1_V_s, i35 %col_buf_0_val_2_V_s, i35 %col_buf_0_val_3_V_s, i35 %col_buf_0_val_4_V_s, i35 %col_buf_0_val_5_V_s, i35 %col_buf_0_val_6_V_s, i3 %tmp_29)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:767]   --->   Operation 228 'mux' 'tmp_2' <Predicate = (tmp_15_i)> <Delay = 1.12> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.44ns)   --->   "%src_kernel_winY_0_v_2 = select i1 %tmp_15_i, i35 %tmp_2, i35 %col_buf_0_val_4_V_s" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:795]   --->   Operation 229 'select' 'src_kernel_winY_0_v_2' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%p_Val2_14_0_3_cast = sext i37 %p_Val2_14_0_3_i to i38" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 230 'sext' 'p_Val2_14_0_3_cast' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_164_0_4_cast_i = sext i35 %src_kernel_winY_0_v_2 to i38" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 231 'sext' 'tmp_164_0_4_cast_i' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_164_0_5_cast_i_c = sext i35 %src_kernel_winY_0_v_1 to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 232 'sext' 'tmp_164_0_5_cast_i_c' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_164_0_6_cast_i_c = sext i35 %src_kernel_winY_0_v to i36" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 233 'sext' 'tmp_164_0_6_cast_i_c' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i38 %p_Val2_14_0_3_cast, %tmp_164_0_4_cast_i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 234 'add' 'tmp1' <Predicate = (tmp_14_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 235 [1/1] (1.59ns)   --->   "%tmp2 = add i36 %tmp_164_0_5_cast_i_c, %tmp_164_0_6_cast_i_c" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 235 'add' 'tmp2' <Predicate = (tmp_14_i)> <Delay = 1.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%tmp2_cast = sext i36 %tmp2 to i38" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 236 'sext' 'tmp2_cast' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (2.18ns) (root node of TernaryAdder)   --->   "%p_Val2_14_0_6_i = add i38 %tmp2_cast, %tmp1" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:288->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 237 'add' 'p_Val2_14_0_6_i' <Predicate = (tmp_14_i)> <Delay = 2.18> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_V_3 = sext i38 %p_Val2_14_0_6_i to i40" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:291->E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:808]   --->   Operation 238 'sext' 'tmp_V_3' <Predicate = (tmp_14_i)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i40P(i40* %p_dst_V_V, i40 %tmp_V_3)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:809]   --->   Operation 239 'write' <Predicate = (tmp_14_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "br label %._crit_edge357.0.i" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:810]   --->   Operation 240 'br' <Predicate = (tmp_14_i)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i)" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:813]   --->   Operation 241 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_imgproc.h:756]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V                 (alloca           ) [ 0011111]
StgValue_8            (specinterface    ) [ 0000000]
StgValue_9            (specinterface    ) [ 0000000]
p_read_1              (read             ) [ 0000000]
k_buf_0_val_7_V       (alloca           ) [ 0011111]
k_buf_0_val_8_V       (alloca           ) [ 0011111]
k_buf_0_val_9_V       (alloca           ) [ 0011111]
k_buf_0_val_10_V      (alloca           ) [ 0011111]
k_buf_0_val_11_V      (alloca           ) [ 0011111]
k_buf_0_val_12_V      (alloca           ) [ 0011111]
k_buf_0_val_13_V      (alloca           ) [ 0011111]
StgValue_18           (specinterface    ) [ 0000000]
StgValue_19           (specinterface    ) [ 0000000]
stop_row              (read             ) [ 0011111]
widthloop             (read             ) [ 0011111]
StgValue_22           (specinterface    ) [ 0000000]
StgValue_23           (write            ) [ 0000000]
StgValue_24           (specinterface    ) [ 0000000]
StgValue_25           (write            ) [ 0000000]
rbegin_i_i            (specregionbegin  ) [ 0000000]
rend_i_0_i            (specregionend    ) [ 0000000]
anchor_y_1_cast3_i2_s (select           ) [ 0000000]
start_row_cast_i_cas  (select           ) [ 0011111]
tmp_10_i              (add              ) [ 0011111]
tmp_11_i              (sub              ) [ 0011111]
index                 (add              ) [ 0011111]
not_read              (xor              ) [ 0000000]
y_0_1_cast_i          (zext             ) [ 0011111]
y_0_2_cast_i_cast     (select           ) [ 0011111]
y_0_3_cast_i_cast     (select           ) [ 0011111]
y_0_4_cast_i_cast     (select           ) [ 0011111]
y_0_5_cast_i_cast     (select           ) [ 0011111]
StgValue_39           (br               ) [ 0111111]
t_V                   (phi              ) [ 0010000]
exitcond4_i           (icmp             ) [ 0011111]
StgValue_42           (speclooptripcount) [ 0000000]
i_V                   (add              ) [ 0111111]
StgValue_44           (br               ) [ 0000000]
StgValue_45           (specloopname     ) [ 0000000]
tmp_i                 (specregionbegin  ) [ 0001111]
tmp_13_i              (icmp             ) [ 0001110]
tmp_14_i              (icmp             ) [ 0001110]
tmp_15_i              (icmp             ) [ 0001110]
tmp_138_0_i           (add              ) [ 0000000]
tmp_13                (bitselect        ) [ 0000000]
rev                   (xor              ) [ 0000000]
tmp_140_0_i           (icmp             ) [ 0000000]
or_cond_i1_0_i        (and              ) [ 0000000]
tmp_14                (bitselect        ) [ 0000000]
p_assign_4_0_i        (select           ) [ 0000000]
p_assign_3_0_1_i      (add              ) [ 0000000]
tmp_15                (bitselect        ) [ 0000000]
rev2                  (xor              ) [ 0000000]
tmp_140_0_1_i         (icmp             ) [ 0000000]
or_cond_i1_0_1_i      (and              ) [ 0000000]
tmp_16                (bitselect        ) [ 0000000]
p_assign_4_0_1_i      (select           ) [ 0000000]
p_assign_3_0_2_i      (add              ) [ 0000000]
tmp_17                (bitselect        ) [ 0000000]
rev3                  (xor              ) [ 0000000]
tmp_140_0_2_i         (icmp             ) [ 0000000]
or_cond_i1_0_2_i      (and              ) [ 0000000]
tmp_18                (bitselect        ) [ 0000000]
p_assign_4_0_2_i      (select           ) [ 0000000]
p_assign_3_0_3_i      (add              ) [ 0000000]
tmp_19                (bitselect        ) [ 0000000]
rev4                  (xor              ) [ 0000000]
tmp_140_0_3_i         (icmp             ) [ 0000000]
or_cond_i1_0_3_i      (and              ) [ 0000000]
tmp_20                (bitselect        ) [ 0000000]
p_assign_4_0_3_i      (select           ) [ 0000000]
p_assign_3_0_4_i      (add              ) [ 0000000]
tmp_21                (bitselect        ) [ 0000000]
rev5                  (xor              ) [ 0000000]
tmp_140_0_4_i         (icmp             ) [ 0000000]
or_cond_i1_0_4_i      (and              ) [ 0000000]
tmp_22                (bitselect        ) [ 0000000]
p_assign_4_0_4_i      (select           ) [ 0000000]
p_assign_3_0_5_i      (add              ) [ 0000000]
tmp_23                (bitselect        ) [ 0000000]
rev6                  (xor              ) [ 0000000]
tmp_140_0_5_i         (icmp             ) [ 0000000]
or_cond_i1_0_5_i      (and              ) [ 0000000]
tmp_24                (bitselect        ) [ 0000000]
p_assign_4_0_5_i      (select           ) [ 0000000]
p_assign_3_0_6_i      (add              ) [ 0000000]
tmp_25                (bitselect        ) [ 0000000]
rev7                  (xor              ) [ 0000000]
tmp_140_0_6_i         (icmp             ) [ 0000000]
or_cond_i1_0_6_i      (and              ) [ 0000000]
tmp_26                (bitselect        ) [ 0000000]
p_assign_4_0_6_i      (select           ) [ 0000000]
tmp_128_0_i           (icmp             ) [ 0001110]
tmp_128_0_1_i         (icmp             ) [ 0001110]
tmp_128_0_2_i         (icmp             ) [ 0001110]
tmp_128_0_3_i         (icmp             ) [ 0001110]
tmp_128_0_4_i         (icmp             ) [ 0001110]
tmp_128_0_5_i         (icmp             ) [ 0001110]
tmp_128_0_6_i         (icmp             ) [ 0001110]
y_1_0_i               (select           ) [ 0000000]
row_assign_7_0_i      (sub              ) [ 0000000]
tmp_27                (trunc            ) [ 0001110]
y_1_0_1_i             (select           ) [ 0000000]
row_assign_7_0_1_i    (sub              ) [ 0000000]
tmp_28                (trunc            ) [ 0001110]
y_1_0_2_i             (select           ) [ 0000000]
row_assign_7_0_2_i    (sub              ) [ 0000000]
tmp_29                (trunc            ) [ 0001110]
y_1_0_3_i             (select           ) [ 0000000]
row_assign_7_0_3_i    (sub              ) [ 0000000]
tmp_30                (trunc            ) [ 0001110]
y_1_0_4_i             (select           ) [ 0000000]
row_assign_7_0_4_i    (sub              ) [ 0000000]
tmp_31                (trunc            ) [ 0001110]
y_1_0_5_i             (select           ) [ 0000000]
row_assign_7_0_5_i    (sub              ) [ 0000000]
tmp_32                (trunc            ) [ 0001110]
y_1_0_6_i             (select           ) [ 0000000]
row_assign_7_0_6_i    (sub              ) [ 0000000]
tmp_33                (trunc            ) [ 0001110]
StgValue_127          (br               ) [ 0011111]
StgValue_128          (ret              ) [ 0000000]
t_V_2                 (phi              ) [ 0001010]
exitcond5_i           (icmp             ) [ 0011111]
StgValue_131          (speclooptripcount) [ 0000000]
j_V                   (add              ) [ 0011111]
StgValue_133          (br               ) [ 0000000]
tmp_111_0_i           (zext             ) [ 0000000]
k_buf_0_val_13_V_a    (getelementptr    ) [ 0001110]
k_buf_0_val_12_V_a    (getelementptr    ) [ 0001110]
k_buf_0_val_11_V_a    (getelementptr    ) [ 0001110]
k_buf_0_val_10_V_a    (getelementptr    ) [ 0001110]
k_buf_0_val_9_V_ad    (getelementptr    ) [ 0001110]
k_buf_0_val_8_V_ad    (getelementptr    ) [ 0001110]
k_buf_0_val_7_V_ad    (getelementptr    ) [ 0001110]
StgValue_149          (br               ) [ 0000000]
StgValue_150          (br               ) [ 0000000]
StgValue_151          (br               ) [ 0000000]
StgValue_152          (br               ) [ 0000000]
StgValue_153          (br               ) [ 0000000]
StgValue_154          (br               ) [ 0000000]
StgValue_155          (br               ) [ 0000000]
StgValue_156          (br               ) [ 0000000]
StgValue_157          (br               ) [ 0000000]
StgValue_158          (br               ) [ 0000000]
StgValue_159          (br               ) [ 0000000]
StgValue_160          (br               ) [ 0000000]
StgValue_161          (br               ) [ 0000000]
StgValue_162          (specloopname     ) [ 0000000]
tmp_4_i               (specregionbegin  ) [ 0000000]
StgValue_164          (specpipeline     ) [ 0000000]
col_buf_0_val_0_V_s   (load             ) [ 0001010]
col_buf_0_val_1_V_s   (load             ) [ 0001010]
col_buf_0_val_2_V_s   (load             ) [ 0001010]
col_buf_0_val_3_V_s   (load             ) [ 0001010]
col_buf_0_val_4_V_s   (load             ) [ 0001010]
col_buf_0_val_5_V_s   (load             ) [ 0001010]
col_buf_0_val_6_V_s   (load             ) [ 0001010]
tmp_V_2               (read             ) [ 0000000]
StgValue_173          (store            ) [ 0000000]
StgValue_174          (br               ) [ 0000000]
tmp_3                 (mux              ) [ 0000000]
src_kernel_winY_0_v_3 (select           ) [ 0000000]
tmp_4                 (mux              ) [ 0000000]
src_kernel_winY_0_v_4 (select           ) [ 0000000]
tmp_5                 (mux              ) [ 0000000]
src_kernel_winY_0_v_5 (select           ) [ 0000000]
tmp_6                 (mux              ) [ 0000000]
src_kernel_winY_0_v_6 (select           ) [ 0000000]
OP1_V_0_0_i           (sext             ) [ 0000000]
OP1_V_0_1_i           (sext             ) [ 0000000]
addconv_i             (add              ) [ 0000000]
p_Val2_14_0_1_cast    (sext             ) [ 0000000]
tmp_164_0_2_cast_i_c  (sext             ) [ 0000000]
tmp_164_0_3_cast_i_c  (sext             ) [ 0000000]
tmp                   (add              ) [ 0000000]
tmp_cast              (sext             ) [ 0000000]
p_Val2_14_0_3_i       (add              ) [ 0001010]
empty                 (specregionend    ) [ 0000000]
StgValue_193          (br               ) [ 0011111]
tmp_V_load_1          (load             ) [ 0000000]
StgValue_195          (store            ) [ 0000000]
StgValue_196          (br               ) [ 0000000]
tmp_V_load_2          (load             ) [ 0000000]
StgValue_198          (store            ) [ 0000000]
StgValue_199          (br               ) [ 0000000]
tmp_V_load_3          (load             ) [ 0000000]
StgValue_201          (store            ) [ 0000000]
StgValue_202          (br               ) [ 0000000]
tmp_V_load_4          (load             ) [ 0000000]
StgValue_204          (store            ) [ 0000000]
StgValue_205          (br               ) [ 0000000]
tmp_V_load_5          (load             ) [ 0000000]
StgValue_207          (store            ) [ 0000000]
StgValue_208          (br               ) [ 0000000]
tmp_V_load_6          (load             ) [ 0000000]
StgValue_210          (store            ) [ 0000000]
StgValue_211          (br               ) [ 0000000]
tmp_V_load_7          (load             ) [ 0000000]
StgValue_213          (store            ) [ 0000000]
StgValue_214          (br               ) [ 0000000]
tmp_V_load            (load             ) [ 0000000]
StgValue_216          (store            ) [ 0000000]
StgValue_217          (store            ) [ 0000000]
StgValue_218          (store            ) [ 0000000]
StgValue_219          (store            ) [ 0000000]
StgValue_220          (store            ) [ 0000000]
StgValue_221          (store            ) [ 0000000]
StgValue_222          (store            ) [ 0000000]
StgValue_223          (br               ) [ 0000000]
tmp_s                 (mux              ) [ 0000000]
src_kernel_winY_0_v   (select           ) [ 0000000]
tmp_1                 (mux              ) [ 0000000]
src_kernel_winY_0_v_1 (select           ) [ 0000000]
tmp_2                 (mux              ) [ 0000000]
src_kernel_winY_0_v_2 (select           ) [ 0000000]
p_Val2_14_0_3_cast    (sext             ) [ 0000000]
tmp_164_0_4_cast_i    (sext             ) [ 0000000]
tmp_164_0_5_cast_i_c  (sext             ) [ 0000000]
tmp_164_0_6_cast_i_c  (sext             ) [ 0000000]
tmp1                  (add              ) [ 0000000]
tmp2                  (add              ) [ 0000000]
tmp2_cast             (sext             ) [ 0000000]
p_Val2_14_0_6_i       (add              ) [ 0000000]
tmp_V_3               (sext             ) [ 0000000]
StgValue_239          (write            ) [ 0000000]
StgValue_240          (br               ) [ 0000000]
empty_17              (specregionend    ) [ 0000000]
StgValue_242          (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rows_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cols_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i35P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.7i35.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="35" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="k_buf_0_val_7_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_7_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="k_buf_0_val_8_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_8_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_buf_0_val_9_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_9_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="k_buf_0_val_10_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_10_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="k_buf_0_val_11_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_11_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="k_buf_0_val_12_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_12_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="k_buf_0_val_13_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_13_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_1_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="stop_row_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stop_row/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="widthloop_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="widthloop/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="StgValue_23_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_25_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_V_2_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="35" slack="0"/>
<pin id="166" dir="0" index="1" bw="35" slack="0"/>
<pin id="167" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="StgValue_239_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="40" slack="0"/>
<pin id="173" dir="0" index="2" bw="38" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_239/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="k_buf_0_val_13_V_a_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_13_V_a/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="0" slack="2"/>
<pin id="261" dir="0" index="4" bw="8" slack="0"/>
<pin id="262" dir="0" index="5" bw="35" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="35" slack="0"/>
<pin id="264" dir="1" index="7" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_buf_0_val_0_V_s/3 StgValue_195/5 StgValue_216/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="k_buf_0_val_12_V_a_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_12_V_a/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2"/>
<pin id="265" dir="0" index="4" bw="8" slack="0"/>
<pin id="266" dir="0" index="5" bw="35" slack="2147483647"/>
<pin id="267" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="35" slack="0"/>
<pin id="268" dir="1" index="7" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_buf_0_val_1_V_s/3 StgValue_198/5 StgValue_217/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="k_buf_0_val_11_V_a_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_11_V_a/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2"/>
<pin id="269" dir="0" index="4" bw="8" slack="0"/>
<pin id="270" dir="0" index="5" bw="35" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="35" slack="0"/>
<pin id="272" dir="1" index="7" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_buf_0_val_2_V_s/3 StgValue_201/5 StgValue_218/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="k_buf_0_val_10_V_a_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_10_V_a/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2"/>
<pin id="273" dir="0" index="4" bw="8" slack="0"/>
<pin id="274" dir="0" index="5" bw="35" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="35" slack="0"/>
<pin id="276" dir="1" index="7" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_buf_0_val_3_V_s/3 StgValue_204/5 StgValue_219/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="k_buf_0_val_9_V_ad_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_9_V_ad/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2"/>
<pin id="277" dir="0" index="4" bw="8" slack="0"/>
<pin id="278" dir="0" index="5" bw="35" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="35" slack="0"/>
<pin id="280" dir="1" index="7" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_buf_0_val_4_V_s/3 StgValue_207/5 StgValue_220/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="k_buf_0_val_8_V_ad_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="32" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_8_V_ad/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="2"/>
<pin id="281" dir="0" index="4" bw="8" slack="0"/>
<pin id="282" dir="0" index="5" bw="35" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="35" slack="0"/>
<pin id="284" dir="1" index="7" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_buf_0_val_5_V_s/3 StgValue_210/5 StgValue_221/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="k_buf_0_val_7_V_ad_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="35" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_7_V_ad/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2"/>
<pin id="285" dir="0" index="4" bw="8" slack="0"/>
<pin id="286" dir="0" index="5" bw="35" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="35" slack="0"/>
<pin id="288" dir="1" index="7" bw="35" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="col_buf_0_val_6_V_s/3 StgValue_213/5 StgValue_222/5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="t_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="t_V_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="32" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="t_V_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="t_V_2_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="35" slack="4"/>
<pin id="313" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load_1/5 tmp_V_load/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="anchor_y_1_cast3_i2_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="anchor_y_1_cast3_i2_s/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="start_row_cast_i_cas_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="0" index="2" bw="32" slack="0"/>
<pin id="328" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="start_row_cast_i_cas/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_10_i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_i/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_11_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="3" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11_i/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="index_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="4" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="not_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="y_0_1_cast_i_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_0_1_cast_i/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="y_0_2_cast_i_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_0_2_cast_i_cast/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="y_0_3_cast_i_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="32" slack="0"/>
<pin id="372" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_0_3_cast_i_cast/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="y_0_4_cast_i_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_0_4_cast_i_cast/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="y_0_5_cast_i_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="32" slack="0"/>
<pin id="388" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_0_5_cast_i_cast/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond4_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="1"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_13_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13_i/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_14_i_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_15_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="1"/>
<pin id="416" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_138_0_i_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_138_0_i/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_13_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="rev_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_140_0_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_0_i/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_cond_i1_0_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1_0_i/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_14_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="6" slack="0"/>
<pin id="453" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_assign_4_0_i_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="0" index="2" bw="32" slack="1"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_4_0_i/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="p_assign_3_0_1_i_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_3_0_1_i/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_15_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="rev2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_140_0_1_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_0_1_i/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_cond_i1_0_1_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1_0_1_i/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_16_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_assign_4_0_1_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="32" slack="1"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_4_0_1_i/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_assign_3_0_2_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_3_0_2_i/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_17_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="rev3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_140_0_2_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="1"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_0_2_i/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="or_cond_i1_0_2_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1_0_2_i/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_18_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_assign_4_0_2_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="1"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_4_0_2_i/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_assign_3_0_3_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="3" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_3_0_3_i/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_19_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="0"/>
<pin id="566" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="rev4_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_140_0_3_i_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_0_3_i/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_cond_i1_0_3_i_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1_0_3_i/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_20_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="6" slack="0"/>
<pin id="591" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_assign_4_0_3_i_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="1"/>
<pin id="599" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_4_0_3_i/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="p_assign_3_0_4_i_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_3_0_4_i/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_21_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="6" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="rev5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_140_0_4_i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_0_4_i/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_cond_i1_0_4_i_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1_0_4_i/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_22_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="p_assign_4_0_4_i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="0" index="2" bw="32" slack="1"/>
<pin id="645" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_4_0_4_i/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_assign_3_0_5_i_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_3_0_5_i/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_23_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="6" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="rev6_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev6/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_140_0_5_i_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="1"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_0_5_i/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="or_cond_i1_0_5_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1_0_5_i/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_24_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="0" index="2" bw="6" slack="0"/>
<pin id="683" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="p_assign_4_0_5_i_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="0"/>
<pin id="690" dir="0" index="2" bw="32" slack="1"/>
<pin id="691" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_4_0_5_i/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="p_assign_3_0_6_i_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_3_0_6_i/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_25_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="0" index="2" bw="6" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="rev7_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev7/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_140_0_6_i_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_140_0_6_i/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="or_cond_i1_0_6_i_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="1" slack="0"/>
<pin id="722" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i1_0_6_i/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_26_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="6" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_assign_4_0_6_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="0" index="2" bw="32" slack="1"/>
<pin id="737" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_4_0_6_i/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_128_0_i_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_i/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_128_0_1_i_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_1_i/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_128_0_2_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="0" index="1" bw="32" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_2_i/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_128_0_3_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_3_i/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_128_0_4_i_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_4_i/2 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_128_0_5_i_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_5_i/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_128_0_6_i_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_128_0_6_i/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="y_1_0_i_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_0_i/2 "/>
</bind>
</comp>

<comp id="784" class="1004" name="row_assign_7_0_i_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="1"/>
<pin id="787" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_0_i/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_27_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="y_1_0_1_i_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="32" slack="0"/>
<pin id="797" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_0_1_i/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="row_assign_7_0_1_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="1"/>
<pin id="804" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_0_1_i/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_28_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="y_1_0_2_i_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="0" index="2" bw="32" slack="0"/>
<pin id="814" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_0_2_i/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="row_assign_7_0_2_i_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="1"/>
<pin id="821" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_0_2_i/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_29_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="y_1_0_3_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_0_3_i/2 "/>
</bind>
</comp>

<comp id="835" class="1004" name="row_assign_7_0_3_i_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="0"/>
<pin id="837" dir="0" index="1" bw="32" slack="1"/>
<pin id="838" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_0_3_i/2 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_30_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="0"/>
<pin id="842" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="844" class="1004" name="y_1_0_4_i_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="0" index="2" bw="32" slack="0"/>
<pin id="848" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_0_4_i/2 "/>
</bind>
</comp>

<comp id="852" class="1004" name="row_assign_7_0_4_i_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="1"/>
<pin id="855" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_0_4_i/2 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_31_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="861" class="1004" name="y_1_0_5_i_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="32" slack="0"/>
<pin id="865" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_0_5_i/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="row_assign_7_0_5_i_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="1"/>
<pin id="872" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_0_5_i/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_32_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="y_1_0_6_i_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="0" index="2" bw="32" slack="0"/>
<pin id="882" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_1_0_6_i/2 "/>
</bind>
</comp>

<comp id="886" class="1004" name="row_assign_7_0_6_i_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="1"/>
<pin id="889" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_7_0_6_i/2 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_33_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="895" class="1004" name="exitcond5_i_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="2"/>
<pin id="898" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/3 "/>
</bind>
</comp>

<comp id="900" class="1004" name="j_V_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="0" index="1" bw="1" slack="0"/>
<pin id="903" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_111_0_i_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111_0_i/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="StgValue_173_store_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="35" slack="0"/>
<pin id="919" dir="0" index="1" bw="35" slack="3"/>
<pin id="920" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/4 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_3_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="35" slack="0"/>
<pin id="924" dir="0" index="1" bw="35" slack="0"/>
<pin id="925" dir="0" index="2" bw="35" slack="0"/>
<pin id="926" dir="0" index="3" bw="35" slack="0"/>
<pin id="927" dir="0" index="4" bw="35" slack="0"/>
<pin id="928" dir="0" index="5" bw="35" slack="0"/>
<pin id="929" dir="0" index="6" bw="35" slack="0"/>
<pin id="930" dir="0" index="7" bw="35" slack="0"/>
<pin id="931" dir="0" index="8" bw="3" slack="2"/>
<pin id="932" dir="1" index="9" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="src_kernel_winY_0_v_3_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="2"/>
<pin id="943" dir="0" index="1" bw="35" slack="0"/>
<pin id="944" dir="0" index="2" bw="35" slack="0"/>
<pin id="945" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_winY_0_v_3/4 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_4_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="35" slack="0"/>
<pin id="950" dir="0" index="1" bw="35" slack="0"/>
<pin id="951" dir="0" index="2" bw="35" slack="0"/>
<pin id="952" dir="0" index="3" bw="35" slack="0"/>
<pin id="953" dir="0" index="4" bw="35" slack="0"/>
<pin id="954" dir="0" index="5" bw="35" slack="0"/>
<pin id="955" dir="0" index="6" bw="35" slack="0"/>
<pin id="956" dir="0" index="7" bw="35" slack="0"/>
<pin id="957" dir="0" index="8" bw="3" slack="2"/>
<pin id="958" dir="1" index="9" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="967" class="1004" name="src_kernel_winY_0_v_4_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="2"/>
<pin id="969" dir="0" index="1" bw="35" slack="0"/>
<pin id="970" dir="0" index="2" bw="35" slack="0"/>
<pin id="971" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_winY_0_v_4/4 "/>
</bind>
</comp>

<comp id="974" class="1004" name="tmp_5_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="35" slack="0"/>
<pin id="976" dir="0" index="1" bw="35" slack="0"/>
<pin id="977" dir="0" index="2" bw="35" slack="0"/>
<pin id="978" dir="0" index="3" bw="35" slack="0"/>
<pin id="979" dir="0" index="4" bw="35" slack="0"/>
<pin id="980" dir="0" index="5" bw="35" slack="0"/>
<pin id="981" dir="0" index="6" bw="35" slack="0"/>
<pin id="982" dir="0" index="7" bw="35" slack="0"/>
<pin id="983" dir="0" index="8" bw="3" slack="2"/>
<pin id="984" dir="1" index="9" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="993" class="1004" name="src_kernel_winY_0_v_5_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="1" slack="2"/>
<pin id="995" dir="0" index="1" bw="35" slack="0"/>
<pin id="996" dir="0" index="2" bw="35" slack="0"/>
<pin id="997" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_winY_0_v_5/4 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="tmp_6_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="35" slack="0"/>
<pin id="1002" dir="0" index="1" bw="35" slack="0"/>
<pin id="1003" dir="0" index="2" bw="35" slack="0"/>
<pin id="1004" dir="0" index="3" bw="35" slack="0"/>
<pin id="1005" dir="0" index="4" bw="35" slack="0"/>
<pin id="1006" dir="0" index="5" bw="35" slack="0"/>
<pin id="1007" dir="0" index="6" bw="35" slack="0"/>
<pin id="1008" dir="0" index="7" bw="35" slack="0"/>
<pin id="1009" dir="0" index="8" bw="3" slack="2"/>
<pin id="1010" dir="1" index="9" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="src_kernel_winY_0_v_6_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="2"/>
<pin id="1021" dir="0" index="1" bw="35" slack="0"/>
<pin id="1022" dir="0" index="2" bw="35" slack="0"/>
<pin id="1023" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_winY_0_v_6/4 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="OP1_V_0_0_i_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="35" slack="0"/>
<pin id="1028" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_0_0_i/4 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="OP1_V_0_1_i_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="35" slack="0"/>
<pin id="1032" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_0_1_i/4 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="addconv_i_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="35" slack="0"/>
<pin id="1036" dir="0" index="1" bw="35" slack="0"/>
<pin id="1037" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_i/4 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="p_Val2_14_0_1_cast_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="36" slack="0"/>
<pin id="1042" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_14_0_1_cast/4 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_164_0_2_cast_i_c_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="35" slack="0"/>
<pin id="1046" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_164_0_2_cast_i_c/4 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_164_0_3_cast_i_c_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="35" slack="0"/>
<pin id="1050" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_164_0_3_cast_i_c/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="35" slack="0"/>
<pin id="1054" dir="0" index="1" bw="35" slack="0"/>
<pin id="1055" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_cast_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="36" slack="0"/>
<pin id="1060" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="p_Val2_14_0_3_i_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="36" slack="0"/>
<pin id="1064" dir="0" index="1" bw="36" slack="0"/>
<pin id="1065" dir="1" index="2" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14_0_3_i/4 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_V_load_2_load_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="35" slack="4"/>
<pin id="1070" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load_2/5 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_V_load_3_load_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="35" slack="4"/>
<pin id="1074" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load_3/5 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_V_load_4_load_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="35" slack="4"/>
<pin id="1078" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load_4/5 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_V_load_5_load_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="35" slack="4"/>
<pin id="1082" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load_5/5 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="tmp_V_load_6_load_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="35" slack="4"/>
<pin id="1086" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load_6/5 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="tmp_V_load_7_load_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="35" slack="4"/>
<pin id="1090" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load_7/5 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="tmp_s_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="35" slack="0"/>
<pin id="1094" dir="0" index="1" bw="35" slack="1"/>
<pin id="1095" dir="0" index="2" bw="35" slack="1"/>
<pin id="1096" dir="0" index="3" bw="35" slack="1"/>
<pin id="1097" dir="0" index="4" bw="35" slack="1"/>
<pin id="1098" dir="0" index="5" bw="35" slack="1"/>
<pin id="1099" dir="0" index="6" bw="35" slack="1"/>
<pin id="1100" dir="0" index="7" bw="35" slack="1"/>
<pin id="1101" dir="0" index="8" bw="3" slack="3"/>
<pin id="1102" dir="1" index="9" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="src_kernel_winY_0_v_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="3"/>
<pin id="1106" dir="0" index="1" bw="35" slack="0"/>
<pin id="1107" dir="0" index="2" bw="35" slack="1"/>
<pin id="1108" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_winY_0_v/5 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="35" slack="0"/>
<pin id="1112" dir="0" index="1" bw="35" slack="1"/>
<pin id="1113" dir="0" index="2" bw="35" slack="1"/>
<pin id="1114" dir="0" index="3" bw="35" slack="1"/>
<pin id="1115" dir="0" index="4" bw="35" slack="1"/>
<pin id="1116" dir="0" index="5" bw="35" slack="1"/>
<pin id="1117" dir="0" index="6" bw="35" slack="1"/>
<pin id="1118" dir="0" index="7" bw="35" slack="1"/>
<pin id="1119" dir="0" index="8" bw="3" slack="3"/>
<pin id="1120" dir="1" index="9" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="src_kernel_winY_0_v_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="3"/>
<pin id="1124" dir="0" index="1" bw="35" slack="0"/>
<pin id="1125" dir="0" index="2" bw="35" slack="1"/>
<pin id="1126" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_winY_0_v_1/5 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="tmp_2_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="35" slack="0"/>
<pin id="1130" dir="0" index="1" bw="35" slack="1"/>
<pin id="1131" dir="0" index="2" bw="35" slack="1"/>
<pin id="1132" dir="0" index="3" bw="35" slack="1"/>
<pin id="1133" dir="0" index="4" bw="35" slack="1"/>
<pin id="1134" dir="0" index="5" bw="35" slack="1"/>
<pin id="1135" dir="0" index="6" bw="35" slack="1"/>
<pin id="1136" dir="0" index="7" bw="35" slack="1"/>
<pin id="1137" dir="0" index="8" bw="3" slack="3"/>
<pin id="1138" dir="1" index="9" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="src_kernel_winY_0_v_2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="3"/>
<pin id="1142" dir="0" index="1" bw="35" slack="0"/>
<pin id="1143" dir="0" index="2" bw="35" slack="1"/>
<pin id="1144" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_winY_0_v_2/5 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_Val2_14_0_3_cast_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="37" slack="1"/>
<pin id="1148" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_14_0_3_cast/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_164_0_4_cast_i_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="35" slack="0"/>
<pin id="1151" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_164_0_4_cast_i/5 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="tmp_164_0_5_cast_i_c_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="35" slack="0"/>
<pin id="1155" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_164_0_5_cast_i_c/5 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_164_0_6_cast_i_c_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="35" slack="0"/>
<pin id="1159" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_164_0_6_cast_i_c/5 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp1_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="37" slack="0"/>
<pin id="1163" dir="0" index="1" bw="35" slack="0"/>
<pin id="1164" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp2_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="35" slack="0"/>
<pin id="1169" dir="0" index="1" bw="35" slack="0"/>
<pin id="1170" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp2_cast_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="36" slack="0"/>
<pin id="1175" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="p_Val2_14_0_6_i_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="36" slack="0"/>
<pin id="1179" dir="0" index="1" bw="38" slack="0"/>
<pin id="1180" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_14_0_6_i/5 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_V_3_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="38" slack="0"/>
<pin id="1185" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_V_3/5 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="tmp_V_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="35" slack="3"/>
<pin id="1190" dir="1" index="1" bw="35" slack="3"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1200" class="1005" name="stop_row_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stop_row "/>
</bind>
</comp>

<comp id="1213" class="1005" name="widthloop_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="2"/>
<pin id="1215" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="widthloop "/>
</bind>
</comp>

<comp id="1218" class="1005" name="start_row_cast_i_cas_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="1"/>
<pin id="1220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="start_row_cast_i_cas "/>
</bind>
</comp>

<comp id="1224" class="1005" name="tmp_10_i_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="1235" class="1005" name="tmp_11_i_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="1240" class="1005" name="index_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="1251" class="1005" name="y_0_1_cast_i_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_0_1_cast_i "/>
</bind>
</comp>

<comp id="1256" class="1005" name="y_0_2_cast_i_cast_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_0_2_cast_i_cast "/>
</bind>
</comp>

<comp id="1261" class="1005" name="y_0_3_cast_i_cast_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_0_3_cast_i_cast "/>
</bind>
</comp>

<comp id="1266" class="1005" name="y_0_4_cast_i_cast_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_0_4_cast_i_cast "/>
</bind>
</comp>

<comp id="1271" class="1005" name="y_0_5_cast_i_cast_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="32" slack="1"/>
<pin id="1273" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_0_5_cast_i_cast "/>
</bind>
</comp>

<comp id="1276" class="1005" name="exitcond4_i_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="1280" class="1005" name="i_V_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="32" slack="0"/>
<pin id="1282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1285" class="1005" name="tmp_13_i_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="1"/>
<pin id="1287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="1289" class="1005" name="tmp_14_i_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="1"/>
<pin id="1291" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="1293" class="1005" name="tmp_15_i_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="2"/>
<pin id="1295" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_128_0_i_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="1"/>
<pin id="1306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128_0_i "/>
</bind>
</comp>

<comp id="1308" class="1005" name="tmp_128_0_1_i_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="1"/>
<pin id="1310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128_0_1_i "/>
</bind>
</comp>

<comp id="1312" class="1005" name="tmp_128_0_2_i_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="1"/>
<pin id="1314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128_0_2_i "/>
</bind>
</comp>

<comp id="1316" class="1005" name="tmp_128_0_3_i_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128_0_3_i "/>
</bind>
</comp>

<comp id="1320" class="1005" name="tmp_128_0_4_i_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="1" slack="1"/>
<pin id="1322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128_0_4_i "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_128_0_5_i_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="1"/>
<pin id="1326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128_0_5_i "/>
</bind>
</comp>

<comp id="1328" class="1005" name="tmp_128_0_6_i_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_128_0_6_i "/>
</bind>
</comp>

<comp id="1332" class="1005" name="tmp_27_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="3" slack="3"/>
<pin id="1334" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_28_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="3" slack="3"/>
<pin id="1339" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp_29_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="3" slack="3"/>
<pin id="1344" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="tmp_30_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="3" slack="2"/>
<pin id="1349" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="tmp_31_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="3" slack="2"/>
<pin id="1354" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="tmp_32_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="3" slack="2"/>
<pin id="1359" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="tmp_33_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="3" slack="2"/>
<pin id="1364" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="exitcond5_i_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="1"/>
<pin id="1369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5_i "/>
</bind>
</comp>

<comp id="1371" class="1005" name="j_V_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="0"/>
<pin id="1373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1376" class="1005" name="k_buf_0_val_13_V_a_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="8" slack="1"/>
<pin id="1378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_13_V_a "/>
</bind>
</comp>

<comp id="1382" class="1005" name="k_buf_0_val_12_V_a_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="8" slack="1"/>
<pin id="1384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_12_V_a "/>
</bind>
</comp>

<comp id="1388" class="1005" name="k_buf_0_val_11_V_a_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="8" slack="1"/>
<pin id="1390" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_11_V_a "/>
</bind>
</comp>

<comp id="1394" class="1005" name="k_buf_0_val_10_V_a_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="8" slack="1"/>
<pin id="1396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_10_V_a "/>
</bind>
</comp>

<comp id="1400" class="1005" name="k_buf_0_val_9_V_ad_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="8" slack="1"/>
<pin id="1402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_9_V_ad "/>
</bind>
</comp>

<comp id="1406" class="1005" name="k_buf_0_val_8_V_ad_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="8" slack="1"/>
<pin id="1408" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_8_V_ad "/>
</bind>
</comp>

<comp id="1412" class="1005" name="k_buf_0_val_7_V_ad_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="1"/>
<pin id="1414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_7_V_ad "/>
</bind>
</comp>

<comp id="1418" class="1005" name="col_buf_0_val_0_V_s_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="35" slack="1"/>
<pin id="1420" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_0_V_s "/>
</bind>
</comp>

<comp id="1425" class="1005" name="col_buf_0_val_1_V_s_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="35" slack="1"/>
<pin id="1427" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_1_V_s "/>
</bind>
</comp>

<comp id="1433" class="1005" name="col_buf_0_val_2_V_s_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="35" slack="1"/>
<pin id="1435" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_2_V_s "/>
</bind>
</comp>

<comp id="1441" class="1005" name="col_buf_0_val_3_V_s_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="35" slack="1"/>
<pin id="1443" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_3_V_s "/>
</bind>
</comp>

<comp id="1449" class="1005" name="col_buf_0_val_4_V_s_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="35" slack="1"/>
<pin id="1451" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_4_V_s "/>
</bind>
</comp>

<comp id="1458" class="1005" name="col_buf_0_val_5_V_s_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="35" slack="1"/>
<pin id="1460" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_5_V_s "/>
</bind>
</comp>

<comp id="1467" class="1005" name="col_buf_0_val_6_V_s_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="35" slack="1"/>
<pin id="1469" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="col_buf_0_val_6_V_s "/>
</bind>
</comp>

<comp id="1476" class="1005" name="p_Val2_14_0_3_i_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="37" slack="1"/>
<pin id="1478" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14_0_3_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="136" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="142" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="92" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="96" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="62" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="62" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="62" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="62" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="225" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="62" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="249" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="321"><net_src comp="130" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="42" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="20" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="329"><net_src comp="130" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="136" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="46" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="316" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="136" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="130" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="130" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="20" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="24" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="130" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="20" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="130" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="14" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="130" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="24" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="293" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="293" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="293" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="293" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="293" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="293" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="72" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="418" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="432" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="70" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="418" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="72" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="462"><net_src comp="449" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="20" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="293" pin="4"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="464" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="478" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="464" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="20" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="76" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="293" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="70" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="510" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="72" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="50" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="510" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="524" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="70" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="510" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="72" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="554"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="293" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="567"><net_src comp="70" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="72" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="50" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="556" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="570" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="592"><net_src comp="70" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="556" pin="2"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="72" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="600"><net_src comp="587" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="20" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="80" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="293" pin="4"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="70" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="72" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="50" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="602" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="616" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="70" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="602" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="72" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="646"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="20" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="82" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="293" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="70" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="72" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="50" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="648" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="662" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="684"><net_src comp="70" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="648" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="686"><net_src comp="72" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="692"><net_src comp="679" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="20" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="48" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="293" pin="4"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="70" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="72" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="700" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="50" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="694" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="714" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="708" pin="2"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="70" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="694" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="72" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="738"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="20" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="293" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="20" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="293" pin="4"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="293" pin="4"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="293" pin="4"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="293" pin="4"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="293" pin="4"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="293" pin="4"/><net_sink comp="771" pin=1"/></net>

<net id="781"><net_src comp="443" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="418" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="457" pin="3"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="776" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="489" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="464" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="503" pin="3"/><net_sink comp="793" pin=2"/></net>

<net id="805"><net_src comp="793" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="801" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="535" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="510" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="549" pin="3"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="810" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="581" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="556" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="595" pin="3"/><net_sink comp="827" pin=2"/></net>

<net id="839"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="627" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="602" pin="2"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="641" pin="3"/><net_sink comp="844" pin=2"/></net>

<net id="856"><net_src comp="844" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="852" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="673" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="648" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="687" pin="3"/><net_sink comp="861" pin=2"/></net>

<net id="873"><net_src comp="861" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="869" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="719" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="694" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="733" pin="3"/><net_sink comp="878" pin=2"/></net>

<net id="890"><net_src comp="878" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="304" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="904"><net_src comp="304" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="14" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="304" pin="4"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="913"><net_src comp="906" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="914"><net_src comp="906" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="915"><net_src comp="906" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="916"><net_src comp="906" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="921"><net_src comp="164" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="933"><net_src comp="94" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="934"><net_src comp="183" pin="3"/><net_sink comp="922" pin=1"/></net>

<net id="935"><net_src comp="195" pin="3"/><net_sink comp="922" pin=2"/></net>

<net id="936"><net_src comp="207" pin="3"/><net_sink comp="922" pin=3"/></net>

<net id="937"><net_src comp="219" pin="3"/><net_sink comp="922" pin=4"/></net>

<net id="938"><net_src comp="231" pin="3"/><net_sink comp="922" pin=5"/></net>

<net id="939"><net_src comp="243" pin="3"/><net_sink comp="922" pin=6"/></net>

<net id="940"><net_src comp="255" pin="3"/><net_sink comp="922" pin=7"/></net>

<net id="946"><net_src comp="922" pin="9"/><net_sink comp="941" pin=1"/></net>

<net id="947"><net_src comp="219" pin="3"/><net_sink comp="941" pin=2"/></net>

<net id="959"><net_src comp="94" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="960"><net_src comp="183" pin="3"/><net_sink comp="948" pin=1"/></net>

<net id="961"><net_src comp="195" pin="3"/><net_sink comp="948" pin=2"/></net>

<net id="962"><net_src comp="207" pin="3"/><net_sink comp="948" pin=3"/></net>

<net id="963"><net_src comp="219" pin="3"/><net_sink comp="948" pin=4"/></net>

<net id="964"><net_src comp="231" pin="3"/><net_sink comp="948" pin=5"/></net>

<net id="965"><net_src comp="243" pin="3"/><net_sink comp="948" pin=6"/></net>

<net id="966"><net_src comp="255" pin="3"/><net_sink comp="948" pin=7"/></net>

<net id="972"><net_src comp="948" pin="9"/><net_sink comp="967" pin=1"/></net>

<net id="973"><net_src comp="207" pin="3"/><net_sink comp="967" pin=2"/></net>

<net id="985"><net_src comp="94" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="986"><net_src comp="183" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="987"><net_src comp="195" pin="3"/><net_sink comp="974" pin=2"/></net>

<net id="988"><net_src comp="207" pin="3"/><net_sink comp="974" pin=3"/></net>

<net id="989"><net_src comp="219" pin="3"/><net_sink comp="974" pin=4"/></net>

<net id="990"><net_src comp="231" pin="3"/><net_sink comp="974" pin=5"/></net>

<net id="991"><net_src comp="243" pin="3"/><net_sink comp="974" pin=6"/></net>

<net id="992"><net_src comp="255" pin="3"/><net_sink comp="974" pin=7"/></net>

<net id="998"><net_src comp="974" pin="9"/><net_sink comp="993" pin=1"/></net>

<net id="999"><net_src comp="195" pin="3"/><net_sink comp="993" pin=2"/></net>

<net id="1011"><net_src comp="94" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1012"><net_src comp="183" pin="3"/><net_sink comp="1000" pin=1"/></net>

<net id="1013"><net_src comp="195" pin="3"/><net_sink comp="1000" pin=2"/></net>

<net id="1014"><net_src comp="207" pin="3"/><net_sink comp="1000" pin=3"/></net>

<net id="1015"><net_src comp="219" pin="3"/><net_sink comp="1000" pin=4"/></net>

<net id="1016"><net_src comp="231" pin="3"/><net_sink comp="1000" pin=5"/></net>

<net id="1017"><net_src comp="243" pin="3"/><net_sink comp="1000" pin=6"/></net>

<net id="1018"><net_src comp="255" pin="3"/><net_sink comp="1000" pin=7"/></net>

<net id="1024"><net_src comp="1000" pin="9"/><net_sink comp="1019" pin=1"/></net>

<net id="1025"><net_src comp="183" pin="3"/><net_sink comp="1019" pin=2"/></net>

<net id="1029"><net_src comp="1019" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="993" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1038"><net_src comp="1030" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="1026" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1043"><net_src comp="1034" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="967" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="941" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="1044" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1048" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1061"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1066"><net_src comp="1058" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1040" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1068" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="1075"><net_src comp="1072" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="1079"><net_src comp="1076" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="1083"><net_src comp="1080" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="1087"><net_src comp="1084" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="1091"><net_src comp="1088" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="1103"><net_src comp="94" pin="0"/><net_sink comp="1092" pin=0"/></net>

<net id="1109"><net_src comp="1092" pin="9"/><net_sink comp="1104" pin=1"/></net>

<net id="1121"><net_src comp="94" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1127"><net_src comp="1110" pin="9"/><net_sink comp="1122" pin=1"/></net>

<net id="1139"><net_src comp="94" pin="0"/><net_sink comp="1128" pin=0"/></net>

<net id="1145"><net_src comp="1128" pin="9"/><net_sink comp="1140" pin=1"/></net>

<net id="1152"><net_src comp="1140" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="1122" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1160"><net_src comp="1104" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="1146" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1149" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="1153" pin="1"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="1157" pin="1"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="1167" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="1173" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1161" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1186"><net_src comp="1177" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="1191"><net_src comp="98" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1195"><net_src comp="1188" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1196"><net_src comp="1188" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1197"><net_src comp="1188" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1198"><net_src comp="1188" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1199"><net_src comp="1188" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1203"><net_src comp="136" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1207"><net_src comp="1200" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="1208"><net_src comp="1200" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="1209"><net_src comp="1200" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1210"><net_src comp="1200" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1211"><net_src comp="1200" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1212"><net_src comp="1200" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1216"><net_src comp="142" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1221"><net_src comp="324" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1227"><net_src comp="332" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="1231"><net_src comp="1224" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="1232"><net_src comp="1224" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="1233"><net_src comp="1224" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="1234"><net_src comp="1224" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="1238"><net_src comp="338" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="1243"><net_src comp="344" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1246"><net_src comp="1240" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1247"><net_src comp="1240" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="1248"><net_src comp="1240" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1249"><net_src comp="1240" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1250"><net_src comp="1240" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1254"><net_src comp="356" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1259"><net_src comp="360" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1264"><net_src comp="368" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1269"><net_src comp="376" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1274"><net_src comp="384" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1279"><net_src comp="392" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="397" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1288"><net_src comp="403" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="408" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1296"><net_src comp="413" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1299"><net_src comp="1293" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1300"><net_src comp="1293" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1301"><net_src comp="1293" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1302"><net_src comp="1293" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1303"><net_src comp="1293" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1307"><net_src comp="740" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="746" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1315"><net_src comp="751" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1319"><net_src comp="756" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1323"><net_src comp="761" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1327"><net_src comp="766" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="771" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1335"><net_src comp="789" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="1092" pin=8"/></net>

<net id="1340"><net_src comp="806" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="1110" pin=8"/></net>

<net id="1345"><net_src comp="823" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="1128" pin=8"/></net>

<net id="1350"><net_src comp="840" pin="1"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="922" pin=8"/></net>

<net id="1355"><net_src comp="857" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="948" pin=8"/></net>

<net id="1360"><net_src comp="874" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="974" pin=8"/></net>

<net id="1365"><net_src comp="891" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1000" pin=8"/></net>

<net id="1370"><net_src comp="895" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1374"><net_src comp="900" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1379"><net_src comp="177" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="1385"><net_src comp="189" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1391"><net_src comp="201" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1393"><net_src comp="1388" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="1397"><net_src comp="213" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1403"><net_src comp="225" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1409"><net_src comp="237" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="1411"><net_src comp="1406" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="1415"><net_src comp="249" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1421"><net_src comp="183" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1424"><net_src comp="1418" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1428"><net_src comp="195" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="1092" pin=2"/></net>

<net id="1431"><net_src comp="1425" pin="1"/><net_sink comp="1110" pin=2"/></net>

<net id="1432"><net_src comp="1425" pin="1"/><net_sink comp="1128" pin=2"/></net>

<net id="1436"><net_src comp="207" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="195" pin=4"/></net>

<net id="1438"><net_src comp="1433" pin="1"/><net_sink comp="1092" pin=3"/></net>

<net id="1439"><net_src comp="1433" pin="1"/><net_sink comp="1110" pin=3"/></net>

<net id="1440"><net_src comp="1433" pin="1"/><net_sink comp="1128" pin=3"/></net>

<net id="1444"><net_src comp="219" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="1092" pin=4"/></net>

<net id="1447"><net_src comp="1441" pin="1"/><net_sink comp="1110" pin=4"/></net>

<net id="1448"><net_src comp="1441" pin="1"/><net_sink comp="1128" pin=4"/></net>

<net id="1452"><net_src comp="231" pin="3"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="1092" pin=5"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="1110" pin=5"/></net>

<net id="1456"><net_src comp="1449" pin="1"/><net_sink comp="1128" pin=5"/></net>

<net id="1457"><net_src comp="1449" pin="1"/><net_sink comp="1140" pin=2"/></net>

<net id="1461"><net_src comp="243" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="1092" pin=6"/></net>

<net id="1464"><net_src comp="1458" pin="1"/><net_sink comp="1110" pin=6"/></net>

<net id="1465"><net_src comp="1458" pin="1"/><net_sink comp="1122" pin=2"/></net>

<net id="1466"><net_src comp="1458" pin="1"/><net_sink comp="1128" pin=6"/></net>

<net id="1470"><net_src comp="255" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="243" pin=4"/></net>

<net id="1472"><net_src comp="1467" pin="1"/><net_sink comp="1092" pin=7"/></net>

<net id="1473"><net_src comp="1467" pin="1"/><net_sink comp="1104" pin=2"/></net>

<net id="1474"><net_src comp="1467" pin="1"/><net_sink comp="1110" pin=7"/></net>

<net id="1475"><net_src comp="1467" pin="1"/><net_sink comp="1128" pin=7"/></net>

<net id="1479"><net_src comp="1062" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="1146" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V_V | {}
	Port: p_dst_V_V | {5 }
	Port: rows_out | {1 }
	Port: cols_out | {1 }
 - Input state : 
	Port: column_filter : p_src_data_stream_V_V | {4 }
	Port: column_filter : p_read | {1 }
	Port: column_filter : rows | {1 }
	Port: column_filter : cols | {1 }
  - Chain level:
	State 1
		rend_i_0_i : 1
		tmp_11_i : 1
	State 2
		exitcond4_i : 1
		i_V : 1
		StgValue_44 : 2
		tmp_13_i : 1
		tmp_14_i : 1
		tmp_15_i : 1
		tmp_138_0_i : 1
		tmp_13 : 2
		rev : 3
		tmp_140_0_i : 2
		or_cond_i1_0_i : 3
		tmp_14 : 2
		p_assign_4_0_i : 3
		p_assign_3_0_1_i : 1
		tmp_15 : 2
		rev2 : 3
		tmp_140_0_1_i : 2
		or_cond_i1_0_1_i : 3
		tmp_16 : 2
		p_assign_4_0_1_i : 3
		p_assign_3_0_2_i : 1
		tmp_17 : 2
		rev3 : 3
		tmp_140_0_2_i : 2
		or_cond_i1_0_2_i : 3
		tmp_18 : 2
		p_assign_4_0_2_i : 3
		p_assign_3_0_3_i : 1
		tmp_19 : 2
		rev4 : 3
		tmp_140_0_3_i : 2
		or_cond_i1_0_3_i : 3
		tmp_20 : 2
		p_assign_4_0_3_i : 3
		p_assign_3_0_4_i : 1
		tmp_21 : 2
		rev5 : 3
		tmp_140_0_4_i : 2
		or_cond_i1_0_4_i : 3
		tmp_22 : 2
		p_assign_4_0_4_i : 3
		p_assign_3_0_5_i : 1
		tmp_23 : 2
		rev6 : 3
		tmp_140_0_5_i : 2
		or_cond_i1_0_5_i : 3
		tmp_24 : 2
		p_assign_4_0_5_i : 3
		p_assign_3_0_6_i : 1
		tmp_25 : 2
		rev7 : 3
		tmp_140_0_6_i : 2
		or_cond_i1_0_6_i : 3
		tmp_26 : 2
		p_assign_4_0_6_i : 3
		tmp_128_0_i : 1
		tmp_128_0_1_i : 1
		tmp_128_0_2_i : 1
		tmp_128_0_3_i : 1
		tmp_128_0_4_i : 1
		tmp_128_0_5_i : 1
		tmp_128_0_6_i : 1
		y_1_0_i : 3
		row_assign_7_0_i : 4
		tmp_27 : 5
		y_1_0_1_i : 3
		row_assign_7_0_1_i : 4
		tmp_28 : 5
		y_1_0_2_i : 3
		row_assign_7_0_2_i : 4
		tmp_29 : 5
		y_1_0_3_i : 3
		row_assign_7_0_3_i : 4
		tmp_30 : 5
		y_1_0_4_i : 3
		row_assign_7_0_4_i : 4
		tmp_31 : 5
		y_1_0_5_i : 3
		row_assign_7_0_5_i : 4
		tmp_32 : 5
		y_1_0_6_i : 3
		row_assign_7_0_6_i : 4
		tmp_33 : 5
	State 3
		exitcond5_i : 1
		j_V : 1
		StgValue_133 : 2
		tmp_111_0_i : 1
		k_buf_0_val_13_V_a : 2
		col_buf_0_val_0_V_s : 3
		k_buf_0_val_12_V_a : 2
		col_buf_0_val_1_V_s : 3
		k_buf_0_val_11_V_a : 2
		col_buf_0_val_2_V_s : 3
		k_buf_0_val_10_V_a : 2
		col_buf_0_val_3_V_s : 3
		k_buf_0_val_9_V_ad : 2
		col_buf_0_val_4_V_s : 3
		k_buf_0_val_8_V_ad : 2
		col_buf_0_val_5_V_s : 3
		k_buf_0_val_7_V_ad : 2
		col_buf_0_val_6_V_s : 3
	State 4
		tmp_3 : 1
		src_kernel_winY_0_v_3 : 2
		tmp_4 : 1
		src_kernel_winY_0_v_4 : 2
		tmp_5 : 1
		src_kernel_winY_0_v_5 : 2
		tmp_6 : 1
		src_kernel_winY_0_v_6 : 2
		OP1_V_0_0_i : 3
		OP1_V_0_1_i : 3
		addconv_i : 4
		p_Val2_14_0_1_cast : 5
		tmp_164_0_2_cast_i_c : 3
		tmp_164_0_3_cast_i_c : 3
		tmp : 4
		tmp_cast : 5
		p_Val2_14_0_3_i : 6
		empty : 1
	State 5
		StgValue_195 : 1
		StgValue_198 : 1
		StgValue_201 : 1
		StgValue_204 : 1
		StgValue_207 : 1
		StgValue_210 : 1
		StgValue_213 : 1
		StgValue_222 : 1
		src_kernel_winY_0_v : 1
		src_kernel_winY_0_v_1 : 1
		src_kernel_winY_0_v_2 : 1
		tmp_164_0_4_cast_i : 2
		tmp_164_0_5_cast_i_c : 2
		tmp_164_0_6_cast_i_c : 2
		tmp1 : 3
		tmp2 : 3
		tmp2_cast : 4
		p_Val2_14_0_6_i : 5
		tmp_V_3 : 6
		StgValue_239 : 7
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |  anchor_y_1_cast3_i2_s_fu_316 |    0    |    32   |
|          |  start_row_cast_i_cas_fu_324  |    0    |    32   |
|          |    y_0_2_cast_i_cast_fu_360   |    0    |    32   |
|          |    y_0_3_cast_i_cast_fu_368   |    0    |    32   |
|          |    y_0_4_cast_i_cast_fu_376   |    0    |    32   |
|          |    y_0_5_cast_i_cast_fu_384   |    0    |    32   |
|          |     p_assign_4_0_i_fu_457     |    0    |    32   |
|          |    p_assign_4_0_1_i_fu_503    |    0    |    32   |
|          |    p_assign_4_0_2_i_fu_549    |    0    |    32   |
|          |    p_assign_4_0_3_i_fu_595    |    0    |    32   |
|          |    p_assign_4_0_4_i_fu_641    |    0    |    32   |
|          |    p_assign_4_0_5_i_fu_687    |    0    |    32   |
|          |    p_assign_4_0_6_i_fu_733    |    0    |    32   |
|  select  |         y_1_0_i_fu_776        |    0    |    32   |
|          |        y_1_0_1_i_fu_793       |    0    |    32   |
|          |        y_1_0_2_i_fu_810       |    0    |    32   |
|          |        y_1_0_3_i_fu_827       |    0    |    32   |
|          |        y_1_0_4_i_fu_844       |    0    |    32   |
|          |        y_1_0_5_i_fu_861       |    0    |    32   |
|          |        y_1_0_6_i_fu_878       |    0    |    32   |
|          |  src_kernel_winY_0_v_3_fu_941 |    0    |    35   |
|          |  src_kernel_winY_0_v_4_fu_967 |    0    |    35   |
|          |  src_kernel_winY_0_v_5_fu_993 |    0    |    35   |
|          | src_kernel_winY_0_v_6_fu_1019 |    0    |    35   |
|          |  src_kernel_winY_0_v_fu_1104  |    0    |    35   |
|          | src_kernel_winY_0_v_1_fu_1122 |    0    |    35   |
|          | src_kernel_winY_0_v_2_fu_1140 |    0    |    35   |
|----------|-------------------------------|---------|---------|
|          |        tmp_10_i_fu_332        |    0    |    39   |
|          |          index_fu_344         |    0    |    39   |
|          |           i_V_fu_397          |    0    |    39   |
|          |       tmp_138_0_i_fu_418      |    0    |    39   |
|          |    p_assign_3_0_1_i_fu_464    |    0    |    39   |
|          |    p_assign_3_0_2_i_fu_510    |    0    |    39   |
|          |    p_assign_3_0_3_i_fu_556    |    0    |    39   |
|          |    p_assign_3_0_4_i_fu_602    |    0    |    39   |
|    add   |    p_assign_3_0_5_i_fu_648    |    0    |    39   |
|          |    p_assign_3_0_6_i_fu_694    |    0    |    39   |
|          |           j_V_fu_900          |    0    |    39   |
|          |       addconv_i_fu_1034       |    0    |    42   |
|          |          tmp_fu_1052          |    0    |    42   |
|          |    p_Val2_14_0_3_i_fu_1062    |    0    |    43   |
|          |          tmp1_fu_1161         |    0    |    35   |
|          |          tmp2_fu_1167         |    0    |    42   |
|          |    p_Val2_14_0_6_i_fu_1177    |    0    |    35   |
|----------|-------------------------------|---------|---------|
|          |          tmp_3_fu_922         |    39   |    15   |
|          |          tmp_4_fu_948         |    39   |    15   |
|          |          tmp_5_fu_974         |    39   |    15   |
|    mux   |         tmp_6_fu_1000         |    39   |    15   |
|          |         tmp_s_fu_1092         |    39   |    15   |
|          |         tmp_1_fu_1110         |    39   |    15   |
|          |         tmp_2_fu_1128         |    39   |    15   |
|----------|-------------------------------|---------|---------|
|          |       exitcond4_i_fu_392      |    0    |    18   |
|          |        tmp_13_i_fu_403        |    0    |    18   |
|          |        tmp_14_i_fu_408        |    0    |    18   |
|          |        tmp_15_i_fu_413        |    0    |    18   |
|          |       tmp_140_0_i_fu_438      |    0    |    18   |
|          |      tmp_140_0_1_i_fu_484     |    0    |    18   |
|          |      tmp_140_0_2_i_fu_530     |    0    |    18   |
|          |      tmp_140_0_3_i_fu_576     |    0    |    18   |
|          |      tmp_140_0_4_i_fu_622     |    0    |    18   |
|   icmp   |      tmp_140_0_5_i_fu_668     |    0    |    18   |
|          |      tmp_140_0_6_i_fu_714     |    0    |    18   |
|          |       tmp_128_0_i_fu_740      |    0    |    18   |
|          |      tmp_128_0_1_i_fu_746     |    0    |    18   |
|          |      tmp_128_0_2_i_fu_751     |    0    |    18   |
|          |      tmp_128_0_3_i_fu_756     |    0    |    18   |
|          |      tmp_128_0_4_i_fu_761     |    0    |    18   |
|          |      tmp_128_0_5_i_fu_766     |    0    |    18   |
|          |      tmp_128_0_6_i_fu_771     |    0    |    18   |
|          |       exitcond5_i_fu_895      |    0    |    18   |
|----------|-------------------------------|---------|---------|
|          |        tmp_11_i_fu_338        |    0    |    39   |
|          |    row_assign_7_0_i_fu_784    |    0    |    39   |
|          |   row_assign_7_0_1_i_fu_801   |    0    |    39   |
|    sub   |   row_assign_7_0_2_i_fu_818   |    0    |    39   |
|          |   row_assign_7_0_3_i_fu_835   |    0    |    39   |
|          |   row_assign_7_0_4_i_fu_852   |    0    |    39   |
|          |   row_assign_7_0_5_i_fu_869   |    0    |    39   |
|          |   row_assign_7_0_6_i_fu_886   |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |        not_read_fu_350        |    0    |    2    |
|          |           rev_fu_432          |    0    |    2    |
|          |          rev2_fu_478          |    0    |    2    |
|    xor   |          rev3_fu_524          |    0    |    2    |
|          |          rev4_fu_570          |    0    |    2    |
|          |          rev5_fu_616          |    0    |    2    |
|          |          rev6_fu_662          |    0    |    2    |
|          |          rev7_fu_708          |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |     or_cond_i1_0_i_fu_443     |    0    |    2    |
|          |    or_cond_i1_0_1_i_fu_489    |    0    |    2    |
|          |    or_cond_i1_0_2_i_fu_535    |    0    |    2    |
|    and   |    or_cond_i1_0_3_i_fu_581    |    0    |    2    |
|          |    or_cond_i1_0_4_i_fu_627    |    0    |    2    |
|          |    or_cond_i1_0_5_i_fu_673    |    0    |    2    |
|          |    or_cond_i1_0_6_i_fu_719    |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |      p_read_1_read_fu_130     |    0    |    0    |
|   read   |      stop_row_read_fu_136     |    0    |    0    |
|          |     widthloop_read_fu_142     |    0    |    0    |
|          |      tmp_V_2_read_fu_164      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    StgValue_23_write_fu_148   |    0    |    0    |
|   write  |    StgValue_25_write_fu_156   |    0    |    0    |
|          |   StgValue_239_write_fu_170   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |      y_0_1_cast_i_fu_356      |    0    |    0    |
|          |       tmp_111_0_i_fu_906      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_13_fu_424         |    0    |    0    |
|          |         tmp_14_fu_449         |    0    |    0    |
|          |         tmp_15_fu_470         |    0    |    0    |
|          |         tmp_16_fu_495         |    0    |    0    |
|          |         tmp_17_fu_516         |    0    |    0    |
|          |         tmp_18_fu_541         |    0    |    0    |
| bitselect|         tmp_19_fu_562         |    0    |    0    |
|          |         tmp_20_fu_587         |    0    |    0    |
|          |         tmp_21_fu_608         |    0    |    0    |
|          |         tmp_22_fu_633         |    0    |    0    |
|          |         tmp_23_fu_654         |    0    |    0    |
|          |         tmp_24_fu_679         |    0    |    0    |
|          |         tmp_25_fu_700         |    0    |    0    |
|          |         tmp_26_fu_725         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_27_fu_789         |    0    |    0    |
|          |         tmp_28_fu_806         |    0    |    0    |
|          |         tmp_29_fu_823         |    0    |    0    |
|   trunc  |         tmp_30_fu_840         |    0    |    0    |
|          |         tmp_31_fu_857         |    0    |    0    |
|          |         tmp_32_fu_874         |    0    |    0    |
|          |         tmp_33_fu_891         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      OP1_V_0_0_i_fu_1026      |    0    |    0    |
|          |      OP1_V_0_1_i_fu_1030      |    0    |    0    |
|          |   p_Val2_14_0_1_cast_fu_1040  |    0    |    0    |
|          |  tmp_164_0_2_cast_i_c_fu_1044 |    0    |    0    |
|          |  tmp_164_0_3_cast_i_c_fu_1048 |    0    |    0    |
|   sext   |        tmp_cast_fu_1058       |    0    |    0    |
|          |   p_Val2_14_0_3_cast_fu_1146  |    0    |    0    |
|          |   tmp_164_0_4_cast_i_fu_1149  |    0    |    0    |
|          |  tmp_164_0_5_cast_i_c_fu_1153 |    0    |    0    |
|          |  tmp_164_0_6_cast_i_c_fu_1157 |    0    |    0    |
|          |       tmp2_cast_fu_1173       |    0    |    0    |
|          |        tmp_V_3_fu_1183        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   273   |   2342  |
|----------|-------------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|k_buf_0_val_10_V|    1   |    0   |    0   |
|k_buf_0_val_11_V|    1   |    0   |    0   |
|k_buf_0_val_12_V|    1   |    0   |    0   |
|k_buf_0_val_13_V|    1   |    0   |    0   |
| k_buf_0_val_7_V|    1   |    0   |    0   |
| k_buf_0_val_8_V|    1   |    0   |    0   |
| k_buf_0_val_9_V|    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    7   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| col_buf_0_val_0_V_s_reg_1418|   35   |
| col_buf_0_val_1_V_s_reg_1425|   35   |
| col_buf_0_val_2_V_s_reg_1433|   35   |
| col_buf_0_val_3_V_s_reg_1441|   35   |
| col_buf_0_val_4_V_s_reg_1449|   35   |
| col_buf_0_val_5_V_s_reg_1458|   35   |
| col_buf_0_val_6_V_s_reg_1467|   35   |
|     exitcond4_i_reg_1276    |    1   |
|     exitcond5_i_reg_1367    |    1   |
|         i_V_reg_1280        |   32   |
|        index_reg_1240       |   32   |
|         j_V_reg_1371        |   32   |
| k_buf_0_val_10_V_a_reg_1394 |    8   |
| k_buf_0_val_11_V_a_reg_1388 |    8   |
| k_buf_0_val_12_V_a_reg_1382 |    8   |
| k_buf_0_val_13_V_a_reg_1376 |    8   |
| k_buf_0_val_7_V_ad_reg_1412 |    8   |
| k_buf_0_val_8_V_ad_reg_1406 |    8   |
| k_buf_0_val_9_V_ad_reg_1400 |    8   |
|   p_Val2_14_0_3_i_reg_1476  |   37   |
|start_row_cast_i_cas_reg_1218|   32   |
|      stop_row_reg_1200      |   32   |
|        t_V_2_reg_300        |   32   |
|         t_V_reg_289         |   32   |
|      tmp_10_i_reg_1224      |   32   |
|      tmp_11_i_reg_1235      |   32   |
|    tmp_128_0_1_i_reg_1308   |    1   |
|    tmp_128_0_2_i_reg_1312   |    1   |
|    tmp_128_0_3_i_reg_1316   |    1   |
|    tmp_128_0_4_i_reg_1320   |    1   |
|    tmp_128_0_5_i_reg_1324   |    1   |
|    tmp_128_0_6_i_reg_1328   |    1   |
|     tmp_128_0_i_reg_1304    |    1   |
|      tmp_13_i_reg_1285      |    1   |
|      tmp_14_i_reg_1289      |    1   |
|      tmp_15_i_reg_1293      |    1   |
|       tmp_27_reg_1332       |    3   |
|       tmp_28_reg_1337       |    3   |
|       tmp_29_reg_1342       |    3   |
|       tmp_30_reg_1347       |    3   |
|       tmp_31_reg_1352       |    3   |
|       tmp_32_reg_1357       |    3   |
|       tmp_33_reg_1362       |    3   |
|        tmp_V_reg_1188       |   35   |
|      widthloop_reg_1213     |   32   |
|    y_0_1_cast_i_reg_1251    |   32   |
|  y_0_2_cast_i_cast_reg_1256 |   32   |
|  y_0_3_cast_i_cast_reg_1261 |   32   |
|  y_0_4_cast_i_cast_reg_1266 |   32   |
|  y_0_5_cast_i_cast_reg_1271 |   32   |
+-----------------------------+--------+
|            Total            |   886  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_183 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_183 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_195 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_207 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_219 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_219 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_231 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_231 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_243 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_243 |  p4  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_255 |  p4  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  ||  13.692 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   273  |  2342  |
|   Memory  |    7   |    -   |    0   |    0   |
|Multiplexer|    -   |   13   |    -   |   126  |
|  Register |    -   |    -   |   886  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |   13   |  1159  |  2468  |
+-----------+--------+--------+--------+--------+
