{"title": "Design Verification Engineer", "summary": "Do you have a passion for invention and self-challenge? Do you thrive on pushing the limits of what\u2019s considered feasible? As part of our team, you will be responsible for and contribute to verifying high-throughput, complex cellular baseband modems and transceiver link controllers...", "description": "Once you understand the details of design components and any associated system reference models. You will construct detailed test plan for various components of the design including use cases, through collaborative work with cross-functional teams. You will create coverage driven verification plans from specifications, review with multi-functional teams and refine to achieve coverage targets...", "key_qualifications": "BS and 3+ years of relevant industry experience. Strong knowledge of System Verilog and UVM. Good understanding of System C, C/C++, Python/perl. Experience in developing and establishing DV Methodologies. Ability to develop System Verilog Testbench with UVM methodology from scratch...", "preferred_qualifications": "", "education_experience": "BS and 3+ years of relevant industry experience.", "additional_requirements": "", "pay_benefits": "At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $135,400 and $250,600...", "company": "apple", "url": "https://jobs.apple.com/en-in/details/200451812"}