{"Source Block": ["verilog-ethernet/rtl/ip_complete.v@196:206@HdlIdDef", "wire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        input_select_ip_reg <= 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_complete_64.v@205:215", "wire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        input_select_ip_reg <= 0;\n        input_select_arp_reg <= 0;\n"], ["verilog-ethernet/rtl/ip_complete_64.v@201:211", "/*\n * Input classifier (eth_type)\n */\nwire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_complete_64.v@199:209", "wire arp_tx_eth_payload_tuser;\n\n/*\n * Input classifier (eth_type)\n */\nwire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\n"], ["verilog-ethernet/rtl/ip_complete_64.v@200:210", "\n/*\n * Input classifier (eth_type)\n */\nwire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n"], ["verilog-ethernet/rtl/ip_complete.v@195:205", " */\nwire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n"], ["verilog-ethernet/rtl/ip_complete.v@191:201", "wire arp_tx_eth_payload_tuser;\n\n/*\n * Input classifier (eth_type)\n */\nwire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\n"], ["verilog-ethernet/rtl/ip_complete.v@193:203", "/*\n * Input classifier (eth_type)\n */\nwire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\n"], ["verilog-ethernet/rtl/ip_complete.v@192:202", "\n/*\n * Input classifier (eth_type)\n */\nwire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n"], ["verilog-ethernet/rtl/ip_complete.v@197:207", "wire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        input_select_ip_reg <= 0;\n        input_select_arp_reg <= 0;\n"], ["verilog-ethernet/rtl/ip_complete_64.v@203:213", " */\nwire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n"], ["verilog-ethernet/rtl/ip_complete_64.v@204:214", "wire input_select_ip = (input_eth_type == 16'h0800);\nwire input_select_arp = (input_eth_type == 16'h0806);\nwire input_select_none = ~(input_select_ip | input_select_arp);\n\nreg input_select_ip_reg = 0;\nreg input_select_arp_reg = 0;\nreg input_select_none_reg = 0;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        input_select_ip_reg <= 0;\n"]], "Diff Content": {"Delete": [[201, "reg input_select_arp_reg = 0;\n"]], "Add": []}}