library ieee;
use ieee.std_logic_1164.all;
entity comparator2bit is
PORT( a,b : in standard_vector( 1 downto 0); c: out bit)
end comparator2bit;

architecture arch of comparator2bit is 
	signal eq1, eq2, eq3 : std_logic;
	begin
		eq1 <= b(1) and b(2) and a(2);
		eq2 <= b(1) and a(1);
		eq3<= b(2) and a(1) and a(2);
		
		c<= eq1 or eq2 or eq3;
end arch;
	