m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time71/sim
vtask_control_shift_reg
!s110 1695284105
!i10b 1
!s100 2A2ZZODfJTWzj[Bi5j=]Q3
!s11b ^H@nW@o=i[8IE1:P2LJGU3
Id[618PCQ8Iz5?^Lf1kHbP0
VDg1SIo80bB@j0V0VzS_@n1
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time72/sim
w1695283956
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time72/task_control_shift_reg.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time72/task_control_shift_reg.v
L0 4
OP;L;2019.2;69
r1
!s85 0
31
!s108 1695284105.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time72/task_control_shift_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time72/task_control_shift_reg.v|
!i113 1
o-work work
tCvgOpt 0
