
---------- Begin Simulation Statistics ----------
final_tick                               2541822092500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210639                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   210637                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.92                       # Real time elapsed on the host
host_tick_rate                              593127050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194883                       # Number of instructions simulated
sim_ops                                       4194883                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011812                       # Number of seconds simulated
sim_ticks                                 11812247500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.725648                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377675                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               844426                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74337                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            800417                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53263                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          276932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           223669                       # Number of indirect misses.
system.cpu.branchPred.lookups                  971775                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63784                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26586                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194883                       # Number of instructions committed
system.cpu.committedOps                       4194883                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.628547                       # CPI: cycles per instruction
system.cpu.discardedOps                        187563                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607038                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450970                       # DTB hits
system.cpu.dtb.data_misses                       7702                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405427                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848339                       # DTB read hits
system.cpu.dtb.read_misses                       6909                       # DTB read misses
system.cpu.dtb.write_accesses                  201611                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602631                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18033                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3369938                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025417                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658036                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16725457                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177666                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953788                       # ITB accesses
system.cpu.itb.fetch_acv                          564                       # ITB acv
system.cpu.itb.fetch_hits                      946552                       # ITB hits
system.cpu.itb.fetch_misses                      7236                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.50%      9.50% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4177     69.16%     79.07% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.87% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     79.93% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     79.98% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.83%     94.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.89%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6040                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14383                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2414     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.24%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2659     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5090                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2401     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2401     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4819                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10905053500     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9144500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17969500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884135500      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11816303000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994615                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902971                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946758                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590476                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7982749500     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3833553500     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23611097                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85422      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540799     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839135     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592524     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.30% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104675      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194883                       # Class of committed instruction
system.cpu.quiesceCycles                        13398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6885640                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312561                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22812459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22812459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22812459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22812459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116986.969231                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116986.969231                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116986.969231                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116986.969231                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13053489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13053489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13053489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13053489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66940.969231                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66940.969231                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66940.969231                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66940.969231                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22462962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22462962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116994.593750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116994.593750                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12853992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12853992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66947.875000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66947.875000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.281484                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539398408000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.281484                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205093                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205093                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128010                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34838                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86475                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34143                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28992                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87065                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40840                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11102528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11102528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687665                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17801457                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157312                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002791                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052753                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156873     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157312                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820032533                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375682750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461628250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5568128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4468864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10036992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5568128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34838                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34838                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471385992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378324616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849710608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471385992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471385992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188755950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188755950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188755950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471385992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378324616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038466558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000156868250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406363                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111672                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121097                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10349                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2182                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5674                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006139250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752620500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13695.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32445.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103742                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.663276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.336103                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.474198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34361     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24313     29.87%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10033     12.33%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4581      5.63%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2366      2.91%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1389      1.71%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          905      1.11%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      0.74%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2836      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81390                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.020230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.396981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.840432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1281     17.51%     17.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5558     75.97%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           287      3.92%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.23%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760324                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6514     89.04%     89.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.27%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              460      6.29%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              183      2.50%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.86%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9374656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7608768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10036992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7750208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11812242500                       # Total gap between requests
system.mem_ctrls.avgGap                      42501.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4937280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7608768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417979728.243926525116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375658908.264494121075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644142276.903696775436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2517942750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2234677750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290137055000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28941.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32003.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395906.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313667340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166710555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558983460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308502000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5167989930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183911520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7632173685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.123753                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    427491250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10990336250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267471540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142164495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486876600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          312088140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5100939120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240375360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7482324135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.437806                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    573001750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10844825750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11805047500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625783                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625783                       # number of overall hits
system.cpu.icache.overall_hits::total         1625783                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87066                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87066                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87066                       # number of overall misses
system.cpu.icache.overall_misses::total         87066                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5366656000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5366656000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5366656000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5366656000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712849                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712849                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712849                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712849                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050831                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050831                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050831                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050831                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61638.940574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61638.940574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61638.940574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61638.940574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86475                       # number of writebacks
system.cpu.icache.writebacks::total             86475                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87066                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87066                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87066                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87066                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5279591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5279591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5279591000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5279591000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050831                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050831                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050831                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050831                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60638.952059                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60638.952059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60638.952059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60638.952059                       # average overall mshr miss latency
system.cpu.icache.replacements                  86475                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625783                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87066                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87066                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5366656000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5366656000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61638.940574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61638.940574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5279591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5279591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60638.952059                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60638.952059                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.802031                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86553                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.053505                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.802031                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3512763                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3512763                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311822                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311822                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311822                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311822                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105640                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105640                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105640                       # number of overall misses
system.cpu.dcache.overall_misses::total        105640                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6763353500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6763353500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6763353500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6763353500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417462                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417462                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417462                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417462                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074528                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074528                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074528                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074528                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64022.657137                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64022.657137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64022.657137                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64022.657137                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34662                       # number of writebacks
system.cpu.dcache.writebacks::total             34662                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36693                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36693                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36693                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4381790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4381790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4381790000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4381790000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048641                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048641                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63553.018986                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63553.018986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63553.018986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63553.018986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104376.811594                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68802                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3289487000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3289487000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830166                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059222                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66908.449272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66908.449272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9223                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39941                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2662264500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2662264500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66654.928520                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66654.928520                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530820                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56476                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61510.491182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61510.491182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719525500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719525500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59281.717576                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59281.717576                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10286                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          898                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          898                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63368500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63368500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70566.258352                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70566.258352                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          898                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          898                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080293                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080293                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69566.258352                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69566.258352                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541822092500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.429709                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378567                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68802                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.036729                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.429709                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949352                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949352                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2935626595500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319421                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753280                       # Number of bytes of host memory used
host_op_rate                                   319421                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1600.33                       # Real time elapsed on the host
host_tick_rate                              244666689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511178963                       # Number of instructions simulated
sim_ops                                     511178963                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391547                       # Number of seconds simulated
sim_ticks                                391547099000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.445922                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20539666                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37724893                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5643                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            660771                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35683483                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             167465                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          981166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           813701                       # Number of indirect misses.
system.cpu.branchPred.lookups                44340209                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  809222                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        60414                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506241499                       # Number of instructions committed
system.cpu.committedOps                     506241499                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.545794                       # CPI: cycles per instruction
system.cpu.discardedOps                       1658612                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106456700                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109355022                       # DTB hits
system.cpu.dtb.data_misses                       7535                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90943787                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92542799                       # DTB read hits
system.cpu.dtb.read_misses                       5234                       # DTB read misses
system.cpu.dtb.write_accesses                15512913                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16812223                       # DTB write hits
system.cpu.dtb.write_misses                      2301                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           174630108                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          222282888                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94069025                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17224747                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110217706                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.646917                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                84108381                       # ITB accesses
system.cpu.itb.fetch_acv                          468                       # ITB acv
system.cpu.itb.fetch_hits                    82872456                       # ITB hits
system.cpu.itb.fetch_misses                   1235925                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.93% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21244     57.32%     58.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1493      4.03%     62.28% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.28% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.15% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.54% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.56% # number of callpals executed
system.cpu.kern.callpal::rdunique               10912     29.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37063                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44457                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8189     34.18%     34.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     401      1.67%     36.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15228     63.57%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23955                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8172     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      401      2.38%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8172     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16882                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             380202827500     97.10%     97.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               250443000      0.06%     97.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               373122500      0.10%     97.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10722957000      2.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391549350000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997924                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536643                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704738                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2000                      
system.cpu.kern.mode_good::user                  1998                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2504                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1998                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798722                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887705                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32030006000      8.18%      8.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359442139000     91.80%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77205000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        782545038                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154085      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220600638     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712719      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62904315     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742774      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191853      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506241499                       # Class of committed instruction
system.cpu.quiesceCycles                       549160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       672327332                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1090849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2181380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8441986125                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8441986125                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8441986125                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8441986125                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117969.091055                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117969.091055                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117969.091055                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117969.091055                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           507                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   13                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4859833235                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4859833235                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4859833235                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4859833235                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67911.756893                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67911.756893                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67911.756893                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67911.756893                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23227378                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23227378                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115559.094527                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115559.094527                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13177378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13177378                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65559.094527                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65559.094527                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8418758747                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8418758747                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117975.879302                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117975.879302                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4846655857                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4846655857                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67918.383646                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67918.383646                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             805766                       # Transaction distribution
system.membus.trans_dist::WriteReq               2854                       # Transaction distribution
system.membus.trans_dist::WriteResp              2854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311666                       # Transaction distribution
system.membus.trans_dist::WritebackClean       576222                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202645                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               56                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215477                       # Transaction distribution
system.membus.trans_dist::ReadExResp           215477                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         576223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227475                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1728667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1728667                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1328306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1338154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3209943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73756416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73756416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43715584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43727208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122050664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1095514                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000279                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016711                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1095208     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     306      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1095514                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9126000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5859048229                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2377600250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3048298750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36878208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28336000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65214208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36878208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36878208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19946624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19946624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          576222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1018972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311666                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311666                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94185880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72369327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166555207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94185880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94185880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50943103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50943103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50943103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94185880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72369327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217498309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    884826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    531218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001460466500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        53908                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        53908                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2799184                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             833315                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1018972                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     887833                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1018972                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   887833                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  49878                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3007                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            107858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            49744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            102902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             45930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38094                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11828852250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4845470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29999364750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12206.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30956.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       256                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   718859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  679943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1018972                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               887833                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  923793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   44069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  52713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  53945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    895                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       455120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.706205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.599367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.045778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159951     35.14%     35.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148421     32.61%     67.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        48843     10.73%     78.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25720      5.65%     84.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15232      3.35%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8461      1.86%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6831      1.50%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4705      1.03%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36956      8.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       455120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        53908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.976812                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.166578                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.929797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          49942     92.64%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3373      6.26%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           412      0.76%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           65      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           64      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         53908                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        53908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.413649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.389764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.925129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43405     80.52%     80.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1362      2.53%     83.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7611     14.12%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              870      1.61%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              424      0.79%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              123      0.23%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               66      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         53908                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62022016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3192192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56628928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65214208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56821312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391547099000                       # Total gap between requests
system.mem_ctrls.avgGap                     205341.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33997952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28024064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56628928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 86829789.026223883033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71572651.340215906501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144628649.132195442915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       576222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       887833                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16427781250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13571583500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9414902514000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28509.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30652.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10604361.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1675893660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            890739630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3467876580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2252691000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30908401680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     102559498650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63991038240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205746139440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.469707                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 165269303500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13074620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213210585750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1574248620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            836710215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3452204280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2366690580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30908401680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107666573820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59690343360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206495172555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.382716                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 154059131500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13074620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 224420757750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74214                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74214                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1670500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6992000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372707125                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5684500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1462000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              120000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393511703000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85283849                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85283849                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85283849                       # number of overall hits
system.cpu.icache.overall_hits::total        85283849                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       576223                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576223                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       576223                       # number of overall misses
system.cpu.icache.overall_misses::total        576223                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35627049500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35627049500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35627049500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35627049500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85860072                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85860072                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85860072                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85860072                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006711                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006711                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006711                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006711                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61828.579387                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61828.579387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61828.579387                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61828.579387                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       576222                       # number of writebacks
system.cpu.icache.writebacks::total            576222                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       576223                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576223                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       576223                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576223                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35050826500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35050826500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35050826500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35050826500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006711                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006711                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006711                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006711                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60828.579387                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60828.579387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60828.579387                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60828.579387                       # average overall mshr miss latency
system.cpu.icache.replacements                 576222                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85283849                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85283849                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       576223                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576223                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35627049500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35627049500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85860072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85860072                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006711                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006711                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61828.579387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61828.579387                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       576223                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576223                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35050826500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35050826500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006711                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006711                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60828.579387                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60828.579387                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999971                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85882243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576222                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            149.043672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999971                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172296367                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172296367                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108305937                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108305937                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108305937                       # number of overall hits
system.cpu.dcache.overall_hits::total       108305937                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643931                       # number of overall misses
system.cpu.dcache.overall_misses::total        643931                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39362857500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39362857500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39362857500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39362857500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108949868                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108949868                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108949868                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108949868                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005910                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005910                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005910                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61128.999070                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61128.999070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61128.999070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61128.999070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240306                       # number of writebacks
system.cpu.dcache.writebacks::total            240306                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       203063                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       203063                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       203063                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       203063                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440868                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440868                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27404963000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27404963000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27404963000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27404963000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373251500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373251500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004047                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004047                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004047                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004047                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62161.379370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62161.379370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62161.379370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62161.379370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75817.895592                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75817.895592                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442750                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91971391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91971391                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251170                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16152801500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16152801500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92222561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92222561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64310.234104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64310.234104                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25833                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14447645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14447645000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373251500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373251500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64115.724448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64115.724448                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180401.884969                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180401.884969                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16334546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16334546                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       392761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       392761                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23210056000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23210056000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16727307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16727307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023480                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023480                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59094.604607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59094.604607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       177230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       177230                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       215531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       215531                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12957318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12957318000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012885                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60118.117579                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60118.117579                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49538                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49538                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1941                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1941                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    145288500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    145288500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037705                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037705                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74852.395672                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74852.395672                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1939                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1939                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037666                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037666                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73892.728210                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73892.728210                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51010                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51010                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51010                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51010                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 393804503000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103184496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442750                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.053633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218547464                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218547464                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2947574023500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               14823219                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753280                       # Number of bytes of host memory used
host_op_rate                                 14823160                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.13                       # Real time elapsed on the host
host_tick_rate                              340055647                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520792696                       # Number of instructions simulated
sim_ops                                     520792696                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011947                       # Number of seconds simulated
sim_ticks                                 11947428000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.490487                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  835744                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1038314                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                490                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             22379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1022949                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20184                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          141052                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           120868                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1090349                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26303                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8155                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613733                       # Number of instructions committed
system.cpu.committedOps                       9613733                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.485492                       # CPI: cycles per instruction
system.cpu.discardedOps                         59516                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627312                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1968725                       # DTB hits
system.cpu.dtb.data_misses                       1830                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841137                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1016985                       # DTB read hits
system.cpu.dtb.read_misses                       1267                       # DTB read misses
system.cpu.dtb.write_accesses                  786175                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951740                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2998170                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4842862                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1067094                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           968031                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8181386                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402335                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2451559                       # ITB accesses
system.cpu.itb.fetch_acv                          131                       # ITB acv
system.cpu.itb.fetch_hits                     2450693                       # ITB hits
system.cpu.itb.fetch_misses                       866                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.24%      3.24% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3197     87.88%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.85%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.19% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.16%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3638                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5608                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1602     46.58%     46.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1819     52.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3439                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1600     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1600     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3218                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11385563000     95.31%     95.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9680500      0.08%     95.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15297000      0.13%     95.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               534871500      4.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11945412000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998752                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879604                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935737                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2614612000     21.89%     21.89% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9330800000     78.11%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23894856                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33259      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584362     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265239      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941369      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33989      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613733                       # Class of committed instruction
system.cpu.tickCycles                        15713470                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           83                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              31898                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57025                       # Transaction distribution
system.membus.trans_dist::WritebackClean        20922                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9060                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55283                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55283                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10802                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        62779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        62779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 261547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2678208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2678208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7879040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7879464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10557672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87274                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000951                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030824                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87191     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                      83      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87274                       # Request fanout histogram
system.membus.reqLayer0.occupancy              385500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           512946500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350095500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          110967000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1339200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4229440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5568640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1339200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1339200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3649600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3649600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           20925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         112091071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         354004226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             466095297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    112091071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112091071                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      305471604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            305471604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      305471604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        112091071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        354004226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            771566901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000465514500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4517                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4517                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246139                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73048                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      77902                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    77902                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2501                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   431                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4644                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    814326500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  422550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2398889000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9635.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28385.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70224                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62773                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                77902                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.598096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.272026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   358.616396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9162     31.61%     31.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7083     24.44%     56.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3226     11.13%     67.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1586      5.47%     72.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          855      2.95%     75.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1179      4.07%     79.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          417      1.44%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          384      1.32%     82.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5095     17.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28987                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.709099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.066734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.623209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              19      0.42%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            390      8.63%      9.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3843     85.08%     94.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           157      3.48%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            37      0.82%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            21      0.46%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            17      0.38%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.27%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             2      0.04%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4517                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.150764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.119720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1965     43.50%     43.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.38%     43.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2449     54.22%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               62      1.37%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.51%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4517                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5408640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  160064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4958080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5568704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4985728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    466.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11947431000                       # Total gap between requests
system.mem_ctrls.avgGap                      72446.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1185088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4223552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4958080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99191893.016639232635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353511400.110550999641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414991410.703625917435                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        20926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        77902                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    606857750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1792031250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 287827167500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29000.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27117.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3694733.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            115468080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61384125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           320807340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          208210140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     943472400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4555498710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        751602720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6956443515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.254483                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1894620250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    399100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9653707750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             91470540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48621540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282594060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          196183260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     943472400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4479563310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        815548320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6857453430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.969011                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2062054500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    399100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9486273500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              302500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11947428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2737664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2737664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2737664                       # number of overall hits
system.cpu.icache.overall_hits::total         2737664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        20931                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          20931                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        20931                       # number of overall misses
system.cpu.icache.overall_misses::total         20931                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1292720500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1292720500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1292720500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1292720500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2758595                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2758595                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2758595                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2758595                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007588                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007588                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007588                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007588                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61761.048206                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61761.048206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61761.048206                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61761.048206                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        20922                       # number of writebacks
system.cpu.icache.writebacks::total             20922                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        20931                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20931                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20931                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20931                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1271789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1271789500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1271789500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1271789500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007588                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007588                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007588                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007588                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60761.048206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60761.048206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60761.048206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60761.048206                       # average overall mshr miss latency
system.cpu.icache.replacements                  20922                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2737664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2737664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        20931                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         20931                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1292720500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1292720500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2758595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2758595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007588                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61761.048206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61761.048206                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20931                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1271789500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1271789500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60761.048206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60761.048206                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990676                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2765112                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21443                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.951733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990676                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5538121                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5538121                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1831719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1831719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1831719                       # number of overall hits
system.cpu.dcache.overall_hits::total         1831719                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122534                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122534                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122534                       # number of overall misses
system.cpu.dcache.overall_misses::total        122534                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7058724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7058724500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7058724500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7058724500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1954253                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1954253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1954253                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1954253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062701                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062701                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062701                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062701                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57606.252142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57606.252142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57606.252142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57606.252142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57025                       # number of writebacks
system.cpu.dcache.writebacks::total             57025                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56783                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56783                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56783                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56783                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65751                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65751                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65751                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3863882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3863882500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3863882500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3863882500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35877000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35877000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033645                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58765.379994                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58765.379994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58765.379994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58765.379994                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140144.531250                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140144.531250                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66085                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       995640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          995640                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    844504500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    844504500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1008317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1008317                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66617.062396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66617.062396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    699500000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    699500000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35877000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35877000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66829.081876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66829.081876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217436.363636                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217436.363636                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836079                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6214220000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6214220000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116136                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56566.445470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56566.445470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54573                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3164382500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3164382500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57238.667607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57238.667607                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4486                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          335                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          335                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24458500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24458500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4821                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.069488                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.069488                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73010.447761                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73010.447761                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          335                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          335                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.069488                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.069488                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72010.447761                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72010.447761                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11947428000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7595002                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67109                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.174120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3993773                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3993773                       # Number of data accesses

---------- End Simulation Statistics   ----------
