INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/3_counter/3_counter.srcs/sources_1/new/m_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/air/Desktop/gitFPGA/FPGAproject/project/3_counter/3_counter.srcs/sim_1/new/m_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_counter_tb
