{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480630605780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480630605780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 17:16:45 2016 " "Processing started: Thu Dec 01 17:16:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480630605780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480630605780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Super -c Super " "Command: quartus_map --read_settings_files=on --write_settings_files=off Super -c Super" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480630605780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480630605978 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "machine.v(56) " "Verilog HDL warning at machine.v(56): extended using \"x\" or \"z\"" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480630606013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.v 1 1 " "Found 1 design units, including 1 entities, in source file machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 turing_machine " "Found entity 1: turing_machine" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480630606014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480630606014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super.v 1 1 " "Found 1 design units, including 1 entities, in source file super.v" { { "Info" "ISGN_ENTITY_NAME" "1 Super " "Found entity 1: Super" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480630606017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480630606017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Super " "Elaborating entity \"Super\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480630606032 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "next_state Super.v(32) " "Verilog HDL warning at Super.v(32): object next_state used but never assigned" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1480630606033 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "execute Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"execute\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606034 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_access Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"mem_access\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_io Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"mem_io\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_rw Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"mem_rw\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"mem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "head_dir Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"head_dir\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "move_head Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"move_head\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_access Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"state_access\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_addr Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"state_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_in Super.v(71) " "Verilog HDL Always Construct warning at Super.v(71): inferring latch(es) for variable \"state_in\", which holds its previous value in one or more paths through the always construct" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Super.v(112) " "Verilog HDL Case Statement warning at Super.v(112): incomplete case statement has no default case item" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 112 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1480630606035 "|Super"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_state 0 Super.v(32) " "Net \"next_state\" at Super.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_enable Super.v(6) " "Output port \"lcd_enable\" at Super.v(6) has no driver" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rw Super.v(7) " "Output port \"lcd_rw\" at Super.v(7) has no driver" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rs Super.v(8) " "Output port \"lcd_rs\" at Super.v(8) has no driver" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_on Super.v(9) " "Output port \"lcd_on\" at Super.v(9) has no driver" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[0\] Super.v(71) " "Inferred latch for \"state_in\[0\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[1\] Super.v(71) " "Inferred latch for \"state_in\[1\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[2\] Super.v(71) " "Inferred latch for \"state_in\[2\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[3\] Super.v(71) " "Inferred latch for \"state_in\[3\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[4\] Super.v(71) " "Inferred latch for \"state_in\[4\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[5\] Super.v(71) " "Inferred latch for \"state_in\[5\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[6\] Super.v(71) " "Inferred latch for \"state_in\[6\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[7\] Super.v(71) " "Inferred latch for \"state_in\[7\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[8\] Super.v(71) " "Inferred latch for \"state_in\[8\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[9\] Super.v(71) " "Inferred latch for \"state_in\[9\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_in\[10\] Super.v(71) " "Inferred latch for \"state_in\[10\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[0\] Super.v(71) " "Inferred latch for \"state_addr\[0\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606036 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[1\] Super.v(71) " "Inferred latch for \"state_addr\[1\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[2\] Super.v(71) " "Inferred latch for \"state_addr\[2\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[3\] Super.v(71) " "Inferred latch for \"state_addr\[3\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[4\] Super.v(71) " "Inferred latch for \"state_addr\[4\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[5\] Super.v(71) " "Inferred latch for \"state_addr\[5\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[6\] Super.v(71) " "Inferred latch for \"state_addr\[6\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[7\] Super.v(71) " "Inferred latch for \"state_addr\[7\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[8\] Super.v(71) " "Inferred latch for \"state_addr\[8\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[9\] Super.v(71) " "Inferred latch for \"state_addr\[9\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_addr\[10\] Super.v(71) " "Inferred latch for \"state_addr\[10\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_access Super.v(71) " "Inferred latch for \"state_access\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_head Super.v(71) " "Inferred latch for \"move_head\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "head_dir Super.v(71) " "Inferred latch for \"head_dir\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[0\] Super.v(71) " "Inferred latch for \"mem_addr\[0\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[1\] Super.v(71) " "Inferred latch for \"mem_addr\[1\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[2\] Super.v(71) " "Inferred latch for \"mem_addr\[2\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[3\] Super.v(71) " "Inferred latch for \"mem_addr\[3\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[4\] Super.v(71) " "Inferred latch for \"mem_addr\[4\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[5\] Super.v(71) " "Inferred latch for \"mem_addr\[5\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[6\] Super.v(71) " "Inferred latch for \"mem_addr\[6\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[7\] Super.v(71) " "Inferred latch for \"mem_addr\[7\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[8\] Super.v(71) " "Inferred latch for \"mem_addr\[8\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[9\] Super.v(71) " "Inferred latch for \"mem_addr\[9\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606037 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_addr\[10\] Super.v(71) " "Inferred latch for \"mem_addr\[10\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606038 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_rw Super.v(71) " "Inferred latch for \"mem_rw\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606038 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_io\[0\] Super.v(71) " "Inferred latch for \"mem_io\[0\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606038 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_io\[1\] Super.v(71) " "Inferred latch for \"mem_io\[1\]\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606038 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_access Super.v(71) " "Inferred latch for \"mem_access\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606038 "|Super"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "execute Super.v(71) " "Inferred latch for \"execute\" at Super.v(71)" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480630606038 "|Super"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turing_machine turing_machine:turing_machine " "Elaborating entity \"turing_machine\" for hierarchy \"turing_machine:turing_machine\"" {  } { { "Super.v" "turing_machine" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480630606067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 machine.v(81) " "Verilog HDL assignment warning at machine.v(81): truncated value with size 32 to match size of target (10)" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480630606074 "|Super|turing_machine:turing_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 machine.v(87) " "Verilog HDL assignment warning at machine.v(87): truncated value with size 32 to match size of target (11)" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480630606074 "|Super|turing_machine:turing_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index machine.v(78) " "Verilog HDL Always Construct warning at machine.v(78): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480630606311 "|Super|turing_machine:turing_machine"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "machine.v(141) " "Verilog HDL Case Statement information at machine.v(141): all case item expressions in this case statement are onehot" {  } { { "machine.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/machine.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480630606323 "|Super|turing_machine:turing_machine"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480630607447 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "lcd_data " "Bidir \"lcd_data\" has no driver" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1480630607454 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1480630607454 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_enable GND " "Pin \"lcd_enable\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480630607459 "|Super|lcd_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480630607459 "|Super|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480630607459 "|Super|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on GND " "Pin \"lcd_on\" is stuck at GND" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480630607459 "|Super|lcd_on"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480630607459 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2069 " "2069 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480630607469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/arorap/Documents/ece287/Turing/Super/output_files/Super.map.smsg " "Generated suppressed messages file C:/Users/arorap/Documents/ece287/Turing/Super/output_files/Super.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480630607520 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480630607622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480630607622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_clock " "No output dependent on input pin \"key_clock\"" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480630607691 "|Super|key_clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_data " "No output dependent on input pin \"key_data\"" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480630607691 "|Super|key_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480630607691 "|Super|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Super.v" "" { Text "C:/Users/arorap/Documents/ece287/Turing/Super/Super.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480630607691 "|Super|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480630607691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480630607691 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480630607691 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1480630607691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480630607691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "578 " "Peak virtual memory: 578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480630607732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 17:16:47 2016 " "Processing ended: Thu Dec 01 17:16:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480630607732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480630607732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480630607732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480630607732 ""}
