{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 23:26:30 2019 " "Info: Processing started: Thu Dec 05 23:26:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off addac4 -c addac4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off addac4 -c addac4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux D:/Developer/Concepcao/addac/mux/mux.sv " "Warning: Entity \"mux\" obtained from \"D:/Developer/Concepcao/addac/mux/mux.sv\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux/mux.sv" "" { Text "D:/Developer/Concepcao/addac/mux/mux.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv/inv.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file inv/inv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv " "Info: Found entity 1: inv" {  } { { "inv/inv.sv" "" { Text "D:/Developer/Concepcao/addac/inv/inv.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder/adder.sv" "" { Text "D:/Developer/Concepcao/addac/adder/adder.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc/acc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file acc/acc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Info: Found entity 1: acc" {  } { { "acc/acc.sv" "" { Text "D:/Developer/Concepcao/addac/acc/acc.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addac1/addac.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file addac1/addac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addac " "Info: Found entity 1: addac" {  } { { "addac1/addac.sv" "" { Text "D:/Developer/Concepcao/addac/addac1/addac.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" addac4.sv(12) " "Error (10170): Verilog HDL syntax error at addac4.sv(12) near text \".\";  expecting \")\"" {  } { { "addac4.sv" "" { Text "D:/Developer/Concepcao/addac/addac4.sv" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" addac4.sv(16) " "Error (10170): Verilog HDL syntax error at addac4.sv(16) near text \".\";  expecting \")\"" {  } { { "addac4.sv" "" { Text "D:/Developer/Concepcao/addac/addac4.sv" 16 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" addac4.sv(20) " "Error (10170): Verilog HDL syntax error at addac4.sv(20) near text \".\";  expecting \")\"" {  } { { "addac4.sv" "" { Text "D:/Developer/Concepcao/addac/addac4.sv" 20 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" addac4.sv(24) " "Error (10170): Verilog HDL syntax error at addac4.sv(24) near text \".\";  expecting \")\"" {  } { { "addac4.sv" "" { Text "D:/Developer/Concepcao/addac/addac4.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "addac4 addac4.sv(1) " "Error (10112): Ignored design unit \"addac4\" at addac4.sv(1) due to previous errors" {  } { { "addac4.sv" "" { Text "D:/Developer/Concepcao/addac/addac4.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addac4.sv 0 0 " "Info: Found 0 design units, including 0 entities, in source file addac4.sv" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Error: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 05 23:26:31 2019 " "Error: Processing ended: Thu Dec 05 23:26:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
