// Seed: 1946905327
module module_0 (
    input tri id_0,
    input supply0 id_1
    , id_3
);
  logic id_4;
  assign id_3 = id_4;
  assign id_3 = 1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_16 = 32'd4,
    parameter id_2  = 32'd87,
    parameter id_4  = 32'd83
) (
    input supply1 id_0,
    input uwire id_1,
    input wand _id_2,
    input supply0 id_3,
    input tri1 _id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    output supply1 id_8,
    input tri id_9,
    output uwire id_10,
    output tri id_11,
    input tri1 id_12,
    input uwire id_13,
    output uwire id_14,
    input tri id_15,
    output tri _id_16,
    input supply1 id_17,
    output supply0 id_18,
    input uwire id_19,
    input uwire id_20,
    output wand id_21,
    output supply0 id_22,
    input wire id_23,
    input wor id_24,
    output tri0 id_25,
    output wand id_26,
    input tri0 id_27,
    output wand id_28,
    input supply0 id_29,
    input supply0 id_30,
    output supply0 id_31,
    input supply1 id_32,
    input tri1 id_33,
    input tri id_34,
    output wor id_35
);
  assign id_14 = id_15;
  logic [id_2  *  -1 'd0 -  id_2 : id_16] id_37;
  wire [-1 : id_4] id_38;
  wire id_39;
  ;
  module_0 modCall_1 (
      id_24,
      id_5
  );
  logic id_40;
  ;
endmodule
