###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17364   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        13573   # Number of read row buffer hits
num_read_cmds                  =        17364   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3792   # Number of ACT commands
num_pre_cmds                   =         3786   # Number of PRE commands
num_ondemand_pres              =            6   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      3361944   # Cyles of rank active rank.0
rank_active_cycles.1           =      2734361   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      6638056   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7265639   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15638   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           77   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            9   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            2   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            2   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            1   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            1   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1628   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         8214   # Read request latency (cycles)
read_latency[40-59]            =         4819   # Read request latency (cycles)
read_latency[60-79]            =         1549   # Read request latency (cycles)
read_latency[80-99]            =          458   # Read request latency (cycles)
read_latency[100-119]          =          270   # Read request latency (cycles)
read_latency[120-139]          =          217   # Read request latency (cycles)
read_latency[140-159]          =          144   # Read request latency (cycles)
read_latency[160-179]          =          186   # Read request latency (cycles)
read_latency[180-199]          =          148   # Read request latency (cycles)
read_latency[200-]             =         1359   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.00116e+07   # Read energy
act_energy                     =  1.03749e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.18627e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.48751e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  2.09785e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.70624e+09   # Active standby energy rank.1
average_read_latency           =      75.7339   # Average read request latency (cycles)
average_interarrival           =      575.698   # Average request interarrival latency (cycles)
total_energy                   =  1.12629e+10   # Total energy (pJ)
average_power                  =      1126.29   # Average power (mW)
average_bandwidth              =     0.148173   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        15765   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12358   # Number of read row buffer hits
num_read_cmds                  =        15765   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         3408   # Number of ACT commands
num_pre_cmds                   =         3402   # Number of PRE commands
num_ondemand_pres              =           22   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2952904   # Cyles of rank active rank.0
rank_active_cycles.1           =      2959170   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7047096   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7040830   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14024   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          105   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           17   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            8   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            5   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1599   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         8022   # Read request latency (cycles)
read_latency[40-59]            =         4636   # Read request latency (cycles)
read_latency[60-79]            =         1137   # Read request latency (cycles)
read_latency[80-99]            =          360   # Read request latency (cycles)
read_latency[100-119]          =          254   # Read request latency (cycles)
read_latency[120-139]          =          185   # Read request latency (cycles)
read_latency[140-159]          =          181   # Read request latency (cycles)
read_latency[160-179]          =          172   # Read request latency (cycles)
read_latency[180-199]          =          125   # Read request latency (cycles)
read_latency[200-]             =          693   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.35645e+07   # Read energy
act_energy                     =  9.32429e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38261e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.3796e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.84261e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.84652e+09   # Active standby energy rank.1
average_read_latency           =      59.3722   # Average read request latency (cycles)
average_interarrival           =      634.089   # Average request interarrival latency (cycles)
total_energy                   =  1.12289e+10   # Total energy (pJ)
average_power                  =      1122.89   # Average power (mW)
average_bandwidth              =     0.134528   # Average bandwidth
