csi-xmsim - CSI: Command line:
xmsim
    -f /home/xmen/Microeletronica/TCC/dut/tb/xcelium.d/run.lnx8664.22.09.d/computer226_26103/xmsim.args
        +incdir+../tb
        +incdir+../src
        -INPUT shm.tcl
        -MESSAGES
        +EMGRLOG xrun.log
        -XLSTIME 1686000164
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.22.09.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.22.09.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.22.09.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	22.09-s007
        -XLNAME ./xcelium.d/run.lnx8664.22.09.d/computer226_26103
    -CHECK_VERSION TOOL:	xrun(64)	22.09-s007
    -LOG_FD 4
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /home/xmen/Microeletronica/TCC/dut/tb/xcelium.d/run.lnx8664.22.09.d/.xmlib.lock
    -runscratch /home/xmen/Microeletronica/TCC/dut/tb/xcelium.d/run.lnx8664.22.09.d/computer226_26103

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 0 FS + 0
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	22.09-s007
  HOSTNAME: computer226
  OPERATING SYSTEM: Linux 4.18.0-477.13.1.el8_8.x86_64 #1 SMP Thu May 18 10:27:05 EDT 2023 x86_64
  MESSAGE: T(0): sv_seghandler - trapno -1 addr(0x62b284c)
	Stream rts_xfer
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
User Code in function: <unavailable> offset -65511
User Code in function: <unavailable> offset -65536
User Code in function: <unavailable> offset -65534
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.i2c_master:sv (VST)
	File: /home/xmen/Microeletronica/TCC/dut/src/i2c_master.sv, line 9, position 23
	Scope: i2c_master
	Decompile: logic rw
	Source  :     input logic       rw,
	Position:                        ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.i2c_master:sv (SIG) <0x534eafa1>
	Decompile: i2c_master
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.tb:sv (VST)
	File: /home/xmen/Microeletronica/TCC/dut/tb/i2c_tb.sv, line 3, position 8
	Scope: tb
	Decompile: tb
	Source  : module tb;
	Position:         ^
Intermediate File: string (IF_STRING) in module worklib.tb:sv (VST)
	Decompile: tb
Simulator Snap Shot: top level instance (SSS_TLI) in snapshot worklib.tb:sv (SSS)
User Code in function: <unavailable> offset -24584
User Code in function: <unavailable> offset 41119028
User Code in function: <unavailable> offset -65532
User Code in function: <unavailable> offset 41113492
csi-xmsim - CSI: investigation complete took 0.006 secs, send this file to Cadence Support
