##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyHFClk
		4.2::Critical Path Report for microsecond_clock
		4.3::Critical Path Report for microsecond_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
		5.2::Critical Path Report for (microsecond_clock_1:R vs. CyHFClk:R)
		5.3::Critical Path Report for (microsecond_clock_1:R vs. microsecond_clock_1:R)
		5.4::Critical Path Report for (microsecond_clock:R vs. microsecond_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyHFClk              | Frequency: 108.04 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                    | Target: 0.03 MHz   | 
Clock: CyIMO                | N/A                    | Target: 24.00 MHz  | 
Clock: CyLFClk              | N/A                    | Target: 0.03 MHz   | 
Clock: CyRouted1            | N/A                    | Target: 24.00 MHz  | 
Clock: CySysClk             | N/A                    | Target: 24.00 MHz  | 
Clock: microsecond_clock    | Frequency: 43.49 MHz   | Target: 1.00 MHz   | 
Clock: microsecond_clock_1  | Frequency: 35.88 MHz   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyHFClk              CyHFClk              41666.7          33429       N/A              N/A         N/A              N/A         N/A              N/A         
microsecond_clock    microsecond_clock    1e+006           977005      N/A              N/A         N/A              N/A         N/A              N/A         
microsecond_clock_1  CyHFClk              41666.7          32411       N/A              N/A         N/A              N/A         N/A              N/A         
microsecond_clock_1  microsecond_clock_1  1e+006           972130      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase       
----------------  ------------  ---------------------  
comp_in(0)_PAD    25960         microsecond_clock_1:R  
comp_in(0)_PAD    25952         microsecond_clock:R    
comp_in(0)_PAD    24921         CyHFClk:R              
open_ind(0)_PAD   24287         microsecond_clock_1:R  
open_ind(0)_PAD   24278         CyHFClk:R              
switch_in(0)_PAD  25985         microsecond_clock_1:R  
switch_in(0)_PAD  25452         microsecond_clock:R    
switch_in(0)_PAD  23708         CyHFClk:R              


                       3.2::Clock to Out
                       -----------------

Port Name             Clock to Out  Clock Name:Phase     
--------------------  ------------  -------------------  
Interrupt_Out(0)_PAD  23708         CyHFClk:R            
en_24(0)_PAD          24622         microsecond_clock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
comp_in(0)_PAD      en_5(0)_PAD              45586  
switch_in(0)_PAD    en_5(0)_PAD              44372  
open_ind(0)_PAD     green(0)_PAD             33885  
open_ind(0)_PAD     red(0)_PAD               44439  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 108.04 MHz | Target: 24.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Net_12/q
Path End       : cy_srff_1/main_3
Capture Clock  : cy_srff_1/clock_0
Path slack     : 32411p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (microsecond_clock_1:R#1 vs. CyHFClk:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_12/q          macrocell13   1250   1250  32411  RISE       1
cy_srff_1/main_3  macrocell17   4496   5746  32411  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                     macrocell17             0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for microsecond_clock
***********************************************
Clock: microsecond_clock
Frequency: 43.49 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977005p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -5090
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17905
-------------------------------------   ----- 
End-of-path arrival time (ps)           17905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2915   8195  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17905  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17905  977005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2              0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for microsecond_clock_1
*************************************************
Clock: microsecond_clock_1
Frequency: 35.88 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 972130p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -5090
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22780
-------------------------------------   ----- 
End-of-path arrival time (ps)           22780
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_1                     macrocell5      4583   7163  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell5      3350  10513  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2556  13070  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   9710  22780  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  22780  972130  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. CyHFClk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_4
Capture Clock  : cy_srff_1/clock_0
Path slack     : 33429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                     macrocell17             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell17   1250   1250  33429  RISE       1
cy_srff_1/main_4  macrocell17   3477   4727  33429  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                     macrocell17             0      0  RISE       1


5.2::Critical Path Report for (microsecond_clock_1:R vs. CyHFClk:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : cy_srff_1/main_3
Capture Clock  : cy_srff_1/clock_0
Path slack     : 32411p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (microsecond_clock_1:R#1 vs. CyHFClk:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_12/q          macrocell13   1250   1250  32411  RISE       1
cy_srff_1/main_3  macrocell17   4496   5746  32411  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                     macrocell17             0      0  RISE       1


5.3::Critical Path Report for (microsecond_clock_1:R vs. microsecond_clock_1:R)
*******************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 972130p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -5090
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22780
-------------------------------------   ----- 
End-of-path arrival time (ps)           22780
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_1                     macrocell5      4583   7163  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell5      3350  10513  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2556  13070  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   9710  22780  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  22780  972130  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1


5.4::Critical Path Report for (microsecond_clock:R vs. microsecond_clock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977005p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -5090
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17905
-------------------------------------   ----- 
End-of-path arrival time (ps)           17905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2915   8195  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17905  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17905  977005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2              0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : cy_srff_1/main_3
Capture Clock  : cy_srff_1/clock_0
Path slack     : 32411p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (microsecond_clock_1:R#1 vs. CyHFClk:R#2)   41667
- Setup time                                               -3510
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_12/q          macrocell13   1250   1250  32411  RISE       1
cy_srff_1/main_3  macrocell17   4496   5746  32411  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                     macrocell17             0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_4
Capture Clock  : cy_srff_1/clock_0
Path slack     : 33429p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFClk:R#1 vs. CyHFClk:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                     macrocell17             0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell17   1250   1250  33429  RISE       1
cy_srff_1/main_4  macrocell17   3477   4727  33429  RISE       1

Capture Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                     macrocell17             0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 972130p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -5090
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22780
-------------------------------------   ----- 
End-of-path arrival time (ps)           22780
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_1                     macrocell5      4583   7163  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell5      3350  10513  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2556  13070  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   9710  22780  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  22780  972130  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 975410p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13070
-------------------------------------   ----- 
End-of-path arrival time (ps)           13070
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_1                     macrocell5      4583   7163  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell5      3350  10513  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2556  13070  975410  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 975411p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1    2580   2580  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/main_1                     macrocell5      4583   7163  972130  RISE       1
\Timer_1:TimerUDB:trig_reg\/q                          macrocell5      3350  10513  972130  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   2555  13069  975411  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977005p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -5090
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17905
-------------------------------------   ----- 
End-of-path arrival time (ps)           17905
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2915   8195  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   9710  17905  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  17905  977005  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2              0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 980199p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8281
-------------------------------------   ---- 
End-of-path arrival time (ps)           8281
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   3001   8281  980199  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 980200p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8280
-------------------------------------   ---- 
End-of-path arrival time (ps)           8280
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3   2320   2320  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0   2320  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2960   5280  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   3000   8280  980200  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8198
-------------------------------------   ---- 
End-of-path arrival time (ps)           8198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2918   8198  980282  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2              0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 980285p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8195
-------------------------------------   ---- 
End-of-path arrival time (ps)           8195
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2915   8195  980285  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 981111p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7369
-------------------------------------   ---- 
End-of-path arrival time (ps)           7369
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_12/q                                      macrocell13     1250   1250  977831  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   6119   7369  981111  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:runmode_enable\/q
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981202p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:runmode_enable\/q         macrocell7      1250   1250  978495  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   6028   7278  981202  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2              0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:runmode_enable\/q
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 981775p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6705
-------------------------------------   ---- 
End-of-path arrival time (ps)           6705
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:runmode_enable\/q         macrocell7      1250   1250  978495  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   5455   6705  981775  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_161/q
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981934p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_161/clock_0                                           macrocell12                0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_161/q                                     macrocell12     1250   1250  979226  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell2   5296   6546  981934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2              0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_161/q
Path End       : \start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \start_pulse:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 982506p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5974
-------------------------------------   ---- 
End-of-path arrival time (ps)           5974
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_161/clock_0                                           macrocell12                0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_161/q                                     macrocell12     1250   1250  979226  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell1   4724   5974  982506  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982540p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                            -11520
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5940
-------------------------------------   ---- 
End-of-path arrival time (ps)           5940
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_12/q                                      macrocell13     1250   1250  977831  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   4690   5940  982540  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell4              0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \start_pulse:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \start_pulse:PWMUDB:genblk8:stsreg\/clock
Path slack     : 984559p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2960   5280  977005  RISE       1
\start_pulse:PWMUDB:status_2\/main_1          macrocell1      2922   8202  984559  RISE       1
\start_pulse:PWMUDB:status_2\/q               macrocell1      3350  11552  984559  RISE       1
\start_pulse:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  13871  984559  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:genblk8:stsreg\/clock                 statusicell1               0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 984656p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -1570
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13774
-------------------------------------   ----- 
End-of-path arrival time (ps)           13774
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  976920  RISE       1
\Timer_1:TimerUDB:status_tc\/main_2         macrocell4      2881   8161  984656  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell4      3350  11511  984656  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2263  13774  984656  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                    statusicell2               0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \start_pulse:PWMUDB:prevCompare1\/main_1
Capture Clock  : \start_pulse:PWMUDB:prevCompare1\/clock_0
Path slack     : 985929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10561
-------------------------------------   ----- 
End-of-path arrival time (ps)           10561
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  985929  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  985929  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  985929  RISE       1
\start_pulse:PWMUDB:prevCompare1\/main_1     macrocell9      3381  10561  985929  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:prevCompare1\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_180/main_2
Capture Clock  : Net_180/clock_0
Path slack     : 985933p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10557
-------------------------------------   ----- 
End-of-path arrival time (ps)           10557
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  985929  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  985929  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  985929  RISE       1
Net_180/main_2                               macrocell11     3377  10557  985933  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_180/clock_0                                           macrocell11                0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \start_pulse:PWMUDB:runmode_enable\/main_3
Capture Clock  : \start_pulse:PWMUDB:runmode_enable\/clock_0
Path slack     : 986009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   2960   5280  977005  RISE       1
\start_pulse:PWMUDB:runmode_enable\/main_3  macrocell7      5201  10481  986009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \start_pulse:PWMUDB:trig_disable\/main_1
Capture Clock  : \start_pulse:PWMUDB:trig_disable\/clock_0
Path slack     : 986009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   2960   5280  977005  RISE       1
\start_pulse:PWMUDB:trig_disable\/main_1    macrocell8      5201  10481  986009  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:trig_disable\/clock_0                 macrocell8                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \start_pulse:PWMUDB:prevCompare1\/main_0
Capture Clock  : \start_pulse:PWMUDB:prevCompare1\/clock_0
Path slack     : 986425p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10065
-------------------------------------   ----- 
End-of-path arrival time (ps)           10065
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   3540   3540  986425  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   3540  986425  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2960   6500  986425  RISE       1
\start_pulse:PWMUDB:prevCompare1\/main_0     macrocell9      3565  10065  986425  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:prevCompare1\/clock_0                 macrocell9                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : Net_180/main_1
Capture Clock  : Net_180/clock_0
Path slack     : 986437p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10053
-------------------------------------   ----- 
End-of-path arrival time (ps)           10053
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   3540   3540  986425  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   3540  986425  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2960   6500  986425  RISE       1
Net_180/main_1                               macrocell11     3553  10053  986437  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_180/clock_0                                           macrocell11                0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_161/main_1
Capture Clock  : Net_161/clock_0
Path slack     : 986523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9967
-------------------------------------   ---- 
End-of-path arrival time (ps)           9967
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell1   2320   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell2      0   2320  977005  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell2   2960   5280  977005  RISE       1
Net_161/main_1                              macrocell12     4687   9967  986523  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_161/clock_0                                           macrocell12                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \start_pulse:PWMUDB:status_0\/main_2
Capture Clock  : \start_pulse:PWMUDB:status_0\/clock_0
Path slack     : 986996p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   4140   4140  985929  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   4140  985929  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   3040   7180  985929  RISE       1
\start_pulse:PWMUDB:status_0\/main_2         macrocell10     2314   9494  986996  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:status_0\/clock_0                     macrocell10                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_12/main_2
Capture Clock  : Net_12/clock_0
Path slack     : 987325p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell3              0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3   2320   2320  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0   2320  976920  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2960   5280  976920  RISE       1
Net_12/main_2                               macrocell13     3885   9165  987325  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:sP16:pwmdp:u0\/ce0
Path End       : \start_pulse:PWMUDB:status_0\/main_1
Capture Clock  : \start_pulse:PWMUDB:status_0\/clock_0
Path slack     : 987359p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9131
-------------------------------------   ---- 
End-of-path arrival time (ps)           9131
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1              0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:sP16:pwmdp:u0\/ce0       datapathcell1   3540   3540  986425  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ce0i      datapathcell2      0   3540  986425  RISE       1
\start_pulse:PWMUDB:sP16:pwmdp:u1\/ce0_comb  datapathcell2   2960   6500  986425  RISE       1
\start_pulse:PWMUDB:status_0\/main_1         macrocell10     2631   9131  987359  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:status_0\/clock_0                     macrocell10                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989107p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7383
-------------------------------------   ---- 
End-of-path arrival time (ps)           7383
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_12/q                                      macrocell13   1250   1250  977831  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_5  macrocell15   6133   7383  989107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0             macrocell15                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989327p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7163
-------------------------------------   ---- 
End-of-path arrival time (ps)           7163
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   2580   2580  972130  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_4           macrocell15    4583   7163  989327  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0             macrocell15                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_last\/q
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_6
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989826p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6664
-------------------------------------   ---- 
End-of-path arrival time (ps)           6664
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_last\/clock_0                      macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_last\/q                macrocell14   1250   1250  989826  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_6  macrocell15   5414   6664  989826  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0             macrocell15                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 989883p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6607
-------------------------------------   ---- 
End-of-path arrival time (ps)           6607
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  972686  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_3           macrocell15    4027   6607  989883  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0             macrocell15                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990184p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_12/q                                      macrocell13   1250   1250  977831  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_5  macrocell16   5056   6306  990184  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0             macrocell16                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_last\/q
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_6
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990282p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_last\/clock_0                      macrocell14                0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_last\/q                macrocell14   1250   1250  989826  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_6  macrocell16   4958   6208  990282  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0             macrocell16                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_12/main_0
Capture Clock  : Net_12/clock_0
Path slack     : 990745p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  972686  RISE       1
Net_12/main_0                                          macrocell13    3165   5745  990745  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 990752p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5738
-------------------------------------   ---- 
End-of-path arrival time (ps)           5738
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  972686  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_3           macrocell16    3158   5738  990752  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0             macrocell16                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 991100p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   2580   2580  972130  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_4           macrocell16    2810   5390  991100  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0             macrocell16                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_12/main_1
Capture Clock  : Net_12/clock_0
Path slack     : 991107p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1               0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell1   2580   2580  972130  RISE       1
Net_12/main_1                                          macrocell13    2803   5383  991107  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_rise_detected\/q
Path End       : Net_12/main_3
Capture Clock  : Net_12/clock_0
Path slack     : 991639p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0             macrocell15                0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_rise_detected\/q  macrocell15   1250   1250  975356  RISE       1
Net_12/main_3                            macrocell13   3601   4851  991639  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:trig_last\/q
Path End       : \start_pulse:PWMUDB:runmode_enable\/main_1
Capture Clock  : \start_pulse:PWMUDB:runmode_enable\/clock_0
Path slack     : 992353p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:trig_last\/clock_0                    macrocell6                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:trig_last\/q            macrocell6    1250   1250  992353  RISE       1
\start_pulse:PWMUDB:runmode_enable\/main_1  macrocell7    2887   4137  992353  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:prevCompare1\/q
Path End       : \start_pulse:PWMUDB:status_0\/main_0
Capture Clock  : \start_pulse:PWMUDB:status_0\/clock_0
Path slack     : 992387p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:prevCompare1\/clock_0                 macrocell9                 0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:prevCompare1\/q   macrocell9    1250   1250  992387  RISE       1
\start_pulse:PWMUDB:status_0\/main_0  macrocell10   2853   4103  992387  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:status_0\/clock_0                     macrocell10                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:runmode_enable\/q
Path End       : Net_180/main_0
Capture Clock  : Net_180/clock_0
Path slack     : 992547p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  978495  RISE       1
Net_180/main_0                         macrocell11   2693   3943  992547  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_180/clock_0                                           macrocell11                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:runmode_enable\/q
Path End       : Net_161/main_0
Capture Clock  : Net_161/clock_0
Path slack     : 992547p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3943
-------------------------------------   ---- 
End-of-path arrival time (ps)           3943
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:runmode_enable\/q  macrocell7    1250   1250  978495  RISE       1
Net_161/main_0                         macrocell12   2693   3943  992547  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_161/clock_0                                           macrocell12                0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_rise_detected\/q
Path End       : \Timer_1:TimerUDB:trig_rise_detected\/main_7
Capture Clock  : \Timer_1:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 992552p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3938
-------------------------------------   ---- 
End-of-path arrival time (ps)           3938
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0             macrocell15                0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_rise_detected\/q       macrocell15   1250   1250  975356  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/main_7  macrocell15   2688   3938  992552  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_rise_detected\/clock_0             macrocell15                0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:runmode_enable\/q
Path End       : \start_pulse:PWMUDB:runmode_enable\/main_2
Capture Clock  : \start_pulse:PWMUDB:runmode_enable\/clock_0
Path slack     : 992561p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:runmode_enable\/q       macrocell7    1250   1250  978495  RISE       1
\start_pulse:PWMUDB:runmode_enable\/main_2  macrocell7    2679   3929  992561  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:runmode_enable\/q
Path End       : \start_pulse:PWMUDB:trig_disable\/main_0
Capture Clock  : \start_pulse:PWMUDB:trig_disable\/clock_0
Path slack     : 992561p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:runmode_enable\/q     macrocell7    1250   1250  978495  RISE       1
\start_pulse:PWMUDB:trig_disable\/main_0  macrocell8    2679   3929  992561  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:trig_disable\/clock_0                 macrocell8                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_161/q
Path End       : \start_pulse:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \start_pulse:PWMUDB:runmode_enable\/clock_0
Path slack     : 992618p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Recovery time                                                          0
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_161/clock_0                                           macrocell12                0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_161/q                                 macrocell12   1250   1250  979226  RISE       1
\start_pulse:PWMUDB:runmode_enable\/ar_0  macrocell7    6132   7382  992618  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_161/q
Path End       : \start_pulse:PWMUDB:trig_disable\/ar_0
Capture Clock  : \start_pulse:PWMUDB:trig_disable\/clock_0
Path slack     : 992618p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Recovery time                                                          0
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7382
-------------------------------------   ---- 
End-of-path arrival time (ps)           7382
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_161/clock_0                                           macrocell12                0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
Net_161/q                               macrocell12   1250   1250  979226  RISE       1
\start_pulse:PWMUDB:trig_disable\/ar_0  macrocell8    6132   7382  992618  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:trig_disable\/clock_0                 macrocell8                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12/q
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 992661p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Recovery time                                                              0
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_12/clock_0                                            macrocell13                0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_12/q                                macrocell13    1250   1250  977831  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/reset  statusicell2   6089   7339  992661  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                    statusicell2               0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_fall_detected\/q
Path End       : \Timer_1:TimerUDB:trig_fall_detected\/main_7
Capture Clock  : \Timer_1:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 992947p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (microsecond_clock_1:R#1 vs. microsecond_clock_1:R#2)   1000000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0             macrocell16                0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\Timer_1:TimerUDB:trig_fall_detected\/q       macrocell16   1250   1250  992947  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/main_7  macrocell16   2293   3543  992947  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_fall_detected\/clock_0             macrocell16                0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:trig_disable\/q
Path End       : \start_pulse:PWMUDB:runmode_enable\/main_4
Capture Clock  : \start_pulse:PWMUDB:runmode_enable\/clock_0
Path slack     : 992993p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:trig_disable\/clock_0                 macrocell8                 0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:trig_disable\/q         macrocell8    1250   1250  992993  RISE       1
\start_pulse:PWMUDB:runmode_enable\/main_4  macrocell7    2247   3497  992993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:runmode_enable\/clock_0               macrocell7                 0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:trig_disable\/q
Path End       : \start_pulse:PWMUDB:trig_disable\/main_2
Capture Clock  : \start_pulse:PWMUDB:trig_disable\/clock_0
Path slack     : 992993p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:trig_disable\/clock_0                 macrocell8                 0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:trig_disable\/q       macrocell8    1250   1250  992993  RISE       1
\start_pulse:PWMUDB:trig_disable\/main_2  macrocell8    2247   3497  992993  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:trig_disable\/clock_0                 macrocell8                 0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_161/q
Path End       : \start_pulse:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \start_pulse:PWMUDB:genblk8:stsreg\/clock
Path slack     : 993464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Recovery time                                                          0
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_161/clock_0                                           macrocell12                0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_161/q                                  macrocell12    1250   1250  979226  RISE       1
\start_pulse:PWMUDB:genblk8:stsreg\/reset  statusicell1   5286   6536  993464  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:genblk8:stsreg\/clock                 statusicell1               0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_161/q
Path End       : \start_pulse:PWMUDB:status_0\/ar_0
Capture Clock  : \start_pulse:PWMUDB:status_0\/clock_0
Path slack     : 993464p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Recovery time                                                          0
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6536
-------------------------------------   ---- 
End-of-path arrival time (ps)           6536
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
Net_161/clock_0                                           macrocell12                0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_161/q                           macrocell12   1250   1250  979226  RISE       1
\start_pulse:PWMUDB:status_0\/ar_0  macrocell10   5286   6536  993464  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:status_0\/clock_0                     macrocell10                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \start_pulse:PWMUDB:status_0\/q
Path End       : \start_pulse:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \start_pulse:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994850p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (microsecond_clock:R#1 vs. microsecond_clock:R#2)   1000000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:status_0\/clock_0                     macrocell10                0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\start_pulse:PWMUDB:status_0\/q               macrocell10    1250   1250  994850  RISE       1
\start_pulse:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2330   3580  994850  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_1                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_1                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_1                               m0s8clockgenblockcell      0      0  RISE       1
\start_pulse:PWMUDB:genblk8:stsreg\/clock                 statusicell1               0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

