#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0068e100 .scope module, "RegisterTestBench2" "RegisterTestBench2" 2 1;
 .timescale 0 0;
P_00689560 .param/l "sim_time" 0 2 3, +C4<0000000000000000000000000000000000000000000000000000010111011100>;
v006d1458_0 .var "Clk", 0 0;
v006d14b0_0 .var "In", 31 0;
v006d1508_0 .var "Load", 15 0;
v006d1560 .array "Out", 0 15;
v006d1560_0 .net v006d1560 0, 31 0, L_0067be50; 1 drivers
v006d1560_1 .net v006d1560 1, 31 0, L_0067be98; 1 drivers
v006d1560_2 .net v006d1560 2, 31 0, L_0067bee0; 1 drivers
v006d1560_3 .net v006d1560 3, 31 0, L_0067bf28; 1 drivers
v006d1560_4 .net v006d1560 4, 31 0, L_0067bf70; 1 drivers
v006d1560_5 .net v006d1560 5, 31 0, L_0067bfb8; 1 drivers
v006d1560_6 .net v006d1560 6, 31 0, L_0067c000; 1 drivers
v006d1560_7 .net v006d1560 7, 31 0, L_0067c048; 1 drivers
v006d1560_8 .net v006d1560 8, 31 0, L_0067c090; 1 drivers
v006d1560_9 .net v006d1560 9, 31 0, L_0067c0d8; 1 drivers
v006d1560_10 .net v006d1560 10, 31 0, L_0067c120; 1 drivers
v006d1560_11 .net v006d1560 11, 31 0, L_0067c168; 1 drivers
v006d1560_12 .net v006d1560 12, 31 0, L_0067c1b0; 1 drivers
v006d1560_13 .net v006d1560 13, 31 0, L_0067c1f8; 1 drivers
v006d1560_14 .net v006d1560 14, 31 0, L_0067c240; 1 drivers
v006d1560_15 .net v006d1560 15, 31 0, L_006d3380; 1 drivers
v006d15b8_0 .var "Reset", 0 0;
v006d1610_0 .var/i "j", 31 0;
L_006d1668 .part v006d1508_0, 0, 1;
L_006d16c0 .part v006d1508_0, 1, 1;
L_006d1718 .part v006d1508_0, 2, 1;
L_006d1770 .part v006d1508_0, 3, 1;
L_006d17c8 .part v006d1508_0, 4, 1;
L_006d1820 .part v006d1508_0, 5, 1;
L_006d1878 .part v006d1508_0, 6, 1;
L_006d18d0 .part v006d1508_0, 7, 1;
L_006d1928 .part v006d1508_0, 8, 1;
L_006d1980 .part v006d1508_0, 9, 1;
L_006d19d8 .part v006d1508_0, 10, 1;
L_006d1a30 .part v006d1508_0, 11, 1;
L_006d1a88 .part v006d1508_0, 12, 1;
L_006d1ae0 .part v006d1508_0, 13, 1;
L_006d1b38 .part v006d1508_0, 14, 1;
L_006d1b90 .part v006d1508_0, 15, 1;
S_00b853e8 .scope generate, "registers[0]" "registers[0]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_00689588 .param/l "i" 0 2 12, +C4<00>;
S_00b854b8 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_00b853e8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067be50 .functor BUFZ 32, v00684310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00684158_0 .net "Clk", 0 0, v006d1458_0;  1 drivers
v006841b0_0 .net "IN", 31 0, v006d14b0_0;  1 drivers
v00684208_0 .net "Load", 0 0, L_006d1668;  1 drivers
v00684260_0 .net "OUT", 31 0, L_0067be50;  alias, 1 drivers
v006842b8_0 .net "Reset", 0 0, v006d15b8_0;  1 drivers
v00684310_0 .var "d", 31 0;
E_006895b0 .event edge, v006842b8_0;
E_006895d8 .event negedge, v00684158_0;
S_00b83b78 .scope generate, "registers[1]" "registers[1]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_00689628 .param/l "i" 0 2 12, +C4<01>;
S_00b83c48 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_00b83b78;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067be98 .functor BUFZ 32, v00684520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00684368_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v006843c0_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v00684418_0 .net "Load", 0 0, L_006d16c0;  1 drivers
v00684470_0 .net "OUT", 31 0, L_0067be98;  alias, 1 drivers
v006844c8_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v00684520_0 .var "d", 31 0;
S_00685948 .scope generate, "registers[2]" "registers[2]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_00689678 .param/l "i" 0 2 12, +C4<010>;
S_00685a18 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_00685948;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067bee0 .functor BUFZ 32, v00684730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00684578_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v006845d0_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v00684628_0 .net "Load", 0 0, L_006d1718;  1 drivers
v00684680_0 .net "OUT", 31 0, L_0067bee0;  alias, 1 drivers
v006846d8_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v00684730_0 .var "d", 31 0;
S_006930e8 .scope generate, "registers[3]" "registers[3]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006896c8 .param/l "i" 0 2 12, +C4<011>;
S_006931b8 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006930e8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067bf28 .functor BUFZ 32, v00684940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00684788_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v006847e0_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v00684838_0 .net "Load", 0 0, L_006d1770;  1 drivers
v00684890_0 .net "OUT", 31 0, L_0067bf28;  alias, 1 drivers
v006848e8_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v00684940_0 .var "d", 31 0;
S_006cdb80 .scope generate, "registers[4]" "registers[4]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cdc68 .param/l "i" 0 2 12, +C4<0100>;
S_006ce450 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006cdb80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067bf70 .functor BUFZ 32, v00684b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00684998_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v006849f0_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v00684a48_0 .net "Load", 0 0, L_006d17c8;  1 drivers
v00684aa0_0 .net "OUT", 31 0, L_0067bf70;  alias, 1 drivers
v00684af8_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v00684b50_0 .var "d", 31 0;
S_006ce520 .scope generate, "registers[5]" "registers[5]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cdcb8 .param/l "i" 0 2 12, +C4<0101>;
S_006ce5f0 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006ce520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067bfb8 .functor BUFZ 32, v00684d60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00684ba8_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v00684c00_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v00684c58_0 .net "Load", 0 0, L_006d1820;  1 drivers
v00684cb0_0 .net "OUT", 31 0, L_0067bfb8;  alias, 1 drivers
v00684d08_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v00684d60_0 .var "d", 31 0;
S_006ce6c0 .scope generate, "registers[6]" "registers[6]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cdd08 .param/l "i" 0 2 12, +C4<0110>;
S_006ce790 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006ce6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c000 .functor BUFZ 32, v00684f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00684db8_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v00684e10_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v00684e68_0 .net "Load", 0 0, L_006d1878;  1 drivers
v00684ec0_0 .net "OUT", 31 0, L_0067c000;  alias, 1 drivers
v00684f18_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v00684f70_0 .var "d", 31 0;
S_006ce860 .scope generate, "registers[7]" "registers[7]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cdd58 .param/l "i" 0 2 12, +C4<0111>;
S_006ce930 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006ce860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c048 .functor BUFZ 32, v0065f278_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00684fc8_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v00685020_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v00685078_0 .net "Load", 0 0, L_006d18d0;  1 drivers
v0065f380_0 .net "OUT", 31 0, L_0067c048;  alias, 1 drivers
v0065f3d8_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v0065f278_0 .var "d", 31 0;
S_006cea18 .scope generate, "registers[8]" "registers[8]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_00689718 .param/l "i" 0 2 12, +C4<01000>;
S_006ceae8 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006cea18;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c090 .functor BUFZ 32, v0065ef60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0065f2d0_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v0065f170_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v0065f1c8_0 .net "Load", 0 0, L_006d1928;  1 drivers
v0065f068_0 .net "OUT", 31 0, L_0067c090;  alias, 1 drivers
v0065f0c0_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v0065ef60_0 .var "d", 31 0;
S_006cebb8 .scope generate, "registers[9]" "registers[9]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cddd0 .param/l "i" 0 2 12, +C4<01001>;
S_006cec88 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006cebb8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c0d8 .functor BUFZ 32, v0065ec48_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0065efb8_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v0065ee58_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v0065eeb0_0 .net "Load", 0 0, L_006d1980;  1 drivers
v0065ed50_0 .net "OUT", 31 0, L_0067c0d8;  alias, 1 drivers
v0065eda8_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v0065ec48_0 .var "d", 31 0;
S_006ced58 .scope generate, "registers[10]" "registers[10]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cde20 .param/l "i" 0 2 12, +C4<01010>;
S_006cee28 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006ced58;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c120 .functor BUFZ 32, v0065e930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0065eca0_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v0065eb40_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v0065eb98_0 .net "Load", 0 0, L_006d19d8;  1 drivers
v0065ea38_0 .net "OUT", 31 0, L_0067c120;  alias, 1 drivers
v0065ea90_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v0065e930_0 .var "d", 31 0;
S_006ceef8 .scope generate, "registers[11]" "registers[11]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cde70 .param/l "i" 0 2 12, +C4<01011>;
S_006cefc8 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006ceef8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c168 .functor BUFZ 32, v0065e618_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0065e988_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v0065e828_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v0065e880_0 .net "Load", 0 0, L_006d1a30;  1 drivers
v0065e720_0 .net "OUT", 31 0, L_0067c168;  alias, 1 drivers
v0065e778_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v0065e618_0 .var "d", 31 0;
S_006cf098 .scope generate, "registers[12]" "registers[12]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cdec0 .param/l "i" 0 2 12, +C4<01100>;
S_006cf168 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006cf098;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c1b0 .functor BUFZ 32, v006d0dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0065e670_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v006d0c70_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v006d0cc8_0 .net "Load", 0 0, L_006d1a88;  1 drivers
v006d0d20_0 .net "OUT", 31 0, L_0067c1b0;  alias, 1 drivers
v006d0d78_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v006d0dd0_0 .var "d", 31 0;
S_006cf238 .scope generate, "registers[13]" "registers[13]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cdf10 .param/l "i" 0 2 12, +C4<01101>;
S_006cf308 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006cf238;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c1f8 .functor BUFZ 32, v006d0fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v006d0e28_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v006d0e80_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v006d0ed8_0 .net "Load", 0 0, L_006d1ae0;  1 drivers
v006d0f30_0 .net "OUT", 31 0, L_0067c1f8;  alias, 1 drivers
v006d0f88_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v006d0fe0_0 .var "d", 31 0;
S_006cf3d8 .scope generate, "registers[14]" "registers[14]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cdf60 .param/l "i" 0 2 12, +C4<01110>;
S_006cf4a8 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006cf3d8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_0067c240 .functor BUFZ 32, v006d11f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v006d1038_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v006d1090_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v006d10e8_0 .net "Load", 0 0, L_006d1b38;  1 drivers
v006d1140_0 .net "OUT", 31 0, L_0067c240;  alias, 1 drivers
v006d1198_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v006d11f0_0 .var "d", 31 0;
S_006cf578 .scope generate, "registers[15]" "registers[15]" 2 12, 2 12 0, S_0068e100;
 .timescale 0 0;
P_006cdfb0 .param/l "i" 0 2 12, +C4<01111>;
S_006cf648 .scope module, "test_reg" "Register" 2 13, 3 1 0, S_006cf578;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IN"
    .port_info 1 /INPUT 1 "Clk"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Load"
    .port_info 4 /OUTPUT 32 "OUT"
L_006d3380 .functor BUFZ 32, v006d1400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v006d1248_0 .net "Clk", 0 0, v006d1458_0;  alias, 1 drivers
v006d12a0_0 .net "IN", 31 0, v006d14b0_0;  alias, 1 drivers
v006d12f8_0 .net "Load", 0 0, L_006d1b90;  1 drivers
v006d1350_0 .net "OUT", 31 0, L_006d3380;  alias, 1 drivers
v006d13a8_0 .net "Reset", 0 0, v006d15b8_0;  alias, 1 drivers
v006d1400_0 .var "d", 31 0;
    .scope S_00b854b8;
T_0 ;
    %wait E_006895d8;
    %load/vec4 v00684208_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v006841b0_0;
    %store/vec4 v00684310_0, 0, 32;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00b854b8;
T_1 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00684310_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00b83c48;
T_2 ;
    %wait E_006895d8;
    %load/vec4 v00684418_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v006843c0_0;
    %store/vec4 v00684520_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00b83c48;
T_3 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00684520_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00685a18;
T_4 ;
    %wait E_006895d8;
    %load/vec4 v00684628_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v006845d0_0;
    %store/vec4 v00684730_0, 0, 32;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00685a18;
T_5 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00684730_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_006931b8;
T_6 ;
    %wait E_006895d8;
    %load/vec4 v00684838_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v006847e0_0;
    %store/vec4 v00684940_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_006931b8;
T_7 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00684940_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_006ce450;
T_8 ;
    %wait E_006895d8;
    %load/vec4 v00684a48_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v006849f0_0;
    %store/vec4 v00684b50_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_006ce450;
T_9 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00684b50_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_006ce5f0;
T_10 ;
    %wait E_006895d8;
    %load/vec4 v00684c58_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00684c00_0;
    %store/vec4 v00684d60_0, 0, 32;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_006ce5f0;
T_11 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00684d60_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_006ce790;
T_12 ;
    %wait E_006895d8;
    %load/vec4 v00684e68_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00684e10_0;
    %store/vec4 v00684f70_0, 0, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_006ce790;
T_13 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00684f70_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_006ce930;
T_14 ;
    %wait E_006895d8;
    %load/vec4 v00685078_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00685020_0;
    %store/vec4 v0065f278_0, 0, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_006ce930;
T_15 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0065f278_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_006ceae8;
T_16 ;
    %wait E_006895d8;
    %load/vec4 v0065f1c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0065f170_0;
    %store/vec4 v0065ef60_0, 0, 32;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_006ceae8;
T_17 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0065ef60_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_006cec88;
T_18 ;
    %wait E_006895d8;
    %load/vec4 v0065eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0065ee58_0;
    %store/vec4 v0065ec48_0, 0, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_006cec88;
T_19 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0065ec48_0, 0, 32;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_006cee28;
T_20 ;
    %wait E_006895d8;
    %load/vec4 v0065eb98_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0065eb40_0;
    %store/vec4 v0065e930_0, 0, 32;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_006cee28;
T_21 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0065e930_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_006cefc8;
T_22 ;
    %wait E_006895d8;
    %load/vec4 v0065e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0065e828_0;
    %store/vec4 v0065e618_0, 0, 32;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_006cefc8;
T_23 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0065e618_0, 0, 32;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_006cf168;
T_24 ;
    %wait E_006895d8;
    %load/vec4 v006d0cc8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v006d0c70_0;
    %store/vec4 v006d0dd0_0, 0, 32;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_006cf168;
T_25 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d0dd0_0, 0, 32;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_006cf308;
T_26 ;
    %wait E_006895d8;
    %load/vec4 v006d0ed8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v006d0e80_0;
    %store/vec4 v006d0fe0_0, 0, 32;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_006cf308;
T_27 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d0fe0_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_006cf4a8;
T_28 ;
    %wait E_006895d8;
    %load/vec4 v006d10e8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v006d1090_0;
    %store/vec4 v006d11f0_0, 0, 32;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_006cf4a8;
T_29 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d11f0_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_006cf648;
T_30 ;
    %wait E_006895d8;
    %load/vec4 v006d12f8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v006d12a0_0;
    %store/vec4 v006d1400_0, 0, 32;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_006cf648;
T_31 ;
    %wait E_006895b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1400_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0068e100;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %end;
    .thread T_32;
    .scope S_0068e100;
T_33 ;
    %fork t_1, S_0068e100;
    %fork t_2, S_0068e100;
    %fork t_3, S_0068e100;
    %fork t_4, S_0068e100;
    %fork t_5, S_0068e100;
    %fork t_6, S_0068e100;
    %fork t_7, S_0068e100;
    %fork t_8, S_0068e100;
    %fork t_9, S_0068e100;
    %fork t_10, S_0068e100;
    %fork t_11, S_0068e100;
    %fork t_12, S_0068e100;
    %fork t_13, S_0068e100;
    %fork t_14, S_0068e100;
    %fork t_15, S_0068e100;
    %fork t_16, S_0068e100;
    %fork t_17, S_0068e100;
    %fork t_18, S_0068e100;
    %fork t_19, S_0068e100;
    %fork t_20, S_0068e100;
    %fork t_21, S_0068e100;
    %fork t_22, S_0068e100;
    %fork t_23, S_0068e100;
    %fork t_24, S_0068e100;
    %fork t_25, S_0068e100;
    %fork t_26, S_0068e100;
    %fork t_27, S_0068e100;
    %fork t_28, S_0068e100;
    %fork t_29, S_0068e100;
    %fork t_30, S_0068e100;
    %fork t_31, S_0068e100;
    %fork t_32, S_0068e100;
    %fork t_33, S_0068e100;
    %fork t_34, S_0068e100;
    %fork t_35, S_0068e100;
    %fork t_36, S_0068e100;
    %fork t_37, S_0068e100;
    %fork t_38, S_0068e100;
    %fork t_39, S_0068e100;
    %fork t_40, S_0068e100;
    %fork t_41, S_0068e100;
    %fork t_42, S_0068e100;
    %fork t_43, S_0068e100;
    %fork t_44, S_0068e100;
    %fork t_45, S_0068e100;
    %fork t_46, S_0068e100;
    %fork t_47, S_0068e100;
    %fork t_48, S_0068e100;
    %fork t_49, S_0068e100;
    %fork t_50, S_0068e100;
    %fork t_51, S_0068e100;
    %fork t_52, S_0068e100;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v006d15b8_0, 0, 1;
    %end;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v006d1458_0, 0, 1;
    %end;
t_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.0 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
t_5 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_6 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v006d15b8_0, 0, 1;
    %end;
t_7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_8 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.2 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %end;
t_9 ;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_10 ;
    %delay 5, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_11 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.4 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %end;
t_12 ;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_13 ;
    %delay 6, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_14 ;
    %delay 7, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.6 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.6;
T_33.7 ;
    %end;
t_15 ;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_16 ;
    %delay 8, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_17 ;
    %delay 9, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.8 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.9, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.8;
T_33.9 ;
    %end;
t_18 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_19 ;
    %delay 10, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_20 ;
    %delay 11, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.10 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.11, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.10;
T_33.11 ;
    %end;
t_21 ;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_22 ;
    %delay 12, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_23 ;
    %delay 13, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.12 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.13, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.12;
T_33.13 ;
    %end;
t_24 ;
    %delay 14, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_25 ;
    %delay 14, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_26 ;
    %delay 15, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.14 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.15, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.14;
T_33.15 ;
    %end;
t_27 ;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_28 ;
    %delay 16, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_29 ;
    %delay 17, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.16 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.17, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.16;
T_33.17 ;
    %end;
t_30 ;
    %delay 18, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_31 ;
    %delay 18, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_32 ;
    %delay 19, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.18 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.19, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.18;
T_33.19 ;
    %end;
t_33 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_34 ;
    %delay 20, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_35 ;
    %delay 21, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.20 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.21, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.20;
T_33.21 ;
    %end;
t_36 ;
    %delay 22, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_37 ;
    %delay 22, 0;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_38 ;
    %delay 23, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.22 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.23, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.22;
T_33.23 ;
    %end;
t_39 ;
    %delay 24, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_40 ;
    %delay 24, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_41 ;
    %delay 25, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.24 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.25, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.24;
T_33.25 ;
    %end;
t_42 ;
    %delay 26, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_43 ;
    %delay 26, 0;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_44 ;
    %delay 27, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.26 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.27, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.26;
T_33.27 ;
    %end;
t_45 ;
    %delay 28, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_46 ;
    %delay 28, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_47 ;
    %delay 29, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.28 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.29, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.28;
T_33.29 ;
    %end;
t_48 ;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_49 ;
    %delay 30, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
t_50 ;
    %delay 31, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
T_33.30 ;
    %load/vec4 v006d1610_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.31, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v006d1610_0;
    %store/vec4 v006d1508_0, 4, 1;
    %load/vec4 v006d1610_0;
    %addi 1, 0, 32;
    %store/vec4 v006d1610_0, 0, 32;
    %jmp T_33.30;
T_33.31 ;
    %end;
t_51 ;
    %delay 32, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006d1508_0, 4, 1;
    %end;
t_52 ;
    %delay 32, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v006d14b0_0, 0, 32;
    %end;
    .scope S_0068e100;
t_0 ;
    %end;
    .thread T_33;
    .scope S_0068e100;
T_34 ;
    %delay 1, 0;
    %load/vec4 v006d1458_0;
    %inv;
    %store/vec4 v006d1458_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0068e100;
T_35 ;
    %delay 1500, 0;
    %vpi_call 2 145 "$finish" {0 0 0};
    %end;
    .thread T_35;
    .scope S_0068e100;
T_36 ;
    %vpi_call 2 150 "$dumpfile", "RegisterTestBench2.vcd" {0 0 0};
    %vpi_call 2 151 "$dumpvars", 32'sb00000000000000000000000000000000, S_0068e100 {0 0 0};
    %vpi_call 2 152 "$display", " Test Results" {0 0 0};
    %vpi_call 2 153 "$monitor", "T = %3d,Clk = %3d,In = %3d,Reset = %3d,Load[0] = %3d,Load[1] = %3d,Load[2] = %3d,Load[3] = %3d,Load[4] = %3d,Load[5] = %3d,Load[6] = %3d,Load[7] = %3d,Load[8] = %3d,Load[9] = %3d,Load[10] = %3d,Load[11] = %3d,Load[12] = %3d,Load[13] = %3d,Load[14] = %3d,Load[15] = %3d,Out[0] = %3d,Out[1] = %3d,Out[2] = %3d,Out[3] = %3d,Out[4] = %3d,Out[5] = %3d,Out[6] = %3d,Out[7] = %3d,Out[8] = %3d,Out[9] = %3d,Out[10] = %3d,Out[11] = %3d,Out[12] = %3d,Out[13] = %3d,Out[14] = %3d,Out[15] = %3d", $time, v006d1458_0, v006d14b0_0, v006d15b8_0, &PV<v006d1508_0, 0, 1>, &PV<v006d1508_0, 1, 1>, &PV<v006d1508_0, 2, 1>, &PV<v006d1508_0, 3, 1>, &PV<v006d1508_0, 4, 1>, &PV<v006d1508_0, 5, 1>, &PV<v006d1508_0, 6, 1>, &PV<v006d1508_0, 7, 1>, &PV<v006d1508_0, 8, 1>, &PV<v006d1508_0, 9, 1>, &PV<v006d1508_0, 10, 1>, &PV<v006d1508_0, 11, 1>, &PV<v006d1508_0, 12, 1>, &PV<v006d1508_0, 13, 1>, &PV<v006d1508_0, 14, 1>, &PV<v006d1508_0, 15, 1>, v006d1560_0, v006d1560_1, v006d1560_2, v006d1560_3, v006d1560_4, v006d1560_5, v006d1560_6, v006d1560_7, v006d1560_8, v006d1560_9, v006d1560_10, v006d1560_11, v006d1560_12, v006d1560_13, v006d1560_14, v006d1560_15 {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterTestBench2.v";
    "Register.v";
