info x 43 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDL
col x 776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 chrono
term mark 696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 0 0 226 7 0 776 100 50 50 10 10 0 0 0 0 CLKInstd_logicRISING_EDGECLK
var add 2 0 0 98 7 0 776 100 50 50 10 10 0 0 0 0 START_STOPInstd_logicRISING_EDGECLK
var add 3 0 0 98 7 0 776 100 50 50 10 10 0 0 0 0 ZEROInstd_logicRISING_EDGECLK
var add 4 0 0 98 7 0 776 100 50 50 10 10 0 0 0 0 TPARZInstd_logicRISING_EDGECLK
var add 5 0 0 98 8 0 776 100 50 50 10 10 0 0 0 0 SYNCOutstd_logicRISING_EDGECLK
var add 6 0 0 98 8 0 776 100 50 50 10 10 0 0 0 0 OUT_TOutstd_logicRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 119 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 2 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 2 484 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 292 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 296 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 3 300 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 280 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 50 50 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 3713508722 30321449 0 0 0 0 0 0 0 0 0 0 0 0 0 Chrono.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 1 0 171 8 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 6.1i
Source = Chrono.vhd
Thu Sep 05 21:38:51 2013
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
Zoom_level x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5.06250000000000
