Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri May 08 13:20:17 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing -file ./report/yuv_filter_timing_synth.rpt
| Design            : yuv_filter
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 yuv_filter_yuv2rgb_U0/E_reg_697_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            yuv_filter_yuv2rgb_U0/tmp_2_reg_715_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 4.357ns (61.600%)  route 2.716ns (38.400%))
  Logic Levels:           11  (CARRY4=7 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=881, unset)          1.677     1.677    yuv_filter_yuv2rgb_U0/ap_clk
                                                                      r  yuv_filter_yuv2rgb_U0/E_reg_697_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 r  yuv_filter_yuv2rgb_U0/E_reg_697_reg[1]/Q
                         net (fo=9, unplaced)         0.612     2.785    yuv_filter_yuv2rgb_U0/E_reg_697[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     3.080 r  yuv_filter_yuv2rgb_U0/phitmp_reg_720[4]_i_16/O
                         net (fo=1, unplaced)         0.000     3.080    yuv_filter_yuv2rgb_U0/n_0_phitmp_reg_720[4]_i_16
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.481 r  yuv_filter_yuv2rgb_U0/phitmp_reg_720_reg[4]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     3.481    yuv_filter_yuv2rgb_U0/n_0_phitmp_reg_720_reg[4]_i_15
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     3.731 r  yuv_filter_yuv2rgb_U0/tmp_1_reg_710_reg[0]_i_19/CO[2]
                         net (fo=2, unplaced)         0.348     4.079    yuv_filter_yuv2rgb_U0/n_1_tmp_1_reg_710_reg[0]_i_19
                         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.677     4.756 r  yuv_filter_yuv2rgb_U0/tmp_1_reg_710_reg[0]_i_26/O[0]
                         net (fo=2, unplaced)         0.322     5.078    yuv_filter_yuv2rgb_U0/n_7_tmp_1_reg_710_reg[0]_i_26
                         LUT3 (Prop_lut3_I2_O)        0.295     5.373 r  yuv_filter_yuv2rgb_U0/phitmp_reg_720[4]_i_8/O
                         net (fo=2, unplaced)         0.812     6.185    yuv_filter_yuv2rgb_U0/n_0_phitmp_reg_720[4]_i_8
                         LUT4 (Prop_lut4_I0_O)        0.124     6.309 r  yuv_filter_yuv2rgb_U0/phitmp_reg_720[4]_i_12/O
                         net (fo=1, unplaced)         0.000     6.309    yuv_filter_yuv2rgb_U0/n_0_phitmp_reg_720[4]_i_12
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.707 r  yuv_filter_yuv2rgb_U0/phitmp_reg_720_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.707    yuv_filter_yuv2rgb_U0/n_0_phitmp_reg_720_reg[4]_i_2
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.055 r  yuv_filter_yuv2rgb_U0/tmp_1_reg_710_reg[0]_i_3/O[1]
                         net (fo=2, unplaced)         0.622     7.677    yuv_filter_yuv2rgb_U0/tmp_20_fu_376_p2[13]
                         LUT2 (Prop_lut2_I0_O)        0.306     7.983 r  yuv_filter_yuv2rgb_U0/tmp_1_reg_710[0]_i_7/O
                         net (fo=1, unplaced)         0.000     7.983    yuv_filter_yuv2rgb_U0/n_0_tmp_1_reg_710[0]_i_7
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.515 r  yuv_filter_yuv2rgb_U0/tmp_1_reg_710_reg[0]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.515    yuv_filter_yuv2rgb_U0/n_0_tmp_1_reg_710_reg[0]_i_1
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.750 r  yuv_filter_yuv2rgb_U0/tmp_2_reg_715_reg[0]_i_2/O[0]
                         net (fo=1, unplaced)         0.000     8.750    yuv_filter_yuv2rgb_U0/n_7_tmp_2_reg_715_reg[0]_i_2
                         FDRE                                         r  yuv_filter_yuv2rgb_U0/tmp_2_reg_715_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk
                         net (fo=881, unset)          1.503     9.503    yuv_filter_yuv2rgb_U0/ap_clk
                                                                      r  yuv_filter_yuv2rgb_U0/tmp_2_reg_715_reg[0]/C
                         clock pessimism              0.000     9.503    
                         clock uncertainty           -0.035     9.468    
                         FDRE (Setup_fdre_C_D)        0.095     9.563    yuv_filter_yuv2rgb_U0/tmp_2_reg_715_reg[0]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                  0.813    




