# RISC-V Single Cycle Core

lab used for converting assembly language codes to machine language codes : https://venus.cs61c.org/<br>
- I-Type instruction implemented : opcode | rs | rd | Immediate (load)<br>
- S-Type instruction : opcode | rs1 | rs2 | Immediate (store)
