// Seed: 3028263495
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output wire id_10,
    input wand id_11
);
  assign id_4 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input supply1 id_7
);
  wire id_9;
  integer id_10;
  wire id_11;
  module_0(
      id_2, id_2, id_6, id_7, id_6, id_1, id_3, id_0, id_0, id_0, id_0, id_7
  );
  assign id_11 = 1'd0;
endmodule
