

================================================================
== Vitis HLS Report for 'Layer_norm_1_Pipeline_l_j12'
================================================================
* Date:           Sat Sep  2 22:11:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3848|     3848|  38.480 us|  38.480 us|  3848|  3848|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j12   |     3846|     3846|        12|          5|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    158|    -|
|Register         |        -|    -|     333|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     333|    276|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln232_fu_163_p2   |         +|   0|  0|  13|          10|           1|
    |add_ln233_fu_173_p2   |         +|   0|  0|  17|          14|          14|
    |icmp_ln232_fu_157_p2  |      icmp|   0|  0|  11|          10|          10|
    |ifzero_fu_184_p2      |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  54|          45|          37|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j12_2            |   9|          2|   10|         20|
    |ap_sig_allocacmp_v123_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_v127_load        |   9|          2|   32|         64|
    |grp_fu_119_p0                     |  14|          3|   32|         96|
    |grp_fu_119_p1                     |  14|          3|   32|         96|
    |j12_fu_54                         |   9|          2|   10|         20|
    |v123_fu_46                        |   9|          2|   32|         64|
    |v127_fu_50                        |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 158|         34|  218|        504|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln232_reg_247                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln232_reg_243                |   1|   0|    1|          0|
    |icmp_ln232_reg_243_pp0_iter1_reg  |   1|   0|    1|          0|
    |ifzero_reg_257                    |   1|   0|    1|          0|
    |j12_fu_54                         |  10|   0|   10|          0|
    |mean2_addr_reg_233                |   4|   0|    4|          0|
    |mean_addr_reg_238                 |   4|   0|    4|          0|
    |mean_addr_reg_238_pp0_iter1_reg   |   4|   0|    4|          0|
    |reg_127                           |  32|   0|   32|          0|
    |v122_reg_261                      |  32|   0|   32|          0|
    |v123_fu_46                        |  32|   0|   32|          0|
    |v126_reg_273                      |  32|   0|   32|          0|
    |v127_fu_50                        |  32|   0|   32|          0|
    |ifzero_reg_257                    |  64|  32|    1|          0|
    |mean2_addr_reg_233                |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 333|  64|  210|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_399_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_399_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_399_p_opcode  |  out|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_399_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_399_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_403_p_din0    |  out|   32|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_403_p_din1    |  out|   32|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_403_p_dout0   |   in|   32|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|grp_fu_403_p_ce      |  out|    1|  ap_ctrl_hs|  Layer_norm.1_Pipeline_l_j12|  return value|
|mean2_load           |   in|   32|     ap_none|                   mean2_load|        scalar|
|mean_load            |   in|   32|     ap_none|                    mean_load|        scalar|
|mean2_address0       |  out|    4|   ap_memory|                        mean2|         array|
|mean2_ce0            |  out|    1|   ap_memory|                        mean2|         array|
|mean2_we0            |  out|    1|   ap_memory|                        mean2|         array|
|mean2_d0             |  out|   32|   ap_memory|                        mean2|         array|
|zext_ln231           |   in|    4|     ap_none|                   zext_ln231|        scalar|
|mean_address0        |  out|    4|   ap_memory|                         mean|         array|
|mean_ce0             |  out|    1|   ap_memory|                         mean|         array|
|mean_we0             |  out|    1|   ap_memory|                         mean|         array|
|mean_d0              |  out|   32|   ap_memory|                         mean|         array|
|sub_ln233            |   in|   14|     ap_none|                    sub_ln233|        scalar|
|v111_address0        |  out|   14|   ap_memory|                         v111|         array|
|v111_ce0             |  out|    1|   ap_memory|                         v111|         array|
|v111_q0              |   in|   32|   ap_memory|                         v111|         array|
+---------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v123 = alloca i32 1"   --->   Operation 15 'alloca' 'v123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v127 = alloca i32 1"   --->   Operation 16 'alloca' 'v127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j12 = alloca i32 1"   --->   Operation 17 'alloca' 'j12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub_ln233_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln233"   --->   Operation 18 'read' 'sub_ln233_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln231_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln231"   --->   Operation 19 'read' 'zext_ln231_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mean_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean_load"   --->   Operation 20 'read' 'mean_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mean2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean2_load"   --->   Operation 21 'read' 'mean2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln231_cast = zext i4 %zext_ln231_read"   --->   Operation 22 'zext' 'zext_ln231_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j12"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %mean2_load_read, i32 %v127"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %mean_load_read, i32 %v123"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j12_2 = load i10 %j12" [kernel.cpp:232]   --->   Operation 27 'load' 'j12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln231_cast"   --->   Operation 28 'getelementptr' 'mean2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln231_cast"   --->   Operation 29 'getelementptr' 'mean_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%icmp_ln232 = icmp_eq  i10 %j12_2, i10 768" [kernel.cpp:232]   --->   Operation 31 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln232 = add i10 %j12_2, i10 1" [kernel.cpp:232]   --->   Operation 33 'add' 'add_ln232' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %icmp_ln232, void %for.inc35.split, void %for.inc38.exitStub" [kernel.cpp:232]   --->   Operation 34 'br' 'br_ln232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i10 %j12_2" [kernel.cpp:233]   --->   Operation 35 'zext' 'zext_ln233' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.81ns)   --->   "%add_ln233 = add i14 %sub_ln233_read, i14 %zext_ln233" [kernel.cpp:233]   --->   Operation 36 'add' 'add_ln233' <Predicate = (!icmp_ln232)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln233_2 = zext i14 %add_ln233" [kernel.cpp:233]   --->   Operation 37 'zext' 'zext_ln233_2' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%v111_addr = getelementptr i32 %v111, i64 0, i64 %zext_ln233_2" [kernel.cpp:233]   --->   Operation 38 'getelementptr' 'v111_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%v122 = load i14 %v111_addr" [kernel.cpp:233]   --->   Operation 39 'load' 'v122' <Predicate = (!icmp_ln232)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 40 [1/1] (1.77ns)   --->   "%ifzero = icmp_eq  i10 %add_ln232, i10 768" [kernel.cpp:232]   --->   Operation 40 'icmp' 'ifzero' <Predicate = (!icmp_ln232)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln232 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:232]   --->   Operation 41 'br' 'br_ln232' <Predicate = (!icmp_ln232)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%v122 = load i14 %v111_addr" [kernel.cpp:233]   --->   Operation 42 'load' 'v122' <Predicate = (!icmp_ln232)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%v123_load = load i32 %v123" [kernel.cpp:235]   --->   Operation 43 'load' 'v123_load' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_3 : Operation 44 [5/5] (7.25ns)   --->   "%v124 = fadd i32 %v123_load, i32 %v122" [kernel.cpp:235]   --->   Operation 44 'fadd' 'v124' <Predicate = (!icmp_ln232)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [4/4] (5.70ns)   --->   "%v126 = fmul i32 %v122, i32 %v122" [kernel.cpp:238]   --->   Operation 45 'fmul' 'v126' <Predicate = (!icmp_ln232)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 46 [4/5] (7.25ns)   --->   "%v124 = fadd i32 %v123_load, i32 %v122" [kernel.cpp:235]   --->   Operation 46 'fadd' 'v124' <Predicate = (!icmp_ln232)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [3/4] (5.70ns)   --->   "%v126 = fmul i32 %v122, i32 %v122" [kernel.cpp:238]   --->   Operation 47 'fmul' 'v126' <Predicate = (!icmp_ln232)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 48 [3/5] (7.25ns)   --->   "%v124 = fadd i32 %v123_load, i32 %v122" [kernel.cpp:235]   --->   Operation 48 'fadd' 'v124' <Predicate = (!icmp_ln232)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [2/4] (5.70ns)   --->   "%v126 = fmul i32 %v122, i32 %v122" [kernel.cpp:238]   --->   Operation 49 'fmul' 'v126' <Predicate = (!icmp_ln232)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln232 = store i10 %add_ln232, i10 %j12" [kernel.cpp:232]   --->   Operation 50 'store' 'store_ln232' <Predicate = (!icmp_ln232)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 51 [2/5] (7.25ns)   --->   "%v124 = fadd i32 %v123_load, i32 %v122" [kernel.cpp:235]   --->   Operation 51 'fadd' 'v124' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/4] (5.70ns)   --->   "%v126 = fmul i32 %v122, i32 %v122" [kernel.cpp:238]   --->   Operation 52 'fmul' 'v126' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%v127_load = load i32 %v127" [kernel.cpp:240]   --->   Operation 53 'load' 'v127_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/5] (7.25ns)   --->   "%v124 = fadd i32 %v123_load, i32 %v122" [kernel.cpp:235]   --->   Operation 54 'fadd' 'v124' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [5/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [kernel.cpp:240]   --->   Operation 55 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 56 [4/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [kernel.cpp:240]   --->   Operation 56 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln234 = store i32 %v124, i4 %mean_addr" [kernel.cpp:234]   --->   Operation 57 'store' 'store_ln234' <Predicate = (ifzero)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln235 = store i32 %v124, i32 %v123" [kernel.cpp:235]   --->   Operation 58 'store' 'store_ln235' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 59 [3/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [kernel.cpp:240]   --->   Operation 59 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 60 [2/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [kernel.cpp:240]   --->   Operation 60 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln232 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [kernel.cpp:232]   --->   Operation 61 'specloopname' 'specloopname_ln232' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/5] (7.25ns)   --->   "%v128 = fadd i32 %v127_load, i32 %v126" [kernel.cpp:240]   --->   Operation 62 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln239 = store i32 %v128, i4 %mean2_addr" [kernel.cpp:239]   --->   Operation 63 'store' 'store_ln239' <Predicate = (ifzero)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 64 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln240 = store i32 %v128, i32 %v127" [kernel.cpp:240]   --->   Operation 65 'store' 'store_ln240' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mean2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mean_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mean2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln231]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mean]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sub_ln233]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v111]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v123               (alloca           ) [ 0111111110000]
v127               (alloca           ) [ 0111111111111]
j12                (alloca           ) [ 0111110000000]
sub_ln233_read     (read             ) [ 0000000000000]
zext_ln231_read    (read             ) [ 0000000000000]
mean_load_read     (read             ) [ 0000000000000]
mean2_load_read    (read             ) [ 0000000000000]
zext_ln231_cast    (zext             ) [ 0000000000000]
store_ln0          (store            ) [ 0000000000000]
store_ln0          (store            ) [ 0000000000000]
store_ln0          (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
j12_2              (load             ) [ 0000000000000]
mean2_addr         (getelementptr    ) [ 0111111111111]
mean_addr          (getelementptr    ) [ 0111111110000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000]
icmp_ln232         (icmp             ) [ 0111111100000]
empty              (speclooptripcount) [ 0000000000000]
add_ln232          (add              ) [ 0011110000000]
br_ln232           (br               ) [ 0000000000000]
zext_ln233         (zext             ) [ 0000000000000]
add_ln233          (add              ) [ 0000000000000]
zext_ln233_2       (zext             ) [ 0000000000000]
v111_addr          (getelementptr    ) [ 0010000000000]
ifzero             (icmp             ) [ 0111111111111]
br_ln232           (br               ) [ 0000000000000]
v122               (load             ) [ 0111111100000]
v123_load          (load             ) [ 0110111100000]
store_ln232        (store            ) [ 0000000000000]
v126               (fmul             ) [ 0111110111110]
v127_load          (load             ) [ 0101110011110]
v124               (fadd             ) [ 0001000010000]
store_ln234        (store            ) [ 0000000000000]
store_ln235        (store            ) [ 0000000000000]
specloopname_ln232 (specloopname     ) [ 0000000000000]
v128               (fadd             ) [ 0010000000001]
store_ln239        (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
store_ln240        (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
ret_ln0            (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mean2_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean2_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mean_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mean2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln231">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mean">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub_ln233">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln233"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v111">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v111"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="v123_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v123/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="v127_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v127/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="j12_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j12/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sub_ln233_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="14" slack="0"/>
<pin id="60" dir="0" index="1" bw="14" slack="0"/>
<pin id="61" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln233_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln231_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln231_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mean_load_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_load_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mean2_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean2_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mean2_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean2_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="mean_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="4" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="v111_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v111_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v122/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln234_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="7"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln234/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln239_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="11"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v124/3 v128/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v126/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v124 v128 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln231_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="10" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="j12_2_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j12_2/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln232_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln232/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln232_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln233_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="0"/>
<pin id="171" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln233_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="0"/>
<pin id="175" dir="0" index="1" bw="10" slack="0"/>
<pin id="176" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln233_2_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="ifzero_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="v123_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v123_load/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln232_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="4"/>
<pin id="196" dir="0" index="1" bw="10" slack="4"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="v127_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="6"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v127_load/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln235_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="7"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln240_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="32" slack="11"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/12 "/>
</bind>
</comp>

<comp id="212" class="1005" name="v123_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v123 "/>
</bind>
</comp>

<comp id="219" class="1005" name="v127_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="v127 "/>
</bind>
</comp>

<comp id="226" class="1005" name="j12_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j12 "/>
</bind>
</comp>

<comp id="233" class="1005" name="mean2_addr_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="11"/>
<pin id="235" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="mean2_addr "/>
</bind>
</comp>

<comp id="238" class="1005" name="mean_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="7"/>
<pin id="240" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="icmp_ln232_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln232 "/>
</bind>
</comp>

<comp id="247" class="1005" name="add_ln232_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="4"/>
<pin id="249" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln232 "/>
</bind>
</comp>

<comp id="252" class="1005" name="v111_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="14" slack="1"/>
<pin id="254" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v111_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="ifzero_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="7"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="261" class="1005" name="v122_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v122 "/>
</bind>
</comp>

<comp id="268" class="1005" name="v123_load_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v123_load "/>
</bind>
</comp>

<comp id="273" class="1005" name="v126_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v126 "/>
</bind>
</comp>

<comp id="278" class="1005" name="v127_load_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v127_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="130"><net_src comp="119" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="136"><net_src comp="64" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="76" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="70" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="154" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="58" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="188"><net_src comp="163" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="190" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="206"><net_src comp="127" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="127" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="46" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="222"><net_src comp="50" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="229"><net_src comp="54" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="236"><net_src comp="82" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="241"><net_src comp="89" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="246"><net_src comp="157" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="163" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="255"><net_src comp="96" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="260"><net_src comp="184" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="103" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="271"><net_src comp="190" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="276"><net_src comp="123" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="281"><net_src comp="198" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="119" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mean2 | {12 }
	Port: mean | {8 }
	Port: v111 | {}
 - Input state : 
	Port: Layer_norm.1_Pipeline_l_j12 : mean2_load | {1 }
	Port: Layer_norm.1_Pipeline_l_j12 : mean_load | {1 }
	Port: Layer_norm.1_Pipeline_l_j12 : zext_ln231 | {1 }
	Port: Layer_norm.1_Pipeline_l_j12 : sub_ln233 | {1 }
	Port: Layer_norm.1_Pipeline_l_j12 : v111 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j12_2 : 1
		mean2_addr : 1
		mean_addr : 1
		icmp_ln232 : 2
		add_ln232 : 2
		br_ln232 : 3
		zext_ln233 : 2
		add_ln233 : 3
		zext_ln233_2 : 4
		v111_addr : 5
		v122 : 6
		ifzero : 3
		br_ln232 : 4
	State 2
	State 3
		v124 : 1
	State 4
	State 5
	State 6
	State 7
		v128 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_119         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_123         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln232_fu_163      |    0    |    0    |    13   |
|          |      add_ln233_fu_173      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln232_fu_157     |    0    |    0    |    11   |
|          |        ifzero_fu_184       |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |  sub_ln233_read_read_fu_58 |    0    |    0    |    0    |
|   read   | zext_ln231_read_read_fu_64 |    0    |    0    |    0    |
|          |  mean_load_read_read_fu_70 |    0    |    0    |    0    |
|          | mean2_load_read_read_fu_76 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   zext_ln231_cast_fu_133   |    0    |    0    |    0    |
|   zext   |      zext_ln233_fu_169     |    0    |    0    |    0    |
|          |     zext_ln233_2_fu_179    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   763   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln232_reg_247|   10   |
|icmp_ln232_reg_243|    1   |
|  ifzero_reg_257  |    1   |
|    j12_reg_226   |   10   |
|mean2_addr_reg_233|    4   |
| mean_addr_reg_238|    4   |
|      reg_127     |   32   |
| v111_addr_reg_252|   14   |
|   v122_reg_261   |   32   |
| v123_load_reg_268|   32   |
|   v123_reg_212   |   32   |
|   v126_reg_273   |   32   |
| v127_load_reg_278|   32   |
|   v127_reg_219   |   32   |
+------------------+--------+
|       Total      |   268  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_119    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_119    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   220  ||  5.0026 ||    38   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   763  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   38   |
|  Register |    -   |    -   |   268  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   616  |   801  |
+-----------+--------+--------+--------+--------+
