# ğŸ”§ DigitalLab â€“ FPGA-Based Digital Logic Projects

Welcome to the **DigitalLab** repository! This project contains a series of digital logic design experiments implemented using **Verilog HDL** and tested on an **FPGA board**. These experiments were part of the **Digital Electronics and Computer Organization Laboratory (ENCS2110)** course at the Faculty of Engineering and Technology.

## ğŸ“ Contents

The repository includes source code and supporting files for the following experiments:

- âœ… Logic Gates and Truth Tables
- âœ… 4x2 Priority Encoder
- âœ… 7-Segment Display Driver
- âœ… D Flip-Flop and Memory System
- âœ… 2x1 Multiplexer (MUX)
- âœ… Comparator
- âœ… Simple Security System using FPGA (2-digit digital lock)

## ğŸ› ï¸ Tools Used

- **Quartus Prime** â€“ for Verilog design and simulation
- **ModelSim** â€“ for functional verification and waveform analysis
- **Intel/Altera FPGA Board** â€“ for physical implementation and testing

## ğŸš€ Getting Started

To run or simulate any module:

1. Open the project in **Quartus Prime**.
2. Compile the Verilog files.
3. Use **ModelSim** for simulation (optional).
4. Assign pins based on your FPGA board's specifications.
5. Upload the design to the FPGA board.

## ğŸ§ª Featured Project: Simple Security System

A fully functional 2-digit lock system with:

- Input via keypad
- Display using 7-segment LEDs
- Verification using comparators
- Output via green/red LEDs (success/failure)

### Logic Flow:


## ğŸ‘¨â€ğŸ’» Authors

- **Anas Al Sayed** â€“ 1221020  

## ğŸ§‘â€ğŸ« Supervision

- **Instructor**: Dr. Hanya Radwan  
- **Assistant**: Ms. Katy Sadi


## ğŸ“œ License

This repository is for **academic and educational purposes only**.

---


