#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d088c881f0 .scope module, "division_tb" "division_tb" 2 3;
 .timescale -9 -12;
v000001d088cfedb0_0 .var "A", 31 0;
v000001d088cfe9f0_0 .var "D", 31 0;
v000001d088cfe450_0 .net "R", 63 0, v000001d088c94090_0;  1 drivers
v000001d088cfe590_0 .net "busy", 0 0, v000001d088c941d0_0;  1 drivers
v000001d088cfe630_0 .var "clk", 0 0;
v000001d088cfe770_0 .net "done", 0 0, v000001d088cfe3b0_0;  1 drivers
v000001d088cfe8b0_0 .var "rst", 0 0;
v000001d088cfeef0_0 .var "start", 0 0;
S_000001d088c88380 .scope module, "uut" "division" 2 16, 3 1 0, S_000001d088c881f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "D";
    .port_info 5 /OUTPUT 64 "R";
    .port_info 6 /OUTPUT 1 "busy";
    .port_info 7 /OUTPUT 1 "done";
v000001d088c93eb0_0 .net "A", 31 0, v000001d088cfedb0_0;  1 drivers
v000001d088c93f50_0 .net "D", 31 0, v000001d088cfe9f0_0;  1 drivers
v000001d088c93ff0_0 .var "D_reg", 31 0;
v000001d088c94090_0 .var "R", 63 0;
v000001d088c94130_0 .var "R_reg", 63 0;
v000001d088c941d0_0 .var "busy", 0 0;
v000001d088c94270_0 .net "clk", 0 0, v000001d088cfe630_0;  1 drivers
v000001d088c94310_0 .var/i "count", 31 0;
v000001d088cfee50_0 .var "difference", 32 0;
v000001d088cfe3b0_0 .var "done", 0 0;
v000001d088cfe310_0 .var "leading_D", 6 0;
v000001d088cfe270_0 .var "leading_R", 6 0;
v000001d088cfe130_0 .net "rst", 0 0, v000001d088cfe8b0_0;  1 drivers
v000001d088cfeb30_0 .var "running", 0 0;
v000001d088cfe4f0_0 .var/i "shift_amount", 31 0;
v000001d088cfea90_0 .net "start", 0 0, v000001d088cfeef0_0;  1 drivers
E_000001d088c8c0a0 .event posedge, v000001d088cfe130_0, v000001d088c94270_0;
S_000001d088ca1d80 .scope function.vec4.s7, "count_leading_zeros_32" "count_leading_zeros_32" 3 19, 3 19 0, S_000001d088c88380;
 .timescale 0 0;
; Variable count_leading_zeros_32 is vec4 return value of scope S_000001d088ca1d80
v000001d088c62bf0_0 .var/i "i", 31 0;
v000001d088ca1f10_0 .var "val", 31 0;
TD_division_tb.uut.count_leading_zeros_32 ;
    %pushi/vec4 32, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to count_leading_zeros_32 (store_vec4_to_lval)
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001d088c62bf0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001d088c62bf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001d088ca1f10_0;
    %load/vec4 v000001d088c62bf0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v000001d088c62bf0_0;
    %sub;
    %pad/s 7;
    %ret/vec4 0, 0, 7;  Assign to count_leading_zeros_32 (store_vec4_to_lval)
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001d088c62bf0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001d088c62bf0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001d088c62bf0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001d088ca1fb0 .scope function.vec4.s7, "count_leading_zeros_64" "count_leading_zeros_64" 3 32, 3 32 0, S_000001d088c88380;
 .timescale 0 0;
; Variable count_leading_zeros_64 is vec4 return value of scope S_000001d088ca1fb0
v000001d088c93d70_0 .var/i "i", 31 0;
v000001d088c93e10_0 .var "val", 63 0;
TD_division_tb.uut.count_leading_zeros_64 ;
    %pushi/vec4 64, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to count_leading_zeros_64 (store_vec4_to_lval)
    %pushi/vec4 63, 0, 32;
    %store/vec4 v000001d088c93d70_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001d088c93d70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_1.5, 5;
    %load/vec4 v000001d088c93e10_0;
    %load/vec4 v000001d088c93d70_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 63, 0, 32;
    %load/vec4 v000001d088c93d70_0;
    %sub;
    %pad/s 7;
    %ret/vec4 0, 0, 7;  Assign to count_leading_zeros_64 (store_vec4_to_lval)
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001d088c93d70_0, 0, 32;
T_1.6 ;
    %load/vec4 v000001d088c93d70_0;
    %subi 1, 0, 32;
    %store/vec4 v000001d088c93d70_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001d088c943b0 .scope task, "wait_for_done" "wait_for_done" 2 32, 2 32 0, S_000001d088c881f0;
 .timescale -9 -12;
E_000001d088c8bd60 .event anyedge, v000001d088cfe3b0_0;
TD_division_tb.wait_for_done ;
T_2.8 ;
    %load/vec4 v000001d088cfe770_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.9, 6;
    %wait E_000001d088c8bd60;
    %jmp T_2.8;
T_2.9 ;
    %delay 10000, 0;
    %vpi_call 2 36 "$display", "Result: Quotient = %0d, Remainder = %0d", &PV<v000001d088cfe450_0, 0, 32>, &PV<v000001d088cfe450_0, 32, 32> {0 0 0};
    %end;
    .scope S_000001d088c88380;
T_3 ;
    %wait E_000001d088c8c0a0;
    %load/vec4 v000001d088cfe130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d088c941d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d088cfe3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d088cfeb30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d088cfea90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001d088cfeb30_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001d088c93eb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001d088c94130_0, 0;
    %load/vec4 v000001d088c93f50_0;
    %assign/vec4 v000001d088c93ff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d088c94310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d088c941d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d088cfe3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d088cfeb30_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001d088c941d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000001d088c93ff0_0;
    %store/vec4 v000001d088ca1f10_0, 0, 32;
    %callf/vec4 TD_division_tb.uut.count_leading_zeros_32, S_000001d088ca1d80;
    %store/vec4 v000001d088cfe310_0, 0, 7;
    %load/vec4 v000001d088c94130_0;
    %store/vec4 v000001d088c93e10_0, 0, 64;
    %callf/vec4 TD_division_tb.uut.count_leading_zeros_64, S_000001d088ca1fb0;
    %store/vec4 v000001d088cfe270_0, 0, 7;
    %load/vec4 v000001d088cfe270_0;
    %pad/u 32;
    %load/vec4 v000001d088cfe310_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %store/vec4 v000001d088cfe4f0_0, 0, 32;
    %load/vec4 v000001d088cfe4f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.7, 5;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v000001d088c94310_0;
    %sub;
    %load/vec4 v000001d088cfe4f0_0;
    %cmp/s;
    %jmp/0xz  T_3.9, 5;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v000001d088c94310_0;
    %sub;
    %store/vec4 v000001d088cfe4f0_0, 0, 32;
T_3.9 ;
    %load/vec4 v000001d088c94130_0;
    %load/vec4 v000001d088cfe4f0_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000001d088c94130_0, 0;
    %load/vec4 v000001d088c94310_0;
    %load/vec4 v000001d088cfe4f0_0;
    %add;
    %assign/vec4 v000001d088c94310_0, 0;
T_3.7 ;
    %load/vec4 v000001d088c94130_0;
    %parti/s 32, 31, 6;
    %pad/u 33;
    %load/vec4 v000001d088c93ff0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000001d088cfee50_0, 0, 33;
    %load/vec4 v000001d088c94130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001d088c94130_0, 0, 64;
    %load/vec4 v000001d088cfee50_0;
    %parti/s 1, 32, 7;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v000001d088cfee50_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d088c94130_0, 4, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001d088c94130_0, 4, 1;
T_3.11 ;
    %load/vec4 v000001d088c94310_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d088c94310_0, 0, 32;
    %load/vec4 v000001d088c94310_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d088c941d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d088cfe3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d088cfeb30_0, 0;
    %load/vec4 v000001d088c94130_0;
    %assign/vec4 v000001d088c94090_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d088cfe3b0_0, 0, 1;
T_3.13 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d088c881f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d088cfe630_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001d088c881f0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000001d088cfe630_0;
    %inv;
    %store/vec4 v000001d088cfe630_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d088c881f0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d088cfe8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d088cfedb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d088cfe9f0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d088cfe8b0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v000001d088cfedb0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001d088cfe9f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %fork TD_division_tb.wait_for_done, S_000001d088c943b0;
    %join;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v000001d088cfedb0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001d088cfe9f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %fork TD_division_tb.wait_for_done, S_000001d088c943b0;
    %join;
    %pushi/vec4 12345678, 0, 32;
    %store/vec4 v000001d088cfedb0_0, 0, 32;
    %pushi/vec4 1234, 0, 32;
    %store/vec4 v000001d088cfe9f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %fork TD_division_tb.wait_for_done, S_000001d088c943b0;
    %join;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001d088cfedb0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001d088cfe9f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d088cfeef0_0, 0, 1;
    %fork TD_division_tb.wait_for_done, S_000001d088c943b0;
    %join;
    %vpi_call 2 81 "$display", "All tests completed." {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_divider.v";
    "vlpnd.v";
