 
****************************************
Report : qor
Design : prince
Version: R-2020.09-SP4
Date   : Sat Jun  8 09:19:01 2024
****************************************


  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.58
  Critical Path Slack:           3.42
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.33
  Critical Path Slack:           4.15
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.36
  Critical Path Slack:           4.14
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          0.89
  Critical Path Slack:           4.09
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        261
  Leaf Cell Count:               6815
  Buf/Inv Cell Count:            1547
  Buf Cell Count:                   0
  Inv Cell Count:                1547
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      6169
  Sequential Cell Count:          646
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4841.423995
  Noncombinational Area:  1953.503954
  Buf/Inv Area:            573.551994
  Total Buffer Area:             0.00
  Total Inverter Area:         573.55
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6794.927950
  Design Area:            6794.927950


  Design Rules
  -----------------------------------
  Total Number of Nets:          6859
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: qingteng

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               10.91
  Overall Compile Wall Clock Time:    11.55

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
