
---------- Begin Simulation Statistics ----------
final_tick                               494236155000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67900                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    68124                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18788.93                       # Real time elapsed on the host
host_tick_rate                               26304645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1275777724                       # Number of instructions simulated
sim_ops                                    1279972837                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.494236                       # Number of seconds simulated
sim_ticks                                494236155000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.088014                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78762470                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91490634                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16601974                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         88764424                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           6037704                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        6061139                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           23435                       # Number of indirect misses.
system.cpu0.branchPred.lookups              109740941                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        17160                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1048881                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9574487                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  52921809                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2148711                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3147096                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      186775651                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           323171402                       # Number of instructions committed
system.cpu0.commit.committedOps             324220258                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    952300206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.340460                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.875132                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    772722285     81.14%     81.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     93664233      9.84%     90.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     51999506      5.46%     96.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     23417812      2.46%     98.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4298116      0.45%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3051036      0.32%     99.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       323304      0.03%     99.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       675203      0.07%     99.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2148711      0.23%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    952300206                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  29884497                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             8881720                       # Number of function calls committed.
system.cpu0.commit.int_insts                307409904                       # Number of committed integer instructions.
system.cpu0.commit.loads                     38128120                       # Number of loads committed
system.cpu0.commit.membars                    2097768                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2097777      0.65%      0.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       238062050     73.43%     74.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          67580      0.02%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          131120      0.04%     74.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       8388608      2.59%     76.72% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      12582918      3.88%     80.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       4456464      1.37%     81.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      4194304      1.29%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     83.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       38914835     12.00%     95.27% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      15062399      4.65%     99.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        324220258                       # Class of committed instruction
system.cpu0.commit.refs                      54239429                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  323171402                       # Number of Instructions Simulated
system.cpu0.committedOps                    324220258                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.034472                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.034472                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            575204533                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7030406                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            69597367                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             553965951                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                96730471                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                288657387                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9575865                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13950856                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9432167                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  109740941                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 75731355                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    876983463                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1146738                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     619303676                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           67                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33206724                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.111906                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86013393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          84800174                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.631521                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         979600423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.633271                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.106872                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               622382175     63.53%     63.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               216401736     22.09%     85.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                79059638      8.07%     93.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                30940252      3.16%     96.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11557259      1.18%     98.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8837170      0.90%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                10388557      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    4357      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   29279      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           979600423                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 67959482                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                21054347                       # number of floating regfile writes
system.cpu0.idleCycles                        1054114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10608984                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                76344527                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.475347                       # Inst execution rate
system.cpu0.iew.exec_refs                    79557882                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  21133476                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              529721565                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             61317404                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1049930                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3366540                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            25839497                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          510987959                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             58424406                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9574792                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            466150923                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1418055                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1251564                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9575865                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5222385                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        73204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         2813782                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        24131                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3121                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          950                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23189284                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9728188                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3121                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1136345                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9472639                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                344985999                       # num instructions consuming a value
system.cpu0.iew.wb_count                    461539699                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.815656                       # average fanout of values written-back
system.cpu0.iew.wb_producers                281389845                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.470645                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     462224752                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               540272836                       # number of integer regfile reads
system.cpu0.int_regfile_writes              349120741                       # number of integer regfile writes
system.cpu0.ipc                              0.329547                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.329547                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2097924      0.44%      0.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            352863336     74.17%     74.61% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               67658      0.01%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               131203      0.03%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           10265990      2.16%     76.81% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           18583727      3.91%     80.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            5428212      1.14%     81.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           5132042      1.08%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     82.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            60221863     12.66%     95.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20671549      4.35%     99.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         262175      0.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            29      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             475725716                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               39678515                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           79350698                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     39638094                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          56326679                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3541333                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007444                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3143751     88.77%     88.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   873      0.02%     88.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  12803      0.36%     89.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3163      0.09%     89.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                 3163      0.09%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     89.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                351865      9.94%     99.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25709      0.73%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             437490610                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1857186640                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    421901605                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        641430623                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 507840152                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                475725716                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3147807                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      186767697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1944151                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           711                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     61790994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    979600423                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.485632                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.011252                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          705636909     72.03%     72.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          162661752     16.60%     88.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           68018801      6.94%     95.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           19464327      1.99%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11243284      1.15%     98.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5958102      0.61%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3277823      0.33%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2512603      0.26%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             826822      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      979600423                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.485110                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9347336                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3151531                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            61317404                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           25839497                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               59906059                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              29622302                       # number of misc regfile writes
system.cpu0.numCycles                       980654537                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7817774                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              553130179                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            258577726                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11090798                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               113933731                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                771218                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21913                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            702170666                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             535264186                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          423268632                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                278572704                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9610603                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9575865                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24363592                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               164690901                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         74050454                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       628120212                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         24352                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               534                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27722675                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           533                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1461145753                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1049296248                       # The number of ROB writes
system.cpu0.timesIdled                          31096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  134                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.449583                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               78818650                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91172967                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16753478                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         89043375                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           5863943                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        5883289                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19346                       # Number of indirect misses.
system.cpu1.branchPred.lookups              110181890                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        15207                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1048680                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9767568                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  53125719                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1677045                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3146290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      185056150                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           319388722                       # Number of instructions committed
system.cpu1.commit.committedOps             320437470                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    940537302                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.340696                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.860688                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    760891277     80.90%     80.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     94247678     10.02%     90.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     51969872      5.53%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23717167      2.52%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4079257      0.43%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3044481      0.32%     99.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       230921      0.02%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       679604      0.07%     99.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1677045      0.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    940537302                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             8621960                       # Number of function calls committed.
system.cpu1.commit.int_insts                303361473                       # Number of committed integer instructions.
system.cpu1.commit.loads                     37680810                       # Number of loads committed
system.cpu1.commit.membars                    2097398                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2097398      0.65%      0.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       235571280     73.52%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1261      0.00%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     74.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       8388608      2.62%     76.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp      12582912      3.93%     80.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       4456448      1.39%     82.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      4194304      1.31%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     83.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       38467336     12.00%     95.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      14415721      4.50%     99.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        320437470                       # Class of committed instruction
system.cpu1.commit.refs                      53145229                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  319388722                       # Number of Instructions Simulated
system.cpu1.committedOps                    320437470                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.030873                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.030873                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            562884618                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              6988325                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            69701073                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             548875350                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                97214886                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                288689309                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9768920                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts             13887225                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9142231                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  110181890                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 75812771                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    864982929                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1222635                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     613527849                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               33509660                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.113821                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          85962204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          84682593                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.633792                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         967699964                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.635090                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.108292                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               613648792     63.41%     63.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               214891320     22.21%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                78022791      8.06%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                30514579      3.15%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11377531      1.18%     98.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 8950164      0.92%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                10259373      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    4251      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   31163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           967699964                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 67529912                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                20916047                       # number of floating regfile writes
system.cpu1.idleCycles                         326759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10802012                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                76451189                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.475901                       # Inst execution rate
system.cpu1.iew.exec_refs                    78248081                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  20507141                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              524935245                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60977698                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1049455                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3582788                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            25303114                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          505485289                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57740940                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          9894233                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            460685066                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1044307                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1139538                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9768920                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4429848                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        57371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2115315                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26714                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3283                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          992                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     23296888                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9838695                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3283                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1259668                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9542344                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                339045537                       # num instructions consuming a value
system.cpu1.iew.wb_count                    455872276                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816130                       # average fanout of values written-back
system.cpu1.iew.wb_producers                276705166                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.470929                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     456544782                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               532686976                       # number of integer regfile reads
system.cpu1.int_regfile_writes              343918008                       # number of integer regfile writes
system.cpu1.ipc                              0.329938                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.329938                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2097465      0.45%      0.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            349327527     74.23%     74.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1265      0.00%     74.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     74.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           10197254      2.17%     76.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp           18474792      3.93%     80.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            5410722      1.15%     81.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           5096430      1.08%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     83.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            59630871     12.67%     95.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           20080752      4.27%     99.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead         262173      0.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             470579299                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               39441921                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           78883310                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     39390598                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          55558980                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3393771                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007212                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3019170     88.96%     88.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  279      0.01%     88.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                  247      0.01%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     88.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                352094     10.37%     99.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                21975      0.65%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             432433684                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1835218485                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    416481678                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        634975794                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 502338387                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                470579299                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3146902                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      185047818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1849462                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           612                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     61705773                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    967699964                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.486286                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.007456                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          695494027     71.87%     71.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          162064302     16.75%     88.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           67668859      6.99%     95.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19339310      2.00%     97.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10911995      1.13%     98.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5843864      0.60%     99.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3151793      0.33%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2425221      0.25%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             800593      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      967699964                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.486122                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9667845                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3280071                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60977698                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           25303114                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               59520230                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu1.numCycles                       968026723                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    20442184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              548862452                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            255107883                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11609575                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               114388653                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                795897                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15839                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            694375594                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             530021301                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          417907690                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                278528873                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1049198                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9768920                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             16141838                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               162799807                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         73473116                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       620902478                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          9228                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               281                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26559018                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           278                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1444353474                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1038154238                       # The number of ROB writes
system.cpu1.timesIdled                          22883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.349287                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               78307099                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            90686445                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         16676138                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         88492051                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           5866342                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        5887287                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           20945                       # Number of indirect misses.
system.cpu2.branchPred.lookups              109328204                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        15544                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1048692                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9687375                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  52611083                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1643924                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3146314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      184791056                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           317926265                       # Number of instructions committed
system.cpu2.commit.committedOps             318975022                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    937450722                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.340258                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.859316                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    758489305     80.91%     80.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     93887784     10.02%     90.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     51865735      5.53%     96.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     23565794      2.51%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4065392      0.43%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      3028081      0.32%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       227928      0.02%     99.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       676779      0.07%     99.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1643924      0.18%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    937450722                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             8619219                       # Number of function calls committed.
system.cpu2.commit.int_insts                302052236                       # Number of committed integer instructions.
system.cpu2.commit.loads                     37332928                       # Number of loads committed
system.cpu2.commit.membars                    2097407                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2097407      0.66%      0.66% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       234582615     73.54%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1261      0.00%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     74.20% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       8388608      2.63%     76.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp      12582912      3.94%     80.78% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       4456448      1.40%     82.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      4194304      1.31%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       38119466     11.95%     95.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      14289799      4.48%     99.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        318975022                       # Class of committed instruction
system.cpu2.commit.refs                      52671437                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  317926265                       # Number of Instructions Simulated
system.cpu2.committedOps                    318975022                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.034972                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.034972                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            562265355                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              6991826                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            69190263                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             546843418                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                96611639                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                286787332                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9688695                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts             13890417                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              9188237                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  109328204                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 75225138                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    862503046                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1185254                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     611658590                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               33354916                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.113306                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          85360705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          84173441                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.633911                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         964541258                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.635232                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.110311                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               612540581     63.51%     63.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               212885118     22.07%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                77875817      8.07%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                30550317      3.17%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                11401421      1.18%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 8984667      0.93%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                10265773      1.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    4206      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   33358      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           964541258                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 67596930                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                20937809                       # number of floating regfile writes
system.cpu2.idleCycles                         355947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts            10709496                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                75826210                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.475781                       # Inst execution rate
system.cpu2.iew.exec_refs                    77738009                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                  20360901                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              523887685                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             60497787                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1049539                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          3509340                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts            25129166                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          503758113                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             57377108                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          9745927                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            459079537                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                964569                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1033552                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9688695                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4314960                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        60037                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads         2110336                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        25779                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         3236                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          968                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     23164859                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      9790657                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          3236                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      1211501                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       9497995                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                339065469                       # num instructions consuming a value
system.cpu2.iew.wb_count                    454465757                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.816094                       # average fanout of values written-back
system.cpu2.iew.wb_producers                276709293                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.470999                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     455131563                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               530848600                       # number of integer regfile reads
system.cpu2.int_regfile_writes              343259341                       # number of integer regfile writes
system.cpu2.ipc                              0.329492                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.329492                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2097478      0.45%      0.45% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            348114500     74.25%     74.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1265      0.00%     74.70% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     74.70% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           10208059      2.18%     76.88% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp           18491721      3.94%     80.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            5413518      1.15%     81.98% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           5102035      1.09%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     83.06% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            59218150     12.63%     95.70% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite           19916521      4.25%     99.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead         262169      0.06%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             468825464                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               39478082                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           78955602                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     39429297                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          55611874                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    3410600                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007275                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3043373     89.23%     89.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     89.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     89.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  283      0.01%     89.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                  270      0.01%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    3      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     89.25% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                345763     10.14%     99.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                20902      0.61%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             430660504                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1828517272                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    415036460                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        632930974                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 500611114                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                468825464                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3146999                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      184783090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          1870088                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           685                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     61399950                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    964541258                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.486061                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.008362                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          693752973     71.93%     71.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          160966122     16.69%     88.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           67399779      6.99%     95.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           19267118      2.00%     97.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           10926140      1.13%     98.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5832912      0.60%     99.34% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            3177699      0.33%     99.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            2425004      0.25%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             793511      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      964541258                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.485881                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9499231                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         3221111                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            60497787                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           25129166                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               59580706                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu2.numCycles                       964897205                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23573014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              547858401                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            254284646                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              12046399                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles               113832685                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                722210                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                12586                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            692240549                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             528150088                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          417034094                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                276840983                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1088266                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9688695                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             16312582                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               162749448                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         73509158                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       618731391                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7912                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               284                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 26657212                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           281                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1439572486                       # The number of ROB reads
system.cpu2.rob.rob_writes                 1034627003                       # The number of ROB writes
system.cpu2.timesIdled                          22873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.191285                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               77155519                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            89516613                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect         16511378                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         87090148                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           5860656                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        5879790                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           19134                       # Number of indirect misses.
system.cpu3.branchPred.lookups              107593218                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        15097                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1048692                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          9521752                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  51824256                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1641499                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3146317                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      182327996                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           315291335                       # Number of instructions committed
system.cpu3.commit.committedOps             316340087                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    931935205                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.339444                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.858555                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    754406425     80.95%     80.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     93168340     10.00%     90.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     51506353      5.53%     96.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     23304631      2.50%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3990283      0.43%     99.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      3027091      0.32%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       217512      0.02%     99.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       673071      0.07%     99.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1641499      0.18%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    931935205                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  29884444                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             8612151                       # Number of function calls committed.
system.cpu3.commit.int_insts                299574420                       # Number of committed integer instructions.
system.cpu3.commit.loads                     36723012                       # Number of loads committed
system.cpu3.commit.membars                    2097403                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2097403      0.66%      0.66% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       232844213     73.61%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1261      0.00%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     74.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       8388608      2.65%     76.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp      12582912      3.98%     80.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       4456448      1.41%     82.31% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      4194304      1.33%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       37509550     11.86%     95.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite      14003186      4.43%     99.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead       262154      0.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        316340087                       # Class of committed instruction
system.cpu3.commit.refs                      51774908                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  315291335                       # Number of Instructions Simulated
system.cpu3.committedOps                    316340087                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.041539                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.041539                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            561404045                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred              6991865                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            68191157                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             541158260                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                95445891                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                283204186                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               9523030                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts             13891847                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              9051955                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  107593218                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 74450958                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    857570718                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1125168                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     605314092                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               33025312                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.112197                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          84545732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          83016175                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.631212                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         958629107                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.632532                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.109225                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               610846330     63.72%     63.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               209642669     21.87%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                77258267      8.06%     93.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                30622821      3.19%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                11315886      1.18%     98.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 8650887      0.90%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                10258051      1.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    4310      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   29886      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           958629107                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 67535332                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                20916197                       # number of floating regfile writes
system.cpu3.idleCycles                         341875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts            10547070                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                74780054                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.474416                       # Inst execution rate
system.cpu3.iew.exec_refs                    76453733                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                  19939534                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              524849017                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             59379911                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1049493                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          3350439                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts            24560657                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          498660078                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             56514199                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          9548830                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            454951404                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1256651                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1047636                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               9523030                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4798860                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        58117                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads         2068464                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23748                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         3099                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          997                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     22656899                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      9508761                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          3099                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      1130942                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       9416128                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                337327811                       # num instructions consuming a value
system.cpu3.iew.wb_count                    450307332                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816527                       # average fanout of values written-back
system.cpu3.iew.wb_producers                275437259                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.469573                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     450958298                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               525640955                       # number of integer regfile reads
system.cpu3.int_regfile_writes              340565206                       # number of integer regfile writes
system.cpu3.ipc                              0.328781                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.328781                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2097477      0.45%      0.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            345181585     74.31%     74.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1265      0.00%     74.76% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     74.76% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           10197302      2.20%     76.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp           18477284      3.98%     80.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            5410647      1.16%     82.10% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           5096515      1.10%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     83.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            58297503     12.55%     95.75% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite           19478434      4.19%     99.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead         262174      0.06%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             464500234                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               39444469                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           78888409                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     39393253                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          55567974                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    3376457                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007269                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3013501     89.25%     89.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     89.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     89.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  273      0.01%     89.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                  247      0.01%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    3      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     89.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                341313     10.11%     99.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                21114      0.63%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             426334745                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1813945818                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    410914079                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        625413677                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 495513134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                464500234                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3146944                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      182319990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1828195                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           627                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     60127079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    958629107                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.484546                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.008555                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          690810299     72.06%     72.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          158885919     16.57%     88.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           66816439      6.97%     95.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           19055708      1.99%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           10875464      1.13%     98.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5818102      0.61%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3146454      0.33%     99.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            2422553      0.25%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             798169      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      958629107                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.484374                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9106741                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         3016194                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            59379911                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           24560657                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               59523047                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              29622272                       # number of misc regfile writes
system.cpu3.numCycles                       958970982                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    29497179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              547987696                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            252719669                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              11039769                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles               112462482                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                676484                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                17115                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            684988353                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             522634824                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          413658384                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                273048989                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1132475                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               9523030                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15598098                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               160938715                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         73481694                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       611506659                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8812                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               295                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 27007683                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           291                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1428961347                       # The number of ROB reads
system.cpu3.rob.rob_writes                 1024034112                       # The number of ROB writes
system.cpu3.timesIdled                          22675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14446879                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28720302                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       908621                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       182401                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16228986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     14253156                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     32789719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       14435557                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8387350                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8525159                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5748055                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              399                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            238                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6059025                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6059005                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8387350                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            75                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     43166656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               43166656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1470176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1470176896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              602                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14447087                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14447087    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14447087                       # Request fanout histogram
system.membus.respLayer1.occupancy        77283731750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             15.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         67001569001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 81                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    278464512.195122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1054501392.537686                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       119500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6310165000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   482819110000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11417045000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     75183739                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        75183739                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     75183739                       # number of overall hits
system.cpu2.icache.overall_hits::total       75183739                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        41399                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         41399                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        41399                       # number of overall misses
system.cpu2.icache.overall_misses::total        41399                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    702699999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    702699999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    702699999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    702699999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     75225138                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     75225138                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     75225138                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     75225138                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000550                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000550                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000550                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000550                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16973.839924                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16973.839924                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16973.839924                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16973.839924                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          329                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    65.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        34921                       # number of writebacks
system.cpu2.icache.writebacks::total            34921                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         6446                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         6446                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         6446                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         6446                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        34953                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        34953                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        34953                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        34953                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    573135000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    573135000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    573135000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    573135000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000465                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000465                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000465                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000465                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16397.304952                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16397.304952                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16397.304952                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16397.304952                       # average overall mshr miss latency
system.cpu2.icache.replacements                 34921                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     75183739                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       75183739                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        41399                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        41399                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    702699999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    702699999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     75225138                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     75225138                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000550                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000550                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16973.839924                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16973.839924                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         6446                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         6446                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        34953                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        34953                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    573135000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    573135000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000465                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000465                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16397.304952                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16397.304952                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.520762                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           75008599                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            34921                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2147.951061                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        370601500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.520762                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.985024                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.985024                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        150485229                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       150485229                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     58836650                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        58836650                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     58836650                       # number of overall hits
system.cpu2.dcache.overall_hits::total       58836650                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10422674                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10422674                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10422674                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10422674                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 743327502971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 743327502971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 743327502971                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 743327502971                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     69259324                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     69259324                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     69259324                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     69259324                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.150488                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.150488                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.150488                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.150488                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 71318.310730                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 71318.310730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 71318.310730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71318.310730                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3892006                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       834600                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            54667                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7761                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.194798                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   107.537688                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4003792                       # number of writebacks
system.cpu2.dcache.writebacks::total          4003792                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7392678                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7392678                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7392678                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7392678                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      3029996                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3029996                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      3029996                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3029996                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 256937934210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 256937934210                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 256937934210                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 256937934210                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043749                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043749                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043749                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043749                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84798.110034                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84798.110034                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84798.110034                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84798.110034                       # average overall mshr miss latency
system.cpu2.dcache.replacements               4003792                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     45520688                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       45520688                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9448963                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9448963                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 636906617500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 636906617500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     54969651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     54969651                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.171894                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.171894                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 67404.922371                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67404.922371                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7041957                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7041957                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2407006                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2407006                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 185283598500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 185283598500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.043788                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043788                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 76976.791292                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 76976.791292                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data     13315962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13315962                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       973711                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       973711                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 106420885471                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 106420885471                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     14289673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14289673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.068141                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.068141                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 109294.118554                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109294.118554                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       350721                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       350721                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       622990                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       622990                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  71654335710                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  71654335710                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.043597                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.043597                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115016.831265                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115016.831265                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          144                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           41                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       710000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       710000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.221622                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.221622                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17317.073171                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17317.073171                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           25                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           16                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.086486                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.086486                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8718.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8718.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           75                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           75                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           60                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       352500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       352500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          135                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.444444                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.444444                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         5875                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         5875                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       298500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       298500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         4975                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         4975                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       129000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       129000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       123000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       123000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data        15306                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total          15306                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data      1033386                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total      1033386                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data 107582705500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total 107582705500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1048692                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1048692                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.985405                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.985405                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 104106.989547                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 104106.989547                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data      1033386                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total      1033386                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data 106549319500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total 106549319500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.985405                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.985405                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 103106.989547                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 103106.989547                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.618640                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           62915167                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4063288                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.483807                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        370613000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.618640                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.988082                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988082                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        144679991                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       144679991                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 79                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean       359338500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1232886477.229284                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   6309999000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   479862615000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  14373540000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     74410149                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        74410149                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     74410149                       # number of overall hits
system.cpu3.icache.overall_hits::total       74410149                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        40809                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         40809                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        40809                       # number of overall misses
system.cpu3.icache.overall_misses::total        40809                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    665696500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    665696500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    665696500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    665696500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     74450958                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     74450958                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     74450958                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     74450958                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000548                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000548                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000548                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000548                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 16312.492342                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16312.492342                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 16312.492342                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16312.492342                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          275                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   137.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        34627                       # number of writebacks
system.cpu3.icache.writebacks::total            34627                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6150                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6150                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6150                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6150                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        34659                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        34659                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        34659                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        34659                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    557375000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    557375000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    557375000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    557375000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000466                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000466                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000466                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000466                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 16081.681526                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16081.681526                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 16081.681526                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16081.681526                       # average overall mshr miss latency
system.cpu3.icache.replacements                 34627                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     74410149                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       74410149                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        40809                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        40809                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    665696500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    665696500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     74450958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     74450958                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000548                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000548                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 16312.492342                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16312.492342                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6150                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6150                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        34659                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        34659                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    557375000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    557375000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000466                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000466                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 16081.681526                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16081.681526                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.069799                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           74235866                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34627                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2143.872296                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        377217500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.069799                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.970931                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.970931                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        148936575                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       148936575                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     57837712                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        57837712                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     57837712                       # number of overall hits
system.cpu3.dcache.overall_hits::total       57837712                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10320554                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10320554                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10320554                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10320554                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 744924880419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 744924880419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 744924880419                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 744924880419                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     68158266                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     68158266                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     68158266                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     68158266                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.151420                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.151420                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.151420                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.151420                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 72178.768738                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 72178.768738                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 72178.768738                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 72178.768738                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3761424                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       821358                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            52883                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7467                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.127281                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   109.998393                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      3984394                       # number of writebacks
system.cpu3.dcache.writebacks::total          3984394                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7309667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7309667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7309667                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7309667                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      3010887                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3010887                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      3010887                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3010887                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 257518628289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 257518628289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 257518628289                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 257518628289                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044175                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044175                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044175                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044175                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85529.157451                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85529.157451                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85529.157451                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85529.157451                       # average overall mshr miss latency
system.cpu3.dcache.replacements               3984394                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     44793325                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       44793325                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9361885                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9361885                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 639745387000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 639745387000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     54155210                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     54155210                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.172871                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.172871                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 68335.104202                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68335.104202                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      6971388                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6971388                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2390497                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2390497                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 186166522000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 186166522000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044142                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044142                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 77877.747598                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 77877.747598                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data     13044387                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13044387                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       958669                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       958669                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 105179493419                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 105179493419                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     14003056                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14003056                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.068461                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.068461                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 109714.086321                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 109714.086321                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       338279                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       338279                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       620390                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       620390                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  71352106289                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  71352106289                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.044304                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044304                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 115011.696335                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 115011.696335                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          148                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           44                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       805500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       805500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.229167                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.229167                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 18306.818182                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18306.818182                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           19                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           25                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       189500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.130208                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.130208                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         7580                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7580                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           78                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           61                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       413500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       413500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.438849                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.438849                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6778.688525                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6778.688525                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           59                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           59                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       356500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       356500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.424460                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.424460                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6042.372881                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6042.372881                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data        15531                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total          15531                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data      1033161                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total      1033161                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data 107565983500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total 107565983500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1048692                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1048692                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.985190                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.985190                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 104113.476506                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 104113.476506                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data      1033161                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total      1033161                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data 106532822500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total 106532822500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.985190                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.985190                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 103113.476506                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 103113.476506                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.669920                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           61897298                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4043957                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.306122                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        377229000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.669920                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989685                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989685                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        142458562                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       142458562                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       488611375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1239011996.563672                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       142500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3550752000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   490327264000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3908891000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     75680853                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        75680853                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     75680853                       # number of overall hits
system.cpu0.icache.overall_hits::total       75680853                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        50502                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         50502                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        50502                       # number of overall misses
system.cpu0.icache.overall_misses::total        50502                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1273367496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1273367496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1273367496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1273367496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     75731355                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     75731355                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     75731355                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     75731355                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25214.199358                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25214.199358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25214.199358                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25214.199358                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3824                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.527273                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        43363                       # number of writebacks
system.cpu0.icache.writebacks::total            43363                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7105                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7105                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7105                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7105                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        43397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        43397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        43397                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        43397                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1111707498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1111707498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1111707498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1111707498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000573                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000573                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000573                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000573                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25617.150909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25617.150909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25617.150909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25617.150909                       # average overall mshr miss latency
system.cpu0.icache.replacements                 43363                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     75680853                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       75680853                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        50502                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        50502                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1273367496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1273367496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     75731355                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     75731355                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25214.199358                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25214.199358                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7105                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7105                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        43397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        43397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1111707498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1111707498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25617.150909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25617.150909                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999875                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           75724148                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            43363                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1746.284805                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999875                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        151506105                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       151506105                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     59474517                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        59474517                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     59474517                       # number of overall hits
system.cpu0.dcache.overall_hits::total       59474517                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10843873                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10843873                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10843873                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10843873                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 769324257983                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 769324257983                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 769324257983                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 769324257983                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     70318390                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     70318390                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     70318390                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     70318390                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.154211                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154211                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.154211                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154211                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 70945.524536                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70945.524536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 70945.524536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70945.524536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4845952                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       610034                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            70443                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5441                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.792527                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   112.117993                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4122558                       # number of writebacks
system.cpu0.dcache.writebacks::total          4122558                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7695255                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7695255                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7695255                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7695255                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      3148618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3148618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      3148618                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3148618                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 267734981076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 267734981076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 267734981076                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 267734981076                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044777                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044777                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044777                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044777                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85032.538427                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85032.538427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85032.538427                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85032.538427                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4122558                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     45527743                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       45527743                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      9728523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      9728523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 653963852500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 653963852500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     55256266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     55256266                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.176062                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.176062                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67221.288627                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67221.288627                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7221361                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7221361                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2507162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2507162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 194850400000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 194850400000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045373                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77717.514863                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77717.514863                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     13946774                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13946774                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1115350                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1115350                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 115360405483                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 115360405483                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     15062124                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15062124                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.074050                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.074050                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 103429.780323                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 103429.780323                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       473894                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       473894                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       641456                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       641456                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  72884581076                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  72884581076                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042587                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042587                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 113623.664095                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 113623.664095                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          264                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          264                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           68                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      2121500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2121500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          332                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.204819                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.204819                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31198.529412                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31198.529412                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           51                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           51                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1145000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.051205                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.051205                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67352.941176                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67352.941176                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          230                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          230                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           74                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       528500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       528500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          304                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          304                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.243421                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.243421                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7141.891892                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7141.891892                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           74                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           74                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       454500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       454500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.243421                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.243421                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6141.891892                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6141.891892                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        15315                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          15315                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1033566                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1033566                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 107668605500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 107668605500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1048881                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1048881                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.985399                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.985399                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 104171.969182                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 104171.969182                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1033566                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1033566                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 106635039500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 106635039500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.985399                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.985399                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 103171.969182                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 103171.969182                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.777026                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           63672386                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4182016                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.225285                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.777026                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.993032                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.993032                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        146917861                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       146917861                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               35917                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              389183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               33567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              433750                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               33528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              423924                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               33411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              431811                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1815091                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              35917                       # number of overall hits
system.l2.overall_hits::.cpu0.data             389183                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              33567                       # number of overall hits
system.l2.overall_hits::.cpu1.data             433750                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              33528                       # number of overall hits
system.l2.overall_hits::.cpu2.data             423924                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              33411                       # number of overall hits
system.l2.overall_hits::.cpu3.data             431811                       # number of overall hits
system.l2.overall_hits::total                 1815091                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              7479                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3732849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3583716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           3580003                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1248                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           3552398                       # number of demand (read+write) misses
system.l2.demand_misses::total               14460262                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             7479                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3732849                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1144                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3583716                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1425                       # number of overall misses
system.l2.overall_misses::.cpu2.data          3580003                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1248                       # number of overall misses
system.l2.overall_misses::.cpu3.data          3552398                       # number of overall misses
system.l2.overall_misses::total              14460262                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    633481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 363145135499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    111687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 355152588999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    134397500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 352113865998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    119586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 352622661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1424033403496                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    633481500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 363145135499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    111687000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 355152588999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    134397500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 352113865998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    119586000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 352622661000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1424033403496                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           43396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4122032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4017466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           34953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         4003927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           34659                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         3984209                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16275353                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          43396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4122032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4017466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          34953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        4003927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          34659                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        3984209                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16275353                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.172343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.905585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.032958                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.892034                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.040769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.894123                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.036008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.891619                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888476                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.172343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.905585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.032958                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.892034                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.040769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.894123                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.036008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.891619                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888476                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84701.363819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97283.639252                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97628.496503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99101.767271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94314.035088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 98355.746070                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95822.115385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99263.275399                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98479.087274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84701.363819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97283.639252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97628.496503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99101.767271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94314.035088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 98355.746070                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95822.115385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99263.275399                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98479.087274                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8525159                       # number of writebacks
system.l2.writebacks::total                   8525159                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           3368                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            113                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           3367                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3489                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3320                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               13904                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          3368                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           113                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          3367                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3489                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            97                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3320                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              13904                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         7451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3729481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1031                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3580349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      3576514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      3549078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          14446358                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         7451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3729481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1031                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3580349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      3576514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      3549078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14446358                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    557285001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 325652109002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     92528501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 319148041501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    112101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 316143381498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    101589000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 316936325501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1278743361004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    557285001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 325652109002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     92528501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 319148041501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    112101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 316143381498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    101589000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 316936325501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1278743361004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.171698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.904768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.029702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.891196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.037279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.893252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.033209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.890786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.887622                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.171698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.904768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.029702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.891196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.037279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.893252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.033209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.890786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.887622                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74793.316468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87318.345100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89746.363725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89138.807837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86033.000767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 88394.280436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88261.511729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 89301.031282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88516.660116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74793.316468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87318.345100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89746.363725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89138.807837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86033.000767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 88394.280436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88261.511729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 89301.031282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88516.660116                       # average overall mshr miss latency
system.l2.replacements                       28701735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9473403                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9473403                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9473403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9473403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6185603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6185603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      6185603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6185603                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 30                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.588235                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.384615                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.454545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.545455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         9000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       197500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       199000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       100500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       598500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.588235                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.384615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.454545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19900                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19950                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.657143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       142500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       122500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        80500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       121000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       466500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.657143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20282.608696                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            88146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            85883                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            86073                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            85746                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                345848                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1527745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1511704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1511200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1508358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6059007                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 175614177499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 174398335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 174419340499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 174107870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  698539723498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1615891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1597587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1597273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1594104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6404855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.945451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.946242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.946113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.946211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.946002                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 114949.927834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115365.399245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115417.774285                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115428.744370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115289.472928                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1527745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1511704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1511200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1508358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6059007                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 160336727499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 159281295500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 159307340499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 159024290000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 637949653498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.945451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.946242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.946113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.946211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.946002                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104949.927834                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105365.399245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105417.774285                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105428.744370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105289.472928                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         35917                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         33567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         33528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         33411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             136423                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         7479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1248                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11296                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    633481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    111687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    134397500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    119586000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    999152000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        43396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        34953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        34659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         147719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.172343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.032958                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.040769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.036008                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.076470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84701.363819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97628.496503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94314.035088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95822.115385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88451.841360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          113                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          122                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           97                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           360                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         7451                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1031                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1303                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    557285001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     92528501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    112101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    101589000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    863503502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.171698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.029702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.037279                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.033209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.074032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74793.316468                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89746.363725                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86033.000767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88261.511729                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78959.720373                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       301037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       347867                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       337851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       346065                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1332820                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2205104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2072012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2068803                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2044040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8389959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 187530958000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 180754253499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 177694525499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 178514791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 724494527998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2506141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2419879                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2406654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2390105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9722779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.879880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.856246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.859618                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.855209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85044.042367                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87236.103603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 85892.434175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 87334.294339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86352.570733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         3368                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3367                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3489                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3320                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        13544                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2201736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2068645                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2065314                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2040720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      8376415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 165315381503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 159866746001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 156836040999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 157912035501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 639930204004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.878536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.854855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.858168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.853820                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.861525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75084.107042                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77280.899333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 75938.109653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 77380.549757                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76396.668981                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              75                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            78                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.961538                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           22                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           75                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       404500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       312500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       313000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       433000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1463000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19261.904762                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19531.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19562.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19681.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19506.666667                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999807                       # Cycle average of tags in use
system.l2.tags.total_refs                    31895681                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28701738                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.111280                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.126943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.970295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.843749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.126775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.331384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.114279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.470327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.154812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.861243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.830108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.030786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.028809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001786                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.038599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.029082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 284178018                       # Number of tag accesses
system.l2.tags.data_accesses                284178018                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        476800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     238686656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         65984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     229142336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         83392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     228896896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         73664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     227140992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          924566720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       476800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        65984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        83392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        73664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        699840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    545610176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       545610176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           7450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3729479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3580349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        3576514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        3549078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14446355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8525159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8525159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           964721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        482940500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           133507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        463629246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           168729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        463132642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           149046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        459579878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1870698270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       964721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       133507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       168729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       149046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1416003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1103946303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1103946303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1103946303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          964721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       482940500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          133507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       463629246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          168729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       463132642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          149046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       459579878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2974644572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8513721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      7450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3481759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3409437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   3347149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   3377304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006931458250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       524799                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       524799                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30417204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8015165                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14446355                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8525159                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14446355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8525159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 819771                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11438                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            506876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            434700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            447518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1189639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            879186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            458372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            693207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            755848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1287479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1246968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1428322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           965065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1316930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           891506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           589543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           535425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            403746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            363826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            352735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            678593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            571179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            410930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            419367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            452318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            678845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            746230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           755023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           575215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           727163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           569309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           413626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           395588                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 432029349500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                68132920000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            687527799500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31704.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50454.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6688906                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4630938                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14446355                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8525159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4460144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4063292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2791103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1496172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  434044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   76803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42046                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   28968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   23563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  17903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   3521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  42784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 119794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 234085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 395856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 545545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 612774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 635555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 621859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 608501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 603475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 611752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 589903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 591308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 574498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 549063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 539050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 539786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10820419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.953710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.794574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.747744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8127810     75.12%     75.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1657646     15.32%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       341687      3.16%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       130859      1.21%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        79554      0.74%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49699      0.46%     96.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39376      0.36%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33037      0.31%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       360751      3.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10820419                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       524799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.965141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.382936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       524798    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        524799                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       524799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.206786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           475936     90.69%     90.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6876      1.31%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24052      4.58%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12268      2.34%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4087      0.78%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1056      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              323      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              122      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               49      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        524799                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              872101376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                52465344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               544876352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               924566720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            545610176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1764.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1102.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1870.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1103.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  494236051500                       # Total gap between requests
system.mem_ctrls.avgGap                      21515.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       476800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    222832576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        65984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    218203968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        83392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    214217536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        73664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    216147456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    544876352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 964721.004678421421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 450862555.775588691235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 133507.027627309057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 441497380.943326592445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 168729.056254494382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 433431536.387701153755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 149046.157904008462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 437336390.333483397961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1102461538.856864929199                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         7450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3729479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3580349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      3576514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      3549078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8525159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    249009750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 173470109250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     49146500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 172266464000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     57063750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 170031448000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     53068250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 171351490000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12496495949000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33424.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46513.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47668.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48114.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43794.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     47541.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46106.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48280.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1465837.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          41181392280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          21888406320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58985239320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        25374414780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      39014274000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     222664497330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2279738400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       411387962430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        832.371243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3913938500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16503500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 473818716500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          36076499340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19175083785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         38308570440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        19067062680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      39014274000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     220422082560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4168087680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       376231660485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        761.238644                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8631913750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16503500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 469100741250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 71                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       273868125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1098766291.495748                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6310182000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   484376902500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9859252500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     75772013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        75772013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     75772013                       # number of overall hits
system.cpu1.icache.overall_hits::total       75772013                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40758                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40758                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40758                       # number of overall misses
system.cpu1.icache.overall_misses::total        40758                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    654108000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    654108000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    654108000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    654108000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     75812771                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     75812771                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     75812771                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     75812771                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000538                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000538                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000538                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000538                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16048.579420                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16048.579420                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16048.579420                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16048.579420                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34679                       # number of writebacks
system.cpu1.icache.writebacks::total            34679                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6047                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6047                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6047                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6047                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34711                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34711                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34711                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34711                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    549692000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    549692000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    549692000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    549692000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000458                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000458                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000458                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000458                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15836.247875                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15836.247875                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15836.247875                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15836.247875                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34679                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     75772013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       75772013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40758                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40758                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    654108000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    654108000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     75812771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     75812771                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000538                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000538                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16048.579420                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16048.579420                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6047                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6047                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34711                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34711                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    549692000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    549692000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000458                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15836.247875                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15836.247875                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.521140                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           75595507                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34679                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2179.864096                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        363632500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.521140                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.985036                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.985036                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        151660253                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       151660253                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     59251047                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        59251047                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     59251047                       # number of overall hits
system.cpu1.dcache.overall_hits::total       59251047                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10499581                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10499581                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10499581                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10499581                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 755032746242                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 755032746242                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 755032746242                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 755032746242                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     69750628                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     69750628                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     69750628                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     69750628                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.150530                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.150530                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.150530                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.150530                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 71910.750176                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71910.750176                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 71910.750176                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71910.750176                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3871008                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       669832                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            53723                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6009                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.054949                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   111.471459                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4017115                       # number of writebacks
system.cpu1.dcache.writebacks::total          4017115                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7456280                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7456280                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7456280                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7456280                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3043301                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3043301                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3043301                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3043301                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 260043708446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 260043708446                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 260043708446                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 260043708446                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043631                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043631                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043631                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043631                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85447.909506                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85447.909506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85447.909506                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85447.909506                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4017115                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     45803085                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       45803085                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9531949                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9531949                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 649776844500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 649776844500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     55335034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     55335034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.172259                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.172259                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68168.308968                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68168.308968                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7111721                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7111721                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2420228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2420228                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 188470010000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 188470010000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043738                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043738                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77872.832642                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77872.832642                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     13447962                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13447962                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       967632                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       967632                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 105255901742                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 105255901742                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     14415594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14415594                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.067124                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.067124                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108776.788843                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108776.788843                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       344559                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       344559                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       623073                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       623073                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  71573698446                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  71573698446                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.043222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.043222                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 114872.091145                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 114872.091145                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          132                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          132                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           49                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       854000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       854000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.270718                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.270718                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 17428.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 17428.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           32                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           17                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093923                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093923                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  7558.823529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7558.823529                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           70                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       498000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.489051                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.489051                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7432.835821                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7432.835821                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           66                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           66                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       433000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       433000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.481752                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.481752                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6560.606061                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6560.606061                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        34000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data        15246                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total          15246                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1033434                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1033434                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 107647572000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 107647572000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1048680                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1048680                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.985462                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.985462                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 104164.921998                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 104164.921998                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1033434                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1033434                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 106614138000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 106614138000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.985462                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.985462                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 103164.921998                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 103164.921998                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.568915                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           63343156                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4076638                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.538087                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        363644000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.568915                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986529                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986529                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        145675919                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       145675919                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 494236155000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9871530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17998562                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6801897                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20176576                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             422                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            672                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6642118                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6642118                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        147719                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9723812                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           78                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           78                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       130154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12426892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     12111396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       104827                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12071180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       103945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     12012733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              49065228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5552512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    527651904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4440960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    514210240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4471936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    512491968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4434304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    509987904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2083241728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28940622                       # Total snoops (count)
system.tol2bus.snoopTraffic                 560861696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         45216148                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.353973                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.521728                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29918353     66.17%     66.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               14830753     32.80%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 262672      0.58%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 168298      0.37%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  36072      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           45216148                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32670167983                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6099813868                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          52527778                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        6070681122                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          52070801                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6277742763                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          65137406                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        6119756024                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52161280                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
