  branch-instructions OR cpu/branch-instructions/    [Kernel PMU event]
  branch-misses OR cpu/branch-misses/                [Kernel PMU event]
  bus-cycles OR cpu/bus-cycles/                      [Kernel PMU event]
  cache-misses OR cpu/cache-misses/                  [Kernel PMU event]
  cache-references OR cpu/cache-references/          [Kernel PMU event]
  cpu-cycles OR cpu/cpu-cycles/                      [Kernel PMU event]
  cstate_core/c3-residency/                          [Kernel PMU event]
  cstate_core/c6-residency/                          [Kernel PMU event]
  cstate_core/c7-residency/                          [Kernel PMU event]
  cstate_pkg/c2-residency/                           [Kernel PMU event]
  cstate_pkg/c3-residency/                           [Kernel PMU event]
  cstate_pkg/c6-residency/                           [Kernel PMU event]
  cstate_pkg/c7-residency/                           [Kernel PMU event]
  instructions OR cpu/instructions/                  [Kernel PMU event]
  mem-loads OR cpu/mem-loads/                        [Kernel PMU event]
  mem-stores OR cpu/mem-stores/                      [Kernel PMU event]
  msr/aperf/                                         [Kernel PMU event]
  msr/mperf/                                         [Kernel PMU event]
  msr/smi/                                           [Kernel PMU event]
  msr/tsc/                                           [Kernel PMU event]
  power/energy-cores/                                [Kernel PMU event]
  power/energy-pkg/                                  [Kernel PMU event]
  power/energy-ram/                                  [Kernel PMU event]
  ref-cycles OR cpu/ref-cycles/                      [Kernel PMU event]
  stalled-cycles-backend OR cpu/stalled-cycles-backend/ [Kernel PMU event]
  stalled-cycles-frontend OR cpu/stalled-cycles-frontend/ [Kernel PMU event]
  topdown-fetch-bubbles OR cpu/topdown-fetch-bubbles/ [Kernel PMU event]
  topdown-recovery-bubbles OR cpu/topdown-recovery-bubbles/ [Kernel PMU event]
  topdown-slots-issued OR cpu/topdown-slots-issued/  [Kernel PMU event]
  topdown-slots-retired OR cpu/topdown-slots-retired/ [Kernel PMU event]
  topdown-total-slots OR cpu/topdown-total-slots/    [Kernel PMU event]
  uncore_imc_0/cas_count_read/                       [Kernel PMU event]
  uncore_imc_0/cas_count_write/                      [Kernel PMU event]
  uncore_imc_0/clockticks/                           [Kernel PMU event]
  uncore_imc_1/cas_count_read/                       [Kernel PMU event]
  uncore_imc_1/cas_count_write/                      [Kernel PMU event]
  uncore_imc_1/clockticks/                           [Kernel PMU event]
  uncore_imc_2/cas_count_read/                       [Kernel PMU event]
  uncore_imc_2/cas_count_write/                      [Kernel PMU event]
  uncore_imc_2/clockticks/                           [Kernel PMU event]
  uncore_imc_3/cas_count_read/                       [Kernel PMU event]
  uncore_imc_3/cas_count_write/                      [Kernel PMU event]
  uncore_imc_3/clockticks/                           [Kernel PMU event]

cache:
  l1d.all_m_replacement                             
       [Cache lines in M state evicted out of L1D due to Snoop HitM or dirty
        line replacement]
  l1d.allocated_in_m                                
       [Allocated L1D data cache lines in M state]
  l1d.eviction                                      
       [L1D data cache lines in M state evicted due to replacement]
  l1d.replacement                                   
       [L1D data line replacements]
  l1d_blocks.bank_conflict_cycles                   
       [Cycles when dispatched loads are cancelled due to L1D bank conflicts
        with other load ports]
  l1d_pend_miss.fb_full                             
       [Cycles a demand request was blocked due to Fill Buffers inavailability]
  l1d_pend_miss.pending                             
       [L1D miss oustandings duration in cycles]
  l1d_pend_miss.pending_cycles                      
       [Cycles with L1D load Misses outstanding]
  l1d_pend_miss.pending_cycles_any                  
       [Cycles with L1D load Misses outstanding from any thread on physical
        core]
  l2_l1d_wb_rqsts.all                               
       [Not rejected writebacks from L1D to L2 cache lines in any state]
  l2_l1d_wb_rqsts.hit_e                             
       [Not rejected writebacks from L1D to L2 cache lines in E state]
  l2_l1d_wb_rqsts.hit_m                             
       [Not rejected writebacks from L1D to L2 cache lines in M state]
  l2_l1d_wb_rqsts.hit_s                             
       [Not rejected writebacks from L1D to L2 cache lines in S state]
  l2_l1d_wb_rqsts.miss                              
       [Count the number of modified Lines evicted from L1 and missed L2.
        (Non-rejected WBs from the DCU.)]
  l2_lines_in.all                                   
       [L2 cache lines filling L2]
  l2_lines_in.e                                     
       [L2 cache lines in E state filling L2]
  l2_lines_in.i                                     
       [L2 cache lines in I state filling L2]
  l2_lines_in.s                                     
       [L2 cache lines in S state filling L2]
  l2_lines_out.demand_clean                         
       [Clean L2 cache lines evicted by demand]
  l2_lines_out.demand_dirty                         
       [Dirty L2 cache lines evicted by demand]
  l2_lines_out.dirty_all                            
       [Dirty L2 cache lines filling the L2]
  l2_lines_out.pf_clean                             
       [Clean L2 cache lines evicted by L2 prefetch]
  l2_lines_out.pf_dirty                             
       [Dirty L2 cache lines evicted by L2 prefetch]
  l2_rqsts.all_code_rd                              
       [L2 code requests]
  l2_rqsts.all_demand_data_rd                       
       [Demand Data Read requests]
  l2_rqsts.all_pf                                   
       [Requests from L2 hardware prefetchers]
  l2_rqsts.all_rfo                                  
       [RFO requests to L2 cache]
  l2_rqsts.code_rd_hit                              
       [L2 cache hits when fetching instructions, code reads]
  l2_rqsts.code_rd_miss                             
       [L2 cache misses when fetching instructions]
  l2_rqsts.demand_data_rd_hit                       
       [Demand Data Read requests that hit L2 cache]
  l2_rqsts.pf_hit                                   
       [Requests from the L2 hardware prefetchers that hit L2 cache]
  l2_rqsts.pf_miss                                  
       [Requests from the L2 hardware prefetchers that miss L2 cache]
  l2_rqsts.rfo_hit                                  
       [RFO requests that hit L2 cache]
  l2_rqsts.rfo_miss                                 
       [RFO requests that miss L2 cache]
  l2_store_lock_rqsts.all                           
       [RFOs that access cache lines in any state]
  l2_store_lock_rqsts.hit_e                         
       [RFOs that hit cache lines in E state]
  l2_store_lock_rqsts.hit_m                         
       [RFOs that hit cache lines in M state]
  l2_store_lock_rqsts.miss                          
       [RFOs that miss cache lines]
  l2_trans.all_pf                                   
       [L2 or LLC HW prefetches that access L2 cache]
  l2_trans.all_requests                             
       [Transactions accessing L2 pipe]
  l2_trans.code_rd                                  
       [L2 cache accesses when fetching instructions]
  l2_trans.demand_data_rd                           
       [Demand Data Read requests that access L2 cache]
  l2_trans.l1d_wb                                   
       [L1D writebacks that access L2 cache]
  l2_trans.l2_fill                                  
       [L2 fill requests that access L2 cache]
  l2_trans.l2_wb                                    
       [L2 writebacks that access L2 cache]
  l2_trans.rfo                                      
       [RFO requests that access L2 cache]
  lock_cycles.cache_lock_duration                   
       [Cycles when L1D is locked]
  longest_lat_cache.miss                            
       [Core-originated cacheable demand requests missed LLC]
  longest_lat_cache.reference                       
       [Core-originated cacheable demand requests that refer to LLC]
  mem_load_uops_llc_hit_retired.xsnp_hit            
       [Retired load uops which data sources were LLC and cross-core snoop
        hits in on-pkg core cache]
  mem_load_uops_llc_hit_retired.xsnp_hitm           
       [Retired load uops which data sources were HitM responses from shared
        LLC]
  mem_load_uops_llc_hit_retired.xsnp_miss           
       [Retired load uops which data sources were LLC hit and cross-core snoop
        missed in on-pkg core cache]
  mem_load_uops_llc_hit_retired.xsnp_none           
       [Retired load uops which data sources were hits in LLC without snoops
        required]
  mem_load_uops_llc_miss_retired.local_dram         
       [Data from local DRAM either Snoop not needed or Snoop Miss (RspI)]
  mem_load_uops_llc_miss_retired.remote_dram        
       [Data from remote DRAM either Snoop not needed or Snoop Miss (RspI)]
  mem_load_uops_retired.hit_lfb                     
       [Retired load uops which data sources were load uops missed L1 but hit
        FB due to preceding miss to the same cache line with data not ready
        (Precise event)]
  mem_load_uops_retired.l1_hit                      
       [Retired load uops with L1 cache hits as data sources (Precise event)]
  mem_load_uops_retired.l2_hit                      
       [Retired load uops with L2 cache hits as data sources (Precise event)]
  mem_load_uops_retired.llc_hit                     
       [Retired load uops which data sources were data hits in LLC without
        snoops required]
  mem_load_uops_retired.llc_miss                    
       [Miss in last-level (L3) cache. Excludes Unknown data-source]
  mem_uops_retired.all_loads                        
       [All retired load uops (Precise event)]
  mem_uops_retired.all_stores                       
       [All retired store uops (Precise event)]
  mem_uops_retired.lock_loads                       
       [Retired load uops with locked access (Precise event)]
  mem_uops_retired.split_loads                      
       [Retired load uops that split across a cacheline boundary (Precise
        event)]
  mem_uops_retired.split_stores                     
       [Retired store uops that split across a cacheline boundary (Precise
        event)]
  mem_uops_retired.stlb_miss_loads                  
       [Retired load uops that miss the STLB (Precise event)]
  mem_uops_retired.stlb_miss_stores                 
       [Retired store uops that miss the STLB (Precise event)]
  offcore_requests.all_data_rd                      
       [Demand and prefetch data reads]
  offcore_requests.demand_code_rd                   
       [Cacheable and noncachaeble code read requests]
  offcore_requests.demand_data_rd                   
       [Demand Data Read requests sent to uncore]
  offcore_requests.demand_rfo                       
       [Demand RFO requests including regular RFOs, locks, ItoM]
  offcore_requests_buffer.sq_full                   
       [Cases when offcore requests buffer cannot take more entries for core]
  offcore_requests_outstanding.all_data_rd          
       [Offcore outstanding cacheable Core Data Read transactions in
        SuperQueue (SQ), queue to uncore]
  offcore_requests_outstanding.cycles_with_data_rd  
       [Cycles when offcore outstanding cacheable Core Data Read transactions
        are present in SuperQueue (SQ), queue to uncore]
  offcore_requests_outstanding.cycles_with_demand_data_rd
       [Cycles when offcore outstanding Demand Data Read transactions are
        present in SuperQueue (SQ), queue to uncore]
  offcore_requests_outstanding.cycles_with_demand_rfo
       [Offcore outstanding demand rfo reads transactions in SuperQueue (SQ),
        queue to uncore, every cycle]
  offcore_requests_outstanding.demand_data_rd       
       [Offcore outstanding Demand Data Read transactions in uncore queue]
  offcore_requests_outstanding.demand_data_rd_c6    
       [Cycles with at least 6 offcore outstanding Demand Data Read
        transactions in uncore queue]
  offcore_requests_outstanding.demand_rfo           
       [Offcore outstanding RFO store transactions in SuperQueue (SQ), queue
        to uncore]
  offcore_response.all_data_rd.any_response         
       [Counts all demand & prefetch data reads]
  offcore_response.all_data_rd.llc_hit.hit_other_core_no_fwd
       [Counts demand & prefetch data reads that hit in the LLC and the snoops
        to sibling cores hit in either E/S state and the line is not forwarded]
  offcore_response.all_data_rd.llc_hit.hitm_other_core
       [Counts demand & prefetch data reads that hit in the LLC and the snoop
        to one of the sibling cores hits the line in M state and the line is
        forwarded]
  offcore_response.all_data_rd.llc_hit.no_snoop_needed
       [Counts demand & prefetch data reads that hit in the LLC and sibling
        core snoops are not needed as either the core-valid bit is not set or
        the shared line is present in multiple cores]
  offcore_response.all_data_rd.llc_hit.snoop_miss   
       [Counts demand & prefetch data reads that hit in the LLC and sibling
        core snoop returned a clean response]
  offcore_response.all_pf_data_rd.llc_hit.any_response
       [Counts all prefetch data reads that hit the LLC]
  offcore_response.all_pf_data_rd.llc_hit.hit_other_core_no_fwd
       [Counts prefetch data reads that hit in the LLC and the snoops to
        sibling cores hit in either E/S state and the line is not forwarded]
  offcore_response.all_pf_data_rd.llc_hit.hitm_other_core
       [Counts prefetch data reads that hit in the LLC and the snoop to one of
        the sibling cores hits the line in M state and the line is forwarded]
  offcore_response.all_pf_data_rd.llc_hit.no_snoop_needed
       [Counts prefetch data reads that hit in the LLC and sibling core snoops
        are not needed as either the core-valid bit is not set or the shared
        line is present in multiple cores]
  offcore_response.all_pf_data_rd.llc_hit.snoop_miss
       [Counts prefetch data reads that hit in the LLC and sibling core snoop
        returned a clean response]
  offcore_response.all_reads.any_response           
       [Counts all data/code/rfo references (demand & prefetch)]
  offcore_response.all_reads.llc_hit.any_response   
       [Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC]
  offcore_response.all_reads.llc_hit.hit_other_core_no_fwd
       [Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC
        and the snoops to sibling cores hit in either E/S state and the line
        is not forwarded]
  offcore_response.all_reads.llc_hit.hitm_other_core
       [Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC
        and the snoop to one of the sibling cores hits the line in M state and
        the line is forwarded]
  offcore_response.all_reads.llc_hit.no_snoop_needed
       [Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC
        and sibling core snoops are not needed as either the core-valid bit is
        not set or the shared line is present in multiple cores]
  offcore_response.all_reads.llc_hit.snoop_miss     
       [Counts all data/code/rfo reads (demand & prefetch) that hit in the LLC
        and sibling core snoop returned a clean response]
  offcore_response.all_rfo.any_response             
       [Counts all demand & prefetch prefetch RFOs]
  offcore_response.corewb.any_response              
       [Counts all writebacks from the core to the LLC]
  offcore_response.demand_code_rd.any_response      
       [Counts all demand code reads]
  offcore_response.demand_code_rd.llc_hit.any_response
       [Counts all demand code reads that hit in the LLC]
  offcore_response.demand_data_rd.any_response      
       [Counts all demand data reads]
  offcore_response.demand_data_rd.llc_hit.any_response
       [Counts all demand data reads that hit in the LLC]
  offcore_response.demand_data_rd.llc_hit.hit_other_core_no_fwd
       [Counts demand data reads that hit in the LLC and the snoops to sibling
        cores hit in either E/S state and the line is not forwarded]
  offcore_response.demand_data_rd.llc_hit.hitm_other_core
       [Counts demand data reads that hit in the LLC and the snoop to one of
        the sibling cores hits the line in M state and the line is forwarded]
  offcore_response.demand_data_rd.llc_hit.no_snoop_needed
       [Counts demand data reads that hit in the LLC and sibling core snoops
        are not needed as either the core-valid bit is not set or the shared
        line is present in multiple cores]
  offcore_response.demand_data_rd.llc_hit.snoop_miss
       [Counts demand data reads that hit in the LLC and sibling core snoop
        returned a clean response]
  offcore_response.demand_rfo.any_response          
       [Counts all demand rfo's]
  offcore_response.other.lru_hints                  
       [Counts L2 hints sent to LLC to keep a line from being evicted out of
        the core caches]
  offcore_response.other.portio_mmio_uc             
       [Counts miscellaneous accesses that include port i/o, MMIO and
        uncacheable memory accesses]
  offcore_response.pf_l2_code_rd.llc_hit.any_response
       [Counts all prefetch (that bring data to L2) code reads that hit in the
        LLC]
  offcore_response.pf_l2_data_rd.llc_hit.any_response
       [Counts prefetch (that bring data to L2) data reads that hit in the LLC]
  offcore_response.pf_l2_data_rd.llc_hit.hit_other_core_no_fwd
       [Counts prefetch (that bring data to L2) data reads that hit in the LLC
        and the snoops to sibling cores hit in either E/S state and the line
        is not forwarded]
  offcore_response.pf_l2_data_rd.llc_hit.hitm_other_core
       [Counts prefetch (that bring data to L2) data reads that hit in the LLC
        and the snoop to one of the sibling cores hits the line in M state and
        the line is forwarded]
  offcore_response.pf_l2_data_rd.llc_hit.no_snoop_needed
       [Counts prefetch (that bring data to L2) data reads that hit in the LLC
        and sibling core snoops are not needed as either the core-valid bit is
        not set or the shared line is present in multiple cores]
  offcore_response.pf_l2_data_rd.llc_hit.snoop_miss 
       [Counts prefetch (that bring data to L2) data reads that hit in the LLC
        and the snoops sent to sibling cores return clean response]
  offcore_response.pf_llc_code_rd.llc_hit.any_response
       [Counts all prefetch (that bring data to LLC only) code reads that hit
        in the LLC]
  offcore_response.pf_llc_data_rd.llc_hit.any_response
       [Counts prefetch (that bring data to LLC only) data reads that hit in
        the LLC]
  offcore_response.pf_llc_data_rd.llc_hit.hit_other_core_no_fwd
       [Counts prefetch (that bring data to LLC only) data reads that hit in
        the LLC and the snoops to sibling cores hit in either E/S state and
        the line is not forwarded]
  offcore_response.pf_llc_data_rd.llc_hit.hitm_other_core
       [Counts prefetch (that bring data to LLC only) data reads that hit in
        the LLC and the snoop to one of the sibling cores hits the line in M
        state and the line is forwarded]
  offcore_response.pf_llc_data_rd.llc_hit.no_snoop_needed
       [Counts prefetch (that bring data to LLC only) data reads that hit in
        the LLC and sibling core snoops are not needed as either the
        core-valid bit is not set or the shared line is present in multiple
        cores]
  offcore_response.pf_llc_data_rd.llc_hit.snoop_miss
       [Counts prefetch (that bring data to LLC only) data reads that hit in
        the LLC and the snoops sent to sibling cores return clean response]
  offcore_response.split_lock_uc_lock.any_response  
       [Counts requests where the address of an atomic lock instruction spans
        a cache line boundary or the lock instruction is executed on
        uncacheable address]
  offcore_response.streaming_stores.any_response    
       [Counts non-temporal stores]
  sq_misc.split_lock                                
       [Split locks in SQ]

floating point:
  fp_assist.any                                     
       [Cycles with any input/output SSE or FP assist]
  fp_assist.simd_input                              
       [Number of SIMD FP assists due to input values]
  fp_assist.simd_output                             
       [Number of SIMD FP assists due to Output values]
  fp_assist.x87_input                               
       [Number of X87 assists due to input value]
  fp_assist.x87_output                              
       [Number of X87 assists due to output value]
  fp_comp_ops_exe.sse_packed_double                 
       [Number of SSE* or AVX-128 FP Computational packed double-precision
        uops issued this cycle]
  fp_comp_ops_exe.sse_packed_single                 
       [Number of SSE* or AVX-128 FP Computational packed single-precision
        uops issued this cycle]
  fp_comp_ops_exe.sse_scalar_double                 
       [Number of SSE* or AVX-128 FP Computational scalar double-precision
        uops issued this cycle]
  fp_comp_ops_exe.sse_scalar_single                 
       [Number of SSE* or AVX-128 FP Computational scalar single-precision
        uops issued this cycle]
  fp_comp_ops_exe.x87                               
       [Number of FP Computational Uops Executed this cycle. The number of
        FADD, FSUB, FCOM, FMULs, integer MULsand IMULs, FDIVs, FPREMs, FSQRTS,
        integer DIVs, and IDIVs. This event does not distinguish an FADD used
        in the middle of a transcendental flow from a s]
  other_assists.avx_store                           
       [Number of GSSE memory assist for stores. GSSE microcode assist is
        being invoked whenever the hardware is unable to properly handle
        GSSE-256b operations]
  other_assists.avx_to_sse                          
       [Number of transitions from AVX-256 to legacy SSE when penalty
        applicable]
  other_assists.sse_to_avx                          
       [Number of transitions from SSE to AVX-256 when penalty applicable]
  simd_fp_256.packed_double                         
       [Number of AVX-256 Computational FP double precision uops issued this
        cycle]
  simd_fp_256.packed_single                         
       [Number of GSSE-256 Computational FP single precision uops issued this
        cycle]

frontend:
  dsb2mite_switches.count                           
       [Decode Stream Buffer (DSB)-to-MITE switches]
  dsb2mite_switches.penalty_cycles                  
       [Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles]
  dsb_fill.all_cancel                               
       [Cases of cancelling valid Decode Stream Buffer (DSB) fill not because
        of exceeding way limit]
  dsb_fill.exceed_dsb_lines                         
       [Cycles when Decode Stream Buffer (DSB) fill encounter more than 3
        Decode Stream Buffer (DSB) lines]
  dsb_fill.other_cancel                             
       [Cases of cancelling valid DSB fill not because of exceeding way limit]
  icache.hit                                        
       [Number of Instruction Cache, Streaming Buffer and Victim Cache Reads.
        both cacheable and noncacheable, including UC fetches]
  icache.misses                                     
       [Instruction cache, streaming buffer and victim cache misses]
  idq.all_dsb_cycles_4_uops                         
       [Cycles Decode Stream Buffer (DSB) is delivering 4 Uops]
  idq.all_dsb_cycles_any_uops                       
       [Cycles Decode Stream Buffer (DSB) is delivering any Uop]
  idq.all_mite_cycles_4_uops                        
       [Cycles MITE is delivering 4 Uops]
  idq.all_mite_cycles_any_uops                      
       [Cycles MITE is delivering any Uop]
  idq.dsb_cycles                                    
       [Cycles when uops are being delivered to Instruction Decode Queue (IDQ)
        from Decode Stream Buffer (DSB) path]
  idq.dsb_uops                                      
       [Uops delivered to Instruction Decode Queue (IDQ) from the Decode
        Stream Buffer (DSB) path]
  idq.empty                                         
       [Instruction Decode Queue (IDQ) empty cycles]
  idq.mite_all_uops                                 
       [Uops delivered to Instruction Decode Queue (IDQ) from MITE path]
  idq.mite_cycles                                   
       [Cycles when uops are being delivered to Instruction Decode Queue (IDQ)
        from MITE path]
  idq.mite_uops                                     
       [Uops delivered to Instruction Decode Queue (IDQ) from MITE path]
  idq.ms_cycles                                     
       [Cycles when uops are being delivered to Instruction Decode Queue (IDQ)
        while Microcode Sequenser (MS) is busy]
  idq.ms_dsb_cycles                                 
       [Cycles when uops initiated by Decode Stream Buffer (DSB) are being
        delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser
        (MS) is busy]
  idq.ms_dsb_occur                                  
       [Deliveries to Instruction Decode Queue (IDQ) initiated by Decode
        Stream Buffer (DSB) while Microcode Sequenser (MS) is busy]
  idq.ms_dsb_uops                                   
       [Uops initiated by Decode Stream Buffer (DSB) that are being delivered
        to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is
        busy]
  idq.ms_mite_uops                                  
       [Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ)
        while Microcode Sequenser (MS) is busy]
  idq.ms_switches                                   
       [Number of switches from DSB (Decode Stream Buffer) or MITE (legacy
        decode pipeline) to the Microcode Sequencer]
  idq.ms_uops                                       
       [Uops delivered to Instruction Decode Queue (IDQ) while Microcode
        Sequenser (MS) is busy]
  idq_uops_not_delivered.core                       
       [Uops not delivered to Resource Allocation Table (RAT) per thread when
        backend of the machine is not stalled]
  idq_uops_not_delivered.cycles_0_uops_deliv.core   
       [Cycles per thread when 4 or more uops are not delivered to Resource
        Allocation Table (RAT) when backend of the machine is not stalled]
  idq_uops_not_delivered.cycles_fe_was_ok           
       [Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT)
        was stalling FE]
  idq_uops_not_delivered.cycles_ge_1_uop_deliv.core 
       [Cycles when 1 or more uops were delivered to the by the front end]
  idq_uops_not_delivered.cycles_le_1_uop_deliv.core 
       [Cycles per thread when 3 or more uops are not delivered to Resource
        Allocation Table (RAT) when backend of the machine is not stalled]
  idq_uops_not_delivered.cycles_le_2_uop_deliv.core 
       [Cycles with less than 2 uops delivered by the front end]
  idq_uops_not_delivered.cycles_le_3_uop_deliv.core 
       [Cycles with less than 3 uops delivered by the front end]

memory:
  machine_clears.memory_ordering                    
       [Counts the number of machine clears due to memory order conflicts]
  mem_trans_retired.load_latency_gt_128             
       [Loads with latency value being above 128 (Must be precise)]
  mem_trans_retired.load_latency_gt_16              
       [Loads with latency value being above 16 (Must be precise)]
  mem_trans_retired.load_latency_gt_256             
       [Loads with latency value being above 256 (Must be precise)]
  mem_trans_retired.load_latency_gt_32              
       [Loads with latency value being above 32 (Must be precise)]
  mem_trans_retired.load_latency_gt_4               
       [Loads with latency value being above 4 (Must be precise)]
  mem_trans_retired.load_latency_gt_512             
       [Loads with latency value being above 512 (Must be precise)]
  mem_trans_retired.load_latency_gt_64              
       [Loads with latency value being above 64 (Must be precise)]
  mem_trans_retired.load_latency_gt_8               
       [Loads with latency value being above 8 (Must be precise)]
  mem_trans_retired.precise_store                   
       [Sample stores and collect precise store operation via PEBS record.
        PMC3 only. (Precise Event - PEBS) (Must be precise)]
  misalign_mem_ref.loads                            
       [Speculative cache line split load uops dispatched to L1 cache]
  misalign_mem_ref.stores                           
       [Speculative cache line split STA uops dispatched to L1 cache]
  offcore_response.all_demand_mlc_pref_reads.llc_miss.any_response
       [This event counts all LLC misses for all demand and L2 prefetches. LLC
        prefetches are excluded]
  offcore_response.all_demand_mlc_pref_reads.llc_miss.local_dram
       [Counts all local dram accesses for all demand and L2 prefetches. LLC
        prefetches are excluded]
  offcore_response.all_demand_mlc_pref_reads.llc_miss.remote_hitm_hit_forward
       [This event counts all remote cache-to-cache transfers (includes HITM
        and HIT-Forward) for all demand and L2 prefetches. LLC prefetches are
        excluded]
  offcore_response.demand_code_rd.llc_miss.any_response
       [Counts all demand code reads that miss the LLC]
  offcore_response.demand_code_rd.llc_miss.local_dram
       [Counts all demand code reads that miss the LLC and the data returned
        from local dram]
  offcore_response.demand_code_rd.llc_miss.remote_dram
       [Counts all demand code reads that miss the LLC and the data returned
        from remote dram]
  offcore_response.demand_code_rd.llc_miss.remote_hit_forward
       [Counts all demand code reads that miss the LLC and the data forwarded
        from remote cache]
  offcore_response.demand_code_rd.llc_miss.remote_hitm
       [Counts all demand code reads that miss the LLC the data is found in M
        state in remote cache and forwarded from there]
  offcore_response.demand_data_rd.llc_miss.any_dram 
       [Counts demand data reads that miss the LLC and the data returned from
        remote & local dram]
  offcore_response.demand_data_rd.llc_miss.any_response
       [Counts demand data reads that miss in the LLC]
  offcore_response.demand_data_rd.llc_miss.local_dram
       [Counts demand data reads that miss the LLC and the data returned from
        local dram]
  offcore_response.demand_data_rd.llc_miss.remote_dram
       [Counts demand data reads that miss the LLC and the data returned from
        remote dram]
  offcore_response.demand_data_rd.llc_miss.remote_hit_forward
       [Counts demand data reads that miss the LLC and the data forwarded from
        remote cache]
  offcore_response.demand_data_rd.llc_miss.remote_hitm
       [Counts demand data reads that miss the LLC the data is found in M
        state in remote cache and forwarded from there]
  offcore_response.pf_l2_code_rd.llc_miss.any_response
       [Counts all prefetch (that bring data to L2) code reads that miss the
        LLC and the data returned from remote & local dram]
  offcore_response.pf_l2_data_rd.llc_miss.any_dram  
       [Counts prefetch (that bring data to L2) data reads that miss the LLC
        and the data returned from remote & local dram]
  offcore_response.pf_l2_data_rd.llc_miss.any_response
       [Counts prefetch (that bring data to L2) data reads that miss in the
        LLC]
  offcore_response.pf_l2_data_rd.llc_miss.local_dram
       [Counts prefetch (that bring data to L2) data reads that miss the LLC
        and the data returned from local dram]
  offcore_response.pf_l2_data_rd.llc_miss.remote_dram
       [Counts prefetch (that bring data to L2) data reads that miss the LLC
        and the data returned from remote dram]
  offcore_response.pf_l2_data_rd.llc_miss.remote_hit_forward
       [Counts prefetch (that bring data to L2) data reads that miss the LLC
        and the data forwarded from remote cache]
  offcore_response.pf_l2_data_rd.llc_miss.remote_hitm
       [Counts prefetch (that bring data to L2) data reads that miss the LLC
        the data is found in M state in remote cache and forwarded from there]
  offcore_response.pf_llc_code_rd.llc_miss.any_response
       [Counts all prefetch (that bring data to LLC only) code reads that miss
        in the LLC]
  offcore_response.pf_llc_data_rd.llc_miss.any_response
       [Counts prefetch (that bring data to LLC only) data reads that hit in
        the LLC and the snoops sent to sibling cores return clean response]

other:
  cpl_cycles.ring0                                  
       [Unhalted core cycles when the thread is in ring 0]
  cpl_cycles.ring0_trans                            
       [Number of intervals between processor halts while thread is in ring 0]
  cpl_cycles.ring123                                
       [Unhalted core cycles when thread is in rings 1, 2, or 3]
  hw_pre_req.dl1_miss                               
       [Hardware Prefetch requests that miss the L1D cache. This accounts for
        both L1 streamer and IP-based (IPP) HW prefetchers. A request is being
        counted each time it access the cache & miss it, including if a block
        is applicable or if hit the Fill Buffer for]
  insts_written_to_iq.insts                         
       [Valid instructions written to IQ per cycle]
  lock_cycles.split_lock_uc_lock_duration           
       [Cycles when L1 and L2 are locked due to UC or split lock]

pipeline:
  agu_bypass_cancel.count                           
       [This event counts executed load operations with all the following
        traits: 1. addressing of the format [base + offset], 2. the offset is
        between 1 and 2047, 3. the address specified in the base register is
        in one page and the address [base+offset] is in an]
  arith.fpu_div                                     
       [Divide operations executed]
  arith.fpu_div_active                              
       [Cycles when divider is busy executing divide operations]
  baclears.any                                      
       [Counts the total number when the front end is resteered, mainly when
        the BPU cannot provide a correct prediction and this is corrected by
        other branch handling mechanisms at the front end]
  br_inst_exec.all_branches                         
       [Speculative and retired branches]
  br_inst_exec.all_conditional                      
       [Speculative and retired macro-conditional branches]
  br_inst_exec.all_direct_jmp                       
       [Speculative and retired macro-unconditional branches excluding calls
        and indirects]
  br_inst_exec.all_direct_near_call                 
       [Speculative and retired direct near calls]
  br_inst_exec.all_indirect_jump_non_call_ret       
       [Speculative and retired indirect branches excluding calls and returns]
  br_inst_exec.all_indirect_near_return             
       [Speculative and retired indirect return branches]
  br_inst_exec.nontaken_conditional                 
       [Not taken macro-conditional branches]
  br_inst_exec.taken_conditional                    
       [Taken speculative and retired macro-conditional branches]
  br_inst_exec.taken_direct_jump                    
       [Taken speculative and retired macro-conditional branch instructions
        excluding calls and indirects]
  br_inst_exec.taken_direct_near_call               
       [Taken speculative and retired direct near calls]
  br_inst_exec.taken_indirect_jump_non_call_ret     
       [Taken speculative and retired indirect branches excluding calls and
        returns]
  br_inst_exec.taken_indirect_near_call             
       [Taken speculative and retired indirect calls]
  br_inst_exec.taken_indirect_near_return           
       [Taken speculative and retired indirect branches with return mnemonic]
  br_inst_retired.all_branches                      
       [All (macro) branch instructions retired]
  br_inst_retired.all_branches_pebs                 
       [All (macro) branch instructions retired. (Precise Event - PEBS) (Must
        be precise)]
  br_inst_retired.conditional                       
       [Conditional branch instructions retired (Precise event)]
  br_inst_retired.far_branch                        
       [Far branch instructions retired]
  br_inst_retired.near_call                         
       [Direct and indirect near call instructions retired (Precise event)]
  br_inst_retired.near_return                       
       [Return instructions retired (Precise event)]
  br_inst_retired.near_taken                        
       [Taken branch instructions retired (Precise event)]
  br_inst_retired.not_taken                         
       [Not taken branch instructions retired]
  br_misp_exec.all_branches                         
       [Speculative and retired mispredicted macro conditional branches]
  br_misp_exec.all_conditional                      
       [Speculative and retired mispredicted macro conditional branches]
  br_misp_exec.all_direct_near_call                 
       [Speculative and retired mispredicted direct near calls]
  br_misp_exec.all_indirect_jump_non_call_ret       
       [Mispredicted indirect branches excluding calls and returns]
  br_misp_exec.nontaken_conditional                 
       [Not taken speculative and retired mispredicted macro conditional
        branches]
  br_misp_exec.taken_conditional                    
       [Taken speculative and retired mispredicted macro conditional branches]
  br_misp_exec.taken_direct_near_call               
       [Taken speculative and retired mispredicted direct near calls]
  br_misp_exec.taken_indirect_jump_non_call_ret     
       [Taken speculative and retired mispredicted indirect branches excluding
        calls and returns]
  br_misp_exec.taken_indirect_near_call             
       [Taken speculative and retired mispredicted indirect calls]
  br_misp_exec.taken_return_near                    
       [Taken speculative and retired mispredicted indirect branches with
        return mnemonic]
  br_misp_retired.all_branches                      
       [All mispredicted macro branch instructions retired]
  br_misp_retired.all_branches_pebs                 
       [Mispredicted macro branch instructions retired. (Precise Event - PEBS)
        (Must be precise)]
  br_misp_retired.conditional                       
       [Mispredicted conditional branch instructions retired (Precise event)]
  br_misp_retired.near_call                         
       [Direct and indirect mispredicted near call instructions retired
        (Precise event)]
  br_misp_retired.not_taken                         
       [Mispredicted not taken branch instructions retired (Precise event)]
  br_misp_retired.taken                             
       [Mispredicted taken branch instructions retired (Precise event)]
  cpu_clk_thread_unhalted.one_thread_active         
       [Count XClk pulses when this thread is unhalted and the other is halted]
  cpu_clk_thread_unhalted.ref_xclk                  
       [Reference cycles when the thread is unhalted (counts at 100 MHz rate)]
  cpu_clk_thread_unhalted.ref_xclk_any              
       [Reference cycles when the at least one thread on the physical core is
        unhalted (counts at 100 MHz rate)]
  cpu_clk_unhalted.one_thread_active                
       [Count XClk pulses when this thread is unhalted and the other thread is
        halted]
  cpu_clk_unhalted.ref_tsc                          
       [Reference cycles when the core is not in halt state]
  cpu_clk_unhalted.ref_xclk                         
       [Reference cycles when the thread is unhalted (counts at 100 MHz rate)]
  cpu_clk_unhalted.ref_xclk_any                     
       [Reference cycles when the at least one thread on the physical core is
        unhalted (counts at 100 MHz rate)]
  cpu_clk_unhalted.thread                           
       [Core cycles when the thread is not in halt state]
  cpu_clk_unhalted.thread_any                       
       [Core cycles when at least one thread on the physical core is not in
        halt state]
  cpu_clk_unhalted.thread_p                         
       [Thread cycles when thread is not in halt state]
  cpu_clk_unhalted.thread_p_any                     
       [Core cycles when at least one thread on the physical core is not in
        halt state]
  cycle_activity.cycles_l1d_pending                 
       [Each cycle there was a miss-pending demand load this thread, increment
        by 1. Note this is in DCU and connected to Umask 1. Miss Pending
        demand load should be deduced by OR-ing increment bits of
        DCACHE_MISS_PEND.PENDING]
  cycle_activity.cycles_l2_pending                  
       [Each cycle there was a MLC-miss pending demand load this thread (i.e.
        Non-completed valid SQ entry allocated for demand load and waiting for
        Uncore), increment by 1. Note this is in MLC and connected to Umask 0]
  cycle_activity.cycles_no_dispatch                 
       [Each cycle there was no dispatch for this thread, increment by 1. Note
        this is connect to Umask 2. No dispatch can be deduced from the
        UOPS_EXECUTED event]
  cycle_activity.stalls_l1d_pending                 
       [Each cycle there was a miss-pending demand load this thread and no
        uops dispatched, increment by 1. Note this is in DCU and connected to
        Umask 1 and 2. Miss Pending demand load should be deduced by OR-ing
        increment bits of DCACHE_MISS_PEND.PENDING]
  cycle_activity.stalls_l2_pending                  
       [Each cycle there was a MLC-miss pending demand load and no uops
        dispatched on this thread (i.e. Non-completed valid SQ entry allocated
        for demand load and waiting for Uncore), increment by 1. Note this is
        in MLC and connected to Umask 0 and 2]
  ild_stall.iq_full                                 
       [Stall cycles because IQ is full]
  ild_stall.lcp                                     
       [Stalls caused by changing prefix length of the instruction]
  inst_retired.any                                  
       [Instructions retired from execution]
  inst_retired.any_p                                
       [Number of instructions retired. General Counter - architectural event]
  inst_retired.prec_dist                            
       [Instructions retired. (Precise Event - PEBS) (Must be precise)]
  int_misc.rat_stall_cycles                         
       [Cycles when Resource Allocation Table (RAT) external stall is sent to
        Instruction Decode Queue (IDQ) for the thread]
  int_misc.recovery_cycles                          
       [Number of cycles waiting for the checkpoints in Resource Allocation
        Table (RAT) to be recovered after Nuke due to all other cases except
        JEClear (e.g. whenever a ucode assist is needed like SSE exception,
        memory disambiguation, etc...)]
  int_misc.recovery_cycles_any                      
       [Core cycles the allocator was stalled due to recovery from earlier
        clear event for any thread running on the physical core (e.g.
        misprediction or memory nuke)]
  int_misc.recovery_stalls_count                    
       [Number of occurences waiting for the checkpoints in Resource
        Allocation Table (RAT) to be recovered after Nuke due to all other
        cases except JEClear (e.g. whenever a ucode assist is needed like SSE
        exception, memory disambiguation, etc...)]
  ld_blocks.all_block                               
       [Number of cases where any load ends up with a valid block-code written
        to the load buffer (including blocks due to Memory Order Buffer (MOB),
        Data Cache Unit (DCU), TLB, but load has no DCU miss)]
  ld_blocks.data_unknown                            
       [Loads delayed due to SB blocks, preceding store operations with known
        addresses but unknown data]
  ld_blocks.no_sr                                   
       [This event counts the number of times that split load operations are
        temporarily blocked because all resources for handling the split
        accesses are in use]
  ld_blocks.store_forward                           
       [Cases when loads get true Block-on-Store blocking code preventing
        store forwarding]
  ld_blocks_partial.address_alias                   
       [False dependencies in MOB due to partial compare]
  ld_blocks_partial.all_sta_block                   
       [This event counts the number of times that load operations are
        temporarily blocked because of older stores, with addresses that are
        not yet known. A load operation may incur more than one block of this
        type]
  load_hit_pre.hw_pf                                
       [Not software-prefetch load dispatches that hit FB allocated for
        hardware prefetch]
  load_hit_pre.sw_pf                                
       [Not software-prefetch load dispatches that hit FB allocated for
        software prefetch]
  lsd.cycles_4_uops                                 
       [Cycles 4 Uops delivered by the LSD, but didn't come from the decoder]
  lsd.cycles_active                                 
       [Cycles Uops delivered by the LSD, but didn't come from the decoder]
  lsd.uops                                          
       [Number of Uops delivered by the LSD]
  machine_clears.count                              
       [Number of machine clears (nukes) of any type]
  machine_clears.maskmov                            
       [This event counts the number of executed Intel AVX masked load
        operations that refer to an illegal address range with the mask bits
        set to 0]
  machine_clears.smc                                
       [Self-modifying code (SMC) detected]
  other_assists.itlb_miss_retired                   
       [Retired instructions experiencing ITLB misses]
  partial_rat_stalls.flags_merge_uop                
       [Increments the number of flags-merge uops in flight each cycle]
  partial_rat_stalls.flags_merge_uop_cycles         
       [Performance sensitive flags-merging uops added by Sandy Bridge u-arch]
  partial_rat_stalls.mul_single_uop                 
       [Multiply packed/scalar single precision uops allocated]
  partial_rat_stalls.slow_lea_window                
       [Cycles with at least one slow LEA uop being allocated]
  resource_stalls.any                               
       [Resource-related stall cycles]
  resource_stalls.lb                                
       [Counts the cycles of stall due to lack of load buffers]
  resource_stalls.lb_sb                             
       [Resource stalls due to load or store buffers all being in use]
  resource_stalls.mem_rs                            
       [Resource stalls due to memory buffers or Reservation Station (RS)
        being fully utilized]
  resource_stalls.ooo_rsrc                          
       [Resource stalls due to Rob being full, FCSW, MXCSR and OTHER]
  resource_stalls.rob                               
       [Cycles stalled due to re-order buffer full]
  resource_stalls.rs                                
       [Cycles stalled due to no eligible RS entry available]
  resource_stalls.sb                                
       [Cycles stalled due to no store buffers available. (not including
        draining form sync)]
  resource_stalls2.all_fl_empty                     
       [Cycles with either free list is empty]
  resource_stalls2.all_prf_control                  
       [Resource stalls2 control structures full for physical registers]
  resource_stalls2.bob_full                         
       [Cycles when Allocator is stalled if BOB is full and new branch needs
        it]
  resource_stalls2.ooo_rsrc                         
       [Resource stalls out of order resources full]
  rob_misc_events.lbr_inserts                       
       [Count cases of saving new LBR]
  rs_events.empty_cycles                            
       [Cycles when Reservation Station (RS) is empty for the thread]
  rs_events.empty_end                               
       [Counts end of periods where the Reservation Station (RS) was empty.
        Could be useful to precisely locate Frontend Latency Bound issues]
  uops_dispatched.core                              
       [Uops dispatched from any thread]
  uops_dispatched.thread                            
       [Uops dispatched per thread]
  uops_dispatched_port.port_0                       
       [Cycles per thread when uops are dispatched to port 0]
  uops_dispatched_port.port_0_core                  
       [Cycles per core when uops are dispatched to port 0]
  uops_dispatched_port.port_1                       
       [Cycles per thread when uops are dispatched to port 1]
  uops_dispatched_port.port_1_core                  
       [Cycles per core when uops are dispatched to port 1]
  uops_dispatched_port.port_2                       
       [Cycles per thread when load or STA uops are dispatched to port 2]
  uops_dispatched_port.port_2_core                  
       [Cycles per core when load or STA uops are dispatched to port 2]
  uops_dispatched_port.port_3                       
       [Cycles per thread when load or STA uops are dispatched to port 3]
  uops_dispatched_port.port_3_core                  
       [Cycles per core when load or STA uops are dispatched to port 3]
  uops_dispatched_port.port_4                       
       [Cycles per thread when uops are dispatched to port 4]
  uops_dispatched_port.port_4_core                  
       [Cycles per core when uops are dispatched to port 4]
  uops_dispatched_port.port_5                       
       [Cycles per thread when uops are dispatched to port 5]
  uops_dispatched_port.port_5_core                  
       [Cycles per core when uops are dispatched to port 5]
  uops_executed.core_cycles_ge_1                    
       [Cycles at least 1 micro-op is executed from any thread on physical
        core]
  uops_executed.core_cycles_ge_2                    
       [Cycles at least 2 micro-op is executed from any thread on physical
        core]
  uops_executed.core_cycles_ge_3                    
       [Cycles at least 3 micro-op is executed from any thread on physical
        core]
  uops_executed.core_cycles_ge_4                    
       [Cycles at least 4 micro-op is executed from any thread on physical
        core]
  uops_executed.core_cycles_none                    
       [Cycles with no micro-ops executed from any thread on physical core]
  uops_issued.any                                   
       [Uops that Resource Allocation Table (RAT) issues to Reservation
        Station (RS)]
  uops_issued.core_stall_cycles                     
       [Cycles when Resource Allocation Table (RAT) does not issue Uops to
        Reservation Station (RS) for all threads]
  uops_issued.stall_cycles                          
       [Cycles when Resource Allocation Table (RAT) does not issue Uops to
        Reservation Station (RS) for the thread]
  uops_retired.all                                  
       [Actually retired uops (Precise event)]
  uops_retired.core_stall_cycles                    
       [Cycles without actually retired uops]
  uops_retired.retire_slots                         
       [Retirement slots used (Precise event)]
  uops_retired.stall_cycles                         
       [Cycles without actually retired uops]
  uops_retired.total_cycles                         
       [Cycles with less than 10 actually retired uops]

uncore cache:
  llc_misses.data_read                              
       [LLC misses - demand and prefetch data reads - excludes LLC prefetches.
        Derived from unc_c_tor_inserts.miss_opcode.demand. Unit: uncore_cbox]
  llc_misses.itom_write                             
       [LLC misses for ItoM writes (as part of fast string memcpy stores).
        Derived from unc_c_tor_inserts.miss_opcode.itom_write. Unit:
        uncore_cbox]
  llc_misses.pcie_write                             
       [PCIe allocating writes that miss LLC - DDIO misses. Derived from
        unc_c_tor_inserts.miss_opcode.ddio_miss. Unit: uncore_cbox]
  llc_misses.uncacheable                            
       [LLC misses - Uncacheable reads. Derived from
        unc_c_tor_inserts.miss_opcode.uncacheable. Unit: uncore_cbox]
  llc_references.itom_write                         
       [ItoM write hits (as part of fast string memcpy stores). Derived from
        unc_c_tor_inserts.opcode.itom_write_hit. Unit: uncore_cbox]
  llc_references.pcie_ns_partial_write              
       [PCIe non-snoop writes (partial). Derived from
        unc_c_tor_inserts.opcode.pcie_partial_write. Unit: uncore_cbox]
  llc_references.pcie_ns_read                       
       [PCIe non-snoop reads. Derived from unc_c_tor_inserts.opcode.pcie_read.
        Unit: uncore_cbox]
  llc_references.pcie_ns_write                      
       [PCIe non-snoop writes (full line). Derived from
        unc_c_tor_inserts.opcode.pcie_full_write. Unit: uncore_cbox]
  llc_references.pcie_partial_read                  
       [Partial PCIe reads. Derived from
        unc_c_tor_inserts.opcode.pcie_partial. Unit: uncore_cbox]
  llc_references.pcie_read                          
       [PCIe read current. Derived from
        unc_c_tor_inserts.opcode.pcie_read_current. Unit: uncore_cbox]
  llc_references.pcie_write                         
       [PCIe allocating writes that hit in LLC (DDIO hits). Derived from
        unc_c_tor_inserts.opcode.ddio_hit. Unit: uncore_cbox]
  llc_references.streaming_full                     
       [Streaming stores (full cache line). Derived from
        unc_c_tor_inserts.opcode.streaming_full. Unit: uncore_cbox]
  llc_references.streaming_partial                  
       [Streaming stores (partial cache line). Derived from
        unc_c_tor_inserts.opcode.streaming_partial. Unit: uncore_cbox]
  unc_c_clockticks                                  
       [Uncore cache clock ticks. Unit: uncore_cbox]
  unc_c_llc_lookup.any                              
       [All LLC Misses (code+ data rd + data wr - including demand and
        prefetch). Unit: uncore_cbox]
  unc_c_llc_victims.m_state                         
       [M line evictions from LLC (writebacks to memory). Unit: uncore_cbox]
  unc_c_tor_occupancy.llc_data_read                 
       [Occupancy counter for LLC data reads (demand and L2 prefetch). Derived
        from unc_c_tor_occupancy.miss_opcode.llc_data_read. Unit: uncore_cbox]
  unc_c_tor_occupancy.miss_all                      
       [Occupancy counter for all LLC misses; we divide this by
        UNC_C_CLOCKTICKS to get average Q depth. Unit: uncore_cbox]
  unc_h_requests.reads                              
       [read requests to home agent. Unit: uncore_ha]
  unc_h_requests.writes                             
       [write requests to home agent. Unit: uncore_ha]

uncore memory:
  llc_misses.mem_read                               
       [read requests to memory controller. Derived from unc_m_cas_count.rd.
        Unit: uncore_imc]
  llc_misses.mem_write                              
       [write requests to memory controller. Derived from unc_m_cas_count.wr.
        Unit: uncore_imc]
  unc_m_act_count                                   
       [Memory page activates. Unit: uncore_imc]
  unc_m_clockticks                                  
       [Memory controller clock ticks. Used to get percentages of memory
        controller cycles events. Unit: uncore_imc]
  unc_m_power_channel_ppd                           
       [Cycles where DRAM ranks are in power down (CKE) mode. Unit: uncore_imc]
  unc_m_power_critical_throttle_cycles              
       [Cycles all ranks are in critical thermal throttle. Unit: uncore_imc]
  unc_m_power_self_refresh                          
       [Cycles Memory is in self refresh power mode. Unit: uncore_imc]
  unc_m_pre_count.page_miss                         
       [Memory page conflicts. Unit: uncore_imc]
  unc_m_rpq_occupancy                               
       [Occupancy counter for memory read queue. Unit: uncore_imc]

uncore power:
  unc_p_clockticks                                  
       [PCU clock ticks. Use to get percentages of PCU cycles events. Unit:
        uncore_pcu]
  unc_p_freq_band0_cycles                           
       [Counts the number of cycles that the uncore was running at a frequency
        greater than or equal to the frequency that is configured in the
        filter. (filter_band0=XXX with XXX in 100Mhz units). One can also use
        inversion (filter_inv=1) to track cycles when we were less than the
        configured frequency. Unit: uncore_pcu]
  unc_p_freq_band0_transitions                      
       [Counts the number of times that the uncore transitioned a frequency
        greater than or equal to the frequency that is configured in the
        filter. (filter_band0=XXX with XXX in 100Mhz units). One can also use
        inversion (filter_inv=1) to track cycles when we were less than the
        configured frequency. Derived from unc_p_freq_band0_cycles. Unit:
        uncore_pcu]
  unc_p_freq_band1_cycles                           
       [Counts the number of cycles that the uncore was running at a frequency
        greater than or equal to the frequency that is configured in the
        filter. (filter_band1=XXX with XXX in 100Mhz units). One can also use
        inversion (filter_inv=1) to track cycles when we were less than the
        configured frequency. Unit: uncore_pcu]
  unc_p_freq_band1_transitions                      
       [Counts the number of times that the uncore transistioned to a
        frequency greater than or equal to the frequency that is configured in
        the filter. (filter_band1=XXX with XXX in 100Mhz units). One can also
        use inversion (filter_inv=1) to track cycles when we were less than
        the configured frequency. Derived from unc_p_freq_band1_cycles. Unit:
        uncore_pcu]
  unc_p_freq_band2_cycles                           
       [Counts the number of cycles that the uncore was running at a frequency
        greater than or equal to the frequency that is configured in the
        filter. (filter_band2=XXX with XXX in 100Mhz units). One can also use
        inversion (filter_inv=1) to track cycles when we were less than the
        configured frequency. Unit: uncore_pcu]
  unc_p_freq_band2_transitions                      
       [Counts the number of cycles that the uncore transitioned to a
        frequency greater than or equal to the frequency that is configured in
        the filter. (filter_band2=XXX with XXX in 100Mhz units). One can also
        use inversion (filter_inv=1) to track cycles when we were less than
        the configured frequency. Derived from unc_p_freq_band2_cycles. Unit:
        uncore_pcu]
  unc_p_freq_band3_cycles                           
       [Counts the number of cycles that the uncore was running at a frequency
        greater than or equal to the frequency that is configured in the
        filter. (filter_band3=XXX, with XXX in 100Mhz units). One can also use
        inversion (filter_inv=1) to track cycles when we were less than the
        configured frequency. Unit: uncore_pcu]
  unc_p_freq_band3_transitions                      
       [Counts the number of cycles that the uncore transitioned to a
        frequency greater than or equal to the frequency that is configured in
        the filter. (filter_band3=XXX, with XXX in 100Mhz units). One can also
        use inversion (filter_inv=1) to track cycles when we were less than
        the configured frequency. Derived from unc_p_freq_band3_cycles. Unit:
        uncore_pcu]
  unc_p_freq_ge_1200mhz_cycles                      
       [Counts the number of cycles that the uncore was running at a frequency
        greater than or equal to 1.2Ghz. Derived from unc_p_freq_band0_cycles.
        Unit: uncore_pcu]
  unc_p_freq_ge_1200mhz_transitions                 
       [Counts the number of times that the uncore transitioned to a frequency
        greater than or equal to 1.2Ghz. Derived from unc_p_freq_band0_cycles.
        Unit: uncore_pcu]
  unc_p_freq_ge_2000mhz_cycles                      
       [Counts the number of cycles that the uncore was running at a frequency
        greater than or equal to 2Ghz. Derived from unc_p_freq_band1_cycles.
        Unit: uncore_pcu]
  unc_p_freq_ge_2000mhz_transitions                 
       [Counts the number of times that the uncore transitioned to a frequency
        greater than or equal to 2Ghz. Derived from unc_p_freq_band1_cycles.
        Unit: uncore_pcu]
  unc_p_freq_ge_3000mhz_cycles                      
       [Counts the number of cycles that the uncore was running at a frequency
        greater than or equal to 3Ghz. Derived from unc_p_freq_band2_cycles.
        Unit: uncore_pcu]
  unc_p_freq_ge_3000mhz_transitions                 
       [Counts the number of cycles that the uncore transitioned to a
        frequency greater than or equal to 3Ghz. Derived from
        unc_p_freq_band2_cycles. Unit: uncore_pcu]
  unc_p_freq_ge_4000mhz_cycles                      
       [Counts the number of cycles that the uncore was running at a frequency
        greater than or equal to 4Ghz. Derived from unc_p_freq_band3_cycles.
        Unit: uncore_pcu]
  unc_p_freq_ge_4000mhz_transitions                 
       [Counts the number of cycles that the uncore transitioned to a
        frequency greater than or equal to 4Ghz. Derived from
        unc_p_freq_band3_cycles. Unit: uncore_pcu]
  unc_p_freq_max_current_cycles                     
       [Counts the number of cycles when current is the upper limit on
        frequency. Unit: uncore_pcu]
  unc_p_freq_max_limit_thermal_cycles               
       [Counts the number of cycles when temperature is the upper limit on
        frequency. Unit: uncore_pcu]
  unc_p_freq_max_os_cycles                          
       [Counts the number of cycles when the OS is the upper limit on
        frequency. Unit: uncore_pcu]
  unc_p_freq_max_power_cycles                       
       [Counts the number of cycles when power is the upper limit on
        frequency. Unit: uncore_pcu]
  unc_p_freq_trans_cycles                           
       [Cycles spent changing Frequency. Unit: uncore_pcu]
  unc_p_power_state_occupancy.cores_c0              
       [This is an occupancy event that tracks the number of cores that are in
        C0. It can be used by itself to get the average number of cores in C0,
        with threshholding to generate histograms, or with other PCU events
        and occupancy triggering to capture other details. Unit: uncore_pcu]
  unc_p_power_state_occupancy.cores_c3              
       [This is an occupancy event that tracks the number of cores that are in
        C3. It can be used by itself to get the average number of cores in C0,
        with threshholding to generate histograms, or with other PCU events
        and occupancy triggering to capture other details. Unit: uncore_pcu]
  unc_p_power_state_occupancy.cores_c6              
       [This is an occupancy event that tracks the number of cores that are in
        C6. It can be used by itself to get the average number of cores in C0,
        with threshholding to generate histograms, or with other PCU events .
        Unit: uncore_pcu]
  unc_p_prochot_external_cycles                     
       [Counts the number of cycles that we are in external PROCHOT mode. This
        mode is triggered when a sensor off the die determines that something
        off-die (like DRAM) is too hot and must throttle to avoid damaging the
        chip. Unit: uncore_pcu]

virtual memory:
  dtlb_load_misses.miss_causes_a_walk               
       [Load misses in all DTLB levels that cause page walks]
  dtlb_load_misses.stlb_hit                         
       [Load operations that miss the first DTLB level but hit the second and
        do not cause page walks]
  dtlb_load_misses.walk_completed                   
       [Load misses at all DTLB levels that cause completed page walks]
  dtlb_load_misses.walk_duration                    
       [Cycles when PMH is busy with page walks]
  dtlb_store_misses.miss_causes_a_walk              
       [Store misses in all DTLB levels that cause page walks]
  dtlb_store_misses.stlb_hit                        
       [Store operations that miss the first TLB level but hit the second and
        do not cause page walks]
  dtlb_store_misses.walk_completed                  
       [Store misses in all DTLB levels that cause completed page walks]
  dtlb_store_misses.walk_duration                   
       [Cycles when PMH is busy with page walks]
  ept.walk_cycles                                   
       [Cycle count for an Extended Page table walk. The Extended Page
        Directory cache is used by Virtual Machine operating systems while the
        guest operating systems use the standard TLB caches]
  itlb.itlb_flush                                   
       [Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages]
  itlb_misses.miss_causes_a_walk                    
       [Misses at all ITLB levels that cause page walks]
  itlb_misses.stlb_hit                              
       [Operations that miss the first ITLB level but hit the second and do
        not cause any page walks]
  itlb_misses.walk_completed                        
       [Misses in all ITLB levels that cause completed page walks]
  itlb_misses.walk_duration                         
       [Cycles when PMH is busy with page walks]
  tlb_flush.dtlb_thread                             
       [DTLB flush attempts of the thread-specific entries]
  tlb_flush.stlb_any                                
       [STLB flush attempts]
  rNNN                                               [Raw hardware event descriptor]
  cpu/t1=v1[,t2=v2,t3 ...]/modifier                  [Raw hardware event descriptor]
  mem:<addr>[/len][:access]                          [Hardware breakpoint]

Metric Groups:

DSB:
  DSB_Coverage
	[Fraction of Uops delivered by the DSB (aka Decoded Icache; or Uop Cache)]
FLOPS:
  GFLOPs
	[Giga Floating Point Operations Per Second]
Frontend:
  IFetch_Line_Utilization
	[Rough Estimation of fraction of fetched lines bytes that were likely consumed by program instructions]
Frontend_Bandwidth:
  DSB_Coverage
	[Fraction of Uops delivered by the DSB (aka Decoded Icache; or Uop Cache)]
Pipeline:
  CPI
	[Cycles Per Instruction (threaded)]
  ILP
	[Instruction-Level-Parallelism (average number of uops executed when there is at least 1 uop executed)]
  UPI
	[Uops Per Instruction]
Ports_Utilization:
  ILP
	[Instruction-Level-Parallelism (average number of uops executed when there is at least 1 uop executed)]
Power:
  C2_Pkg_Residency
	[C2 residency percent per package]
  C3_Core_Residency
	[C3 residency percent per core]
  C3_Pkg_Residency
	[C3 residency percent per package]
  C6_Core_Residency
	[C6 residency percent per core]
  C6_Pkg_Residency
	[C6 residency percent per package]
  C7_Core_Residency
	[C7 residency percent per core]
  C7_Pkg_Residency
	[C7 residency percent per package]
  Turbo_Utilization
	[Average Frequency Utilization relative nominal frequency]
SMT:
  CORE_CLKS
	[Core actual clocks when any thread is active on the physical core]
  CoreIPC
	[Instructions Per Cycle (per physical core)]
  SMT_2T_Utilization
	[Fraction of cycles where both hardware threads were active]
Summary:
  CLKS
	[Per-thread actual clocks when the logical processor is active. This is called 'Clockticks' in VTune]
  CPI
	[Cycles Per Instruction (threaded)]
  CPU_Utilization
	[Average CPU Utilization]
  GFLOPs
	[Giga Floating Point Operations Per Second]
  Instructions
	[Total number of retired Instructions]
  Kernel_Utilization
	[Fraction of cycles spent in Kernel mode]
  SMT_2T_Utilization
	[Fraction of cycles where both hardware threads were active]
TopDownL1:
  IPC
	[Instructions Per Cycle (per logical thread)]
  SLOTS
	[Total issue-pipeline slots]
