

================================================================
== Vitis HLS Report for 'feedforward'
================================================================
* Date:           Mon Jan 31 15:29:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        neural_network_hls_ar
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.495 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      580|      580|  5.800 us|  5.800 us|  581|  581|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                      |       16|       16|         1|          1|          1|    16|       yes|
        |- Loop 2                      |       16|       16|         1|          1|          1|    16|       yes|
        |- loop_input_1                |      181|      181|        22|         16|         10|    11|       yes|
        |- loop_activation_function_1  |      160|      160|        10|         10|         10|    16|       yes|
        |- loop_input_2                |      160|      160|        11|         10|         10|    16|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    213|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   65|    3626|   8050|    -|
|Memory           |        0|    -|     704|    128|    -|
|Multiplexer      |        -|    -|       -|   1016|    -|
|Register         |        -|    -|    2115|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   65|    6445|   9407|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   29|       6|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CTRL_BUS_s_axi_U                    |CTRL_BUS_s_axi                  |        0|   0|   36|   40|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U2   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U3   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U5   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U23     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U22   |fdiv_32ns_32ns_32_16_no_dsp_1   |        0|   0|    0|    0|    0|
    |fexp_32ns_32ns_32_9_full_dsp_1_U24  |fexp_32ns_32ns_32_9_full_dsp_1  |        0|   7|  277|  924|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U8    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U9    |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U10   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U11   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U12   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U13   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U16   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U19   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U20   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  65| 3626| 8050|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |b1_U      |b1      |        0|  32|   8|    0|    16|   32|     1|          512|
    |l1y_U     |l1y     |        0|  64|   8|    0|    16|   32|     1|          512|
    |w1_0_U    |w1_0    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_1_U    |w1_1    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_10_U   |w1_10   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_11_U   |w1_11   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_12_U   |w1_12   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_13_U   |w1_13   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_14_U   |w1_14   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_15_U   |w1_15   |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_2_U    |w1_2    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_3_U    |w1_3    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_4_U    |w1_4    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_5_U    |w1_5    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_6_U    |w1_6    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_7_U    |w1_7    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_8_U    |w1_8    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w1_9_U    |w1_9    |        0|  32|   6|    0|    11|   32|     1|          352|
    |w2_0_U    |w2_0    |        0|  32|   8|    0|    16|   32|     1|          512|
    |wy_sum_U  |wy_sum  |        0|  64|   8|    0|    16|   32|     1|          512|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |        |        0| 704| 128|    0|   240|  640|    20|         7680|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_841_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln33_fu_893_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln39_fu_965_p2     |         +|   0|  0|  13|           5|           1|
    |empty_12_fu_807_p2     |         +|   0|  0|  13|           5|           1|
    |empty_15_fu_824_p2     |         +|   0|  0|  13|           5|           1|
    |and_ln9_fu_947_p2      |       and|   0|  0|   2|           1|           1|
    |exitcond188_fu_830_p2  |      icmp|   0|  0|  10|           5|           6|
    |exitcond199_fu_813_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln26_fu_847_p2    |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln33_fu_899_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln39_fu_971_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln9_1_fu_935_p2   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln9_fu_929_p2     |      icmp|   0|  0|  11|           8|           2|
    |or_ln9_fu_941_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln9_fu_953_p3   |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp2          |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4          |       xor|   0|  0|   2|           1|           2|
    |xor_ln13_fu_987_p2     |       xor|   0|  0|  33|          32|          33|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 213|         116|          76|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  417|         82|    1|         82|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_624_p4  |    9|          2|    5|         10|
    |ap_phi_mux_i_phi_fu_602_p4    |    9|          2|    4|          8|
    |empty_14_reg_587              |    9|          2|    5|         10|
    |empty_20_reg_631              |    9|          2|   32|         64|
    |empty_reg_576                 |    9|          2|    5|         10|
    |grp_fu_641_p0                 |   53|         10|   32|        320|
    |grp_fu_641_p1                 |   59|         11|   32|        352|
    |grp_fu_645_p0                 |   37|          7|   32|        224|
    |grp_fu_645_p1                 |   37|          7|   32|        224|
    |grp_fu_664_p0                 |   14|          3|   32|         96|
    |grp_fu_664_p1                 |   14|          3|   32|         96|
    |i_1_reg_620                   |    9|          2|    5|         10|
    |i_reg_598                     |    9|          2|    4|          8|
    |l1y_address0                  |   20|          4|    4|         16|
    |l1y_d0                        |   14|          3|   32|         96|
    |o_reg_609                     |    9|          2|    5|         10|
    |reg_743                       |    9|          2|   32|         64|
    |reg_750                       |    9|          2|   32|         64|
    |wy_sum_address0               |   65|         14|    4|         56|
    |wy_sum_address1               |   65|         14|    4|         56|
    |wy_sum_d0                     |   42|          8|   32|        256|
    |wy_sum_d1                     |   48|          9|   32|        288|
    |y_Addr_A_orig                 |   14|          3|   32|         96|
    |y_WEN_A                       |    9|          2|    4|          8|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1016|        204|  468|       2528|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_12_reg_1419                   |  32|   0|   32|          0|
    |add_13_reg_1424                   |  32|   0|   32|          0|
    |add_14_reg_1429                   |  32|   0|   32|          0|
    |add_ln26_reg_1105                 |   4|   0|    4|          0|
    |add_ln33_reg_1439                 |   5|   0|    5|          0|
    |add_ln39_reg_1482                 |   5|   0|    5|          0|
    |add_s_reg_1434                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |  81|   0|   81|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1           |   1|   0|    1|          0|
    |b1_load_reg_1462                  |  32|   0|   32|          0|
    |div_i_reg_1526                    |  32|   0|   32|          0|
    |empty_14_reg_587                  |   5|   0|    5|          0|
    |empty_20_reg_631                  |  32|   0|   32|          0|
    |empty_reg_576                     |   5|   0|    5|          0|
    |i_1_reg_620                       |   5|   0|    5|          0|
    |i_reg_598                         |   4|   0|    4|          0|
    |icmp_ln26_reg_1110                |   1|   0|    1|          0|
    |icmp_ln26_reg_1110_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln39_reg_1487                |   1|   0|    1|          0|
    |l1y_load_reg_1506                 |  32|   0|   32|          0|
    |mul_10_reg_1359                   |  32|   0|   32|          0|
    |mul_11_reg_1364                   |  32|   0|   32|          0|
    |mul_12_reg_1369                   |  32|   0|   32|          0|
    |mul_13_reg_1374                   |  32|   0|   32|          0|
    |mul_14_reg_1379                   |  32|   0|   32|          0|
    |mul_1_reg_1309                    |  32|   0|   32|          0|
    |mul_2_reg_1314                    |  32|   0|   32|          0|
    |mul_3_reg_1319                    |  32|   0|   32|          0|
    |mul_4_reg_1324                    |  32|   0|   32|          0|
    |mul_5_reg_1329                    |  32|   0|   32|          0|
    |mul_6_reg_1334                    |  32|   0|   32|          0|
    |mul_7_reg_1339                    |  32|   0|   32|          0|
    |mul_8_reg_1344                    |  32|   0|   32|          0|
    |mul_9_reg_1349                    |  32|   0|   32|          0|
    |mul_s_reg_1354                    |  32|   0|   32|          0|
    |o_reg_609                         |   5|   0|    5|          0|
    |reg_743                           |  32|   0|   32|          0|
    |reg_750                           |  32|   0|   32|          0|
    |reg_757                           |  32|   0|   32|          0|
    |reg_763                           |  32|   0|   32|          0|
    |reg_769                           |  32|   0|   32|          0|
    |reg_774                           |  32|   0|   32|          0|
    |reg_783                           |  32|   0|   32|          0|
    |reg_789                           |  32|   0|   32|          0|
    |reg_795                           |  32|   0|   32|          0|
    |reg_801                           |  32|   0|   32|          0|
    |select_ln9_reg_1467               |  32|   0|   32|          0|
    |tmp_reg_1521                      |  32|   0|   32|          0|
    |w1_0_load_reg_1204                |  32|   0|   32|          0|
    |w1_10_load_reg_1254               |  32|   0|   32|          0|
    |w1_11_load_reg_1259               |  32|   0|   32|          0|
    |w1_12_load_reg_1264               |  32|   0|   32|          0|
    |w1_13_load_reg_1269               |  32|   0|   32|          0|
    |w1_14_load_reg_1274               |  32|   0|   32|          0|
    |w1_15_load_reg_1279               |  32|   0|   32|          0|
    |w1_1_load_reg_1209                |  32|   0|   32|          0|
    |w1_2_load_reg_1214                |  32|   0|   32|          0|
    |w1_3_load_reg_1219                |  32|   0|   32|          0|
    |w1_4_load_reg_1224                |  32|   0|   32|          0|
    |w1_5_load_reg_1229                |  32|   0|   32|          0|
    |w1_6_load_reg_1234                |  32|   0|   32|          0|
    |w1_7_load_reg_1239                |  32|   0|   32|          0|
    |w1_8_load_reg_1244                |  32|   0|   32|          0|
    |w1_9_load_reg_1249                |  32|   0|   32|          0|
    |w2_0_load_reg_1501                |  32|   0|   32|          0|
    |wy_sum_load_12_reg_1304           |  32|   0|   32|          0|
    |wy_sum_load_2_reg_1384            |  32|   0|   32|          0|
    |wy_sum_load_3_reg_1389            |  32|   0|   32|          0|
    |wy_sum_load_4_reg_1394            |  32|   0|   32|          0|
    |wy_sum_load_5_reg_1399            |  32|   0|   32|          0|
    |wy_sum_load_6_reg_1404            |  32|   0|   32|          0|
    |wy_sum_load_7_reg_1409            |  32|   0|   32|          0|
    |wy_sum_load_8_reg_1414            |  32|   0|   32|          0|
    |x_load_reg_1199                   |  32|   0|   32|          0|
    |xor_ln13_reg_1511                 |  32|   0|   32|          0|
    |zext_ln33_reg_1447                |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2115|   0| 2174|         59|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_AWADDR   |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_ARADDR   |   in|    4|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|      CTRL_BUS|   return void|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|      CTRL_BUS|   return void|
|ap_clk                  |   in|    1|  ap_ctrl_hs|   feedforward|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|   feedforward|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|   feedforward|  return value|
|x_Addr_A                |  out|   32|        bram|             x|         array|
|x_EN_A                  |  out|    1|        bram|             x|         array|
|x_WEN_A                 |  out|    4|        bram|             x|         array|
|x_Din_A                 |  out|   32|        bram|             x|         array|
|x_Dout_A                |   in|   32|        bram|             x|         array|
|x_Clk_A                 |  out|    1|        bram|             x|         array|
|x_Rst_A                 |  out|    1|        bram|             x|         array|
|y_Addr_A                |  out|   32|        bram|             y|         array|
|y_EN_A                  |  out|    1|        bram|             y|         array|
|y_WEN_A                 |  out|    4|        bram|             y|         array|
|y_Din_A                 |  out|   32|        bram|             y|         array|
|y_Dout_A                |   in|   32|        bram|             y|         array|
|y_Clk_A                 |  out|    1|        bram|             y|         array|
|y_Rst_A                 |  out|    1|        bram|             y|         array|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 16, depth = 22
  * Pipeline-3: initiation interval (II) = 10, depth = 10
  * Pipeline-4: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 5
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 16, D = 22, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
  Pipeline-3 : II = 10, D = 10, States = { 29 30 31 32 33 34 35 36 37 38 }
  Pipeline-4 : II = 10, D = 11, States = { 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 28 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 6 
28 --> 29 
29 --> 39 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 29 
39 --> 40 
40 --> 41 
41 --> 52 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 41 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 89 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (2.32ns)   --->   "%l1y = alloca i64 1" [neural_network_hls_ar/feedforward.cpp:22]   --->   Operation 95 'alloca' 'l1y' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 96 [1/1] (2.32ns)   --->   "%wy_sum = alloca i64 1" [neural_network_hls_ar/feedforward.cpp:23]   --->   Operation 96 'alloca' 'wy_sum' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln22 = br void %memset.loop8" [neural_network_hls_ar/feedforward.cpp:22]   --->   Operation 97 'br' 'br_ln22' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.68>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty = phi i5 0, void, i5 %empty_12, void %memset.loop8.split"   --->   Operation 98 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.78ns)   --->   "%empty_12 = add i5 %empty, i5 1"   --->   Operation 99 'add' 'empty_12' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 100 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.36ns)   --->   "%exitcond199 = icmp_eq  i5 %empty, i5 16"   --->   Operation 101 'icmp' 'exitcond199' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 102 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond199, void %memset.loop8.split, void %memset.loop.preheader"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty"   --->   Operation 104 'zext' 'p_cast' <Predicate = (!exitcond199)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%l1y_addr = getelementptr i32 %l1y, i64 0, i64 %p_cast"   --->   Operation 105 'getelementptr' 'l1y_addr' <Predicate = (!exitcond199)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %l1y_addr"   --->   Operation 106 'store' 'store_ln0' <Predicate = (!exitcond199)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop8"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!exitcond199)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 108 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.68>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%empty_14 = phi i5 %empty_15, void %memset.loop.split, i5 0, void %memset.loop.preheader"   --->   Operation 109 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.78ns)   --->   "%empty_15 = add i5 %empty_14, i5 1"   --->   Operation 110 'add' 'empty_15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.36ns)   --->   "%exitcond188 = icmp_eq  i5 %empty_14, i5 16"   --->   Operation 112 'icmp' 'exitcond188' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 113 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond188, void %memset.loop.split, void %split.preheader"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_cast1 = zext i5 %empty_14"   --->   Operation 115 'zext' 'p_cast1' <Predicate = (!exitcond188)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%wy_sum_addr = getelementptr i32 %wy_sum, i64 0, i64 %p_cast1"   --->   Operation 116 'getelementptr' 'wy_sum_addr' <Predicate = (!exitcond188)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 0, i4 %wy_sum_addr"   --->   Operation 117 'store' 'store_ln0' <Predicate = (!exitcond188)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!exitcond188)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%wy_sum_addr_2 = getelementptr i32 %wy_sum, i64 0, i64 0" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 119 'getelementptr' 'wy_sum_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%wy_sum_addr_3 = getelementptr i32 %wy_sum, i64 0, i64 1" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 120 'getelementptr' 'wy_sum_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%wy_sum_addr_4 = getelementptr i32 %wy_sum, i64 0, i64 2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 121 'getelementptr' 'wy_sum_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%wy_sum_addr_5 = getelementptr i32 %wy_sum, i64 0, i64 3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 122 'getelementptr' 'wy_sum_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%wy_sum_addr_6 = getelementptr i32 %wy_sum, i64 0, i64 4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 123 'getelementptr' 'wy_sum_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%wy_sum_addr_7 = getelementptr i32 %wy_sum, i64 0, i64 5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 124 'getelementptr' 'wy_sum_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%wy_sum_addr_8 = getelementptr i32 %wy_sum, i64 0, i64 6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 125 'getelementptr' 'wy_sum_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%wy_sum_addr_9 = getelementptr i32 %wy_sum, i64 0, i64 7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 126 'getelementptr' 'wy_sum_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%wy_sum_addr_10 = getelementptr i32 %wy_sum, i64 0, i64 8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 127 'getelementptr' 'wy_sum_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%wy_sum_addr_11 = getelementptr i32 %wy_sum, i64 0, i64 9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 128 'getelementptr' 'wy_sum_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%wy_sum_addr_12 = getelementptr i32 %wy_sum, i64 0, i64 10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 129 'getelementptr' 'wy_sum_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%wy_sum_addr_13 = getelementptr i32 %wy_sum, i64 0, i64 11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 130 'getelementptr' 'wy_sum_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%wy_sum_addr_14 = getelementptr i32 %wy_sum, i64 0, i64 12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 131 'getelementptr' 'wy_sum_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%wy_sum_addr_15 = getelementptr i32 %wy_sum, i64 0, i64 13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 132 'getelementptr' 'wy_sum_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%wy_sum_addr_16 = getelementptr i32 %wy_sum, i64 0, i64 14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 133 'getelementptr' 'wy_sum_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%wy_sum_addr_17 = getelementptr i32 %wy_sum, i64 0, i64 15" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 134 'getelementptr' 'wy_sum_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.58ns)   --->   "%br_ln26 = br void %split" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 135 'br' 'br_ln26' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln26, void %.split6, i4 0, void %split.preheader" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 136 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %i, i4 1" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 137 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp_eq  i4 %i, i4 11" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 138 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 139 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split6, void %.preheader.preheader" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 140 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %i" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 141 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 142 'getelementptr' 'x_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 143 [2/2] (2.32ns)   --->   "%x_load = load i4 %x_addr" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 143 'load' 'x_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%w1_0_addr = getelementptr i32 %w1_0, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 144 'getelementptr' 'w1_0_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (2.32ns)   --->   "%w1_0_load = load i4 %w1_0_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 145 'load' 'w1_0_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%w1_1_addr = getelementptr i32 %w1_1, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 146 'getelementptr' 'w1_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 147 [2/2] (2.32ns)   --->   "%w1_1_load = load i4 %w1_1_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 147 'load' 'w1_1_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%w1_2_addr = getelementptr i32 %w1_2, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 148 'getelementptr' 'w1_2_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 149 [2/2] (2.32ns)   --->   "%w1_2_load = load i4 %w1_2_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 149 'load' 'w1_2_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%w1_3_addr = getelementptr i32 %w1_3, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 150 'getelementptr' 'w1_3_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 151 [2/2] (2.32ns)   --->   "%w1_3_load = load i4 %w1_3_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 151 'load' 'w1_3_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%w1_4_addr = getelementptr i32 %w1_4, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 152 'getelementptr' 'w1_4_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 153 [2/2] (2.32ns)   --->   "%w1_4_load = load i4 %w1_4_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 153 'load' 'w1_4_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%w1_5_addr = getelementptr i32 %w1_5, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 154 'getelementptr' 'w1_5_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 155 [2/2] (2.32ns)   --->   "%w1_5_load = load i4 %w1_5_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 155 'load' 'w1_5_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%w1_6_addr = getelementptr i32 %w1_6, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 156 'getelementptr' 'w1_6_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (2.32ns)   --->   "%w1_6_load = load i4 %w1_6_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 157 'load' 'w1_6_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%w1_7_addr = getelementptr i32 %w1_7, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 158 'getelementptr' 'w1_7_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 159 [2/2] (2.32ns)   --->   "%w1_7_load = load i4 %w1_7_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 159 'load' 'w1_7_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%w1_8_addr = getelementptr i32 %w1_8, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 160 'getelementptr' 'w1_8_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 161 [2/2] (2.32ns)   --->   "%w1_8_load = load i4 %w1_8_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 161 'load' 'w1_8_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%w1_9_addr = getelementptr i32 %w1_9, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 162 'getelementptr' 'w1_9_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (2.32ns)   --->   "%w1_9_load = load i4 %w1_9_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 163 'load' 'w1_9_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%w1_10_addr = getelementptr i32 %w1_10, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 164 'getelementptr' 'w1_10_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 165 [2/2] (2.32ns)   --->   "%w1_10_load = load i4 %w1_10_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 165 'load' 'w1_10_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%w1_11_addr = getelementptr i32 %w1_11, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 166 'getelementptr' 'w1_11_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 167 [2/2] (2.32ns)   --->   "%w1_11_load = load i4 %w1_11_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 167 'load' 'w1_11_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%w1_12_addr = getelementptr i32 %w1_12, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 168 'getelementptr' 'w1_12_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (2.32ns)   --->   "%w1_12_load = load i4 %w1_12_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 169 'load' 'w1_12_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%w1_13_addr = getelementptr i32 %w1_13, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 170 'getelementptr' 'w1_13_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 171 [2/2] (2.32ns)   --->   "%w1_13_load = load i4 %w1_13_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 171 'load' 'w1_13_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%w1_14_addr = getelementptr i32 %w1_14, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 172 'getelementptr' 'w1_14_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 173 [2/2] (2.32ns)   --->   "%w1_14_load = load i4 %w1_14_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 173 'load' 'w1_14_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 174 [2/2] (2.32ns)   --->   "%wy_sum_load_15 = load i4 %wy_sum_addr_16" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 174 'load' 'wy_sum_load_15' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%w1_15_addr = getelementptr i32 %w1_15, i64 0, i64 %zext_ln26" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 175 'getelementptr' 'w1_15_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (2.32ns)   --->   "%w1_15_load = load i4 %w1_15_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 176 'load' 'w1_15_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_6 : Operation 177 [2/2] (2.32ns)   --->   "%wy_sum_load_16 = load i4 %wy_sum_addr_17" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 177 'load' 'wy_sum_load_16' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 178 [1/2] (2.32ns)   --->   "%x_load = load i4 %x_addr" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 178 'load' 'x_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 179 [1/2] (2.32ns)   --->   "%w1_0_load = load i4 %w1_0_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 179 'load' 'w1_0_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 180 [1/2] (2.32ns)   --->   "%w1_1_load = load i4 %w1_1_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 180 'load' 'w1_1_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 181 [1/2] (2.32ns)   --->   "%w1_2_load = load i4 %w1_2_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 181 'load' 'w1_2_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 182 [1/2] (2.32ns)   --->   "%w1_3_load = load i4 %w1_3_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 182 'load' 'w1_3_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 183 [1/2] (2.32ns)   --->   "%w1_4_load = load i4 %w1_4_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 183 'load' 'w1_4_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 184 [1/2] (2.32ns)   --->   "%w1_5_load = load i4 %w1_5_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 184 'load' 'w1_5_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 185 [1/2] (2.32ns)   --->   "%w1_6_load = load i4 %w1_6_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 185 'load' 'w1_6_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 186 [1/2] (2.32ns)   --->   "%w1_7_load = load i4 %w1_7_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 186 'load' 'w1_7_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 187 [1/2] (2.32ns)   --->   "%w1_8_load = load i4 %w1_8_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 187 'load' 'w1_8_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 188 [1/2] (2.32ns)   --->   "%w1_9_load = load i4 %w1_9_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 188 'load' 'w1_9_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 189 [1/2] (2.32ns)   --->   "%w1_10_load = load i4 %w1_10_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 189 'load' 'w1_10_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 190 [1/2] (2.32ns)   --->   "%w1_11_load = load i4 %w1_11_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 190 'load' 'w1_11_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 191 [1/2] (2.32ns)   --->   "%w1_12_load = load i4 %w1_12_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 191 'load' 'w1_12_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 192 [2/2] (2.32ns)   --->   "%wy_sum_load_13 = load i4 %wy_sum_addr_14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 192 'load' 'wy_sum_load_13' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 193 [1/2] (2.32ns)   --->   "%w1_13_load = load i4 %w1_13_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 193 'load' 'w1_13_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 194 [2/2] (2.32ns)   --->   "%wy_sum_load_14 = load i4 %wy_sum_addr_15" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 194 'load' 'wy_sum_load_14' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 195 [1/2] (2.32ns)   --->   "%w1_14_load = load i4 %w1_14_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 195 'load' 'w1_14_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 196 [1/2] (2.32ns)   --->   "%wy_sum_load_15 = load i4 %wy_sum_addr_16" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 196 'load' 'wy_sum_load_15' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 197 [1/2] (2.32ns)   --->   "%w1_15_load = load i4 %w1_15_addr" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 197 'load' 'w1_15_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_7 : Operation 198 [1/2] (2.32ns)   --->   "%wy_sum_load_16 = load i4 %wy_sum_addr_17" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 198 'load' 'wy_sum_load_16' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%empty_18 = bitcast i32 %x_load" [neural_network_hls_ar/feedforward.cpp:26]   --->   Operation 199 'bitcast' 'empty_18' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_8 : Operation 200 [4/4] (5.70ns)   --->   "%mul = fmul i32 %w1_0_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 200 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w1_1_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 201 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w1_2_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 202 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w1_3_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 203 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w1_4_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 204 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w1_5_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 205 'fmul' 'mul_5' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w1_6_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 206 'fmul' 'mul_6' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w1_7_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 207 'fmul' 'mul_7' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [4/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w1_8_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 208 'fmul' 'mul_8' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [4/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w1_9_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 209 'fmul' 'mul_9' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [4/4] (5.70ns)   --->   "%mul_s = fmul i32 %w1_10_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 210 'fmul' 'mul_s' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [4/4] (5.70ns)   --->   "%mul_10 = fmul i32 %w1_11_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 211 'fmul' 'mul_10' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [2/2] (2.32ns)   --->   "%wy_sum_load_12 = load i4 %wy_sum_addr_13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 212 'load' 'wy_sum_load_12' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 213 [4/4] (5.70ns)   --->   "%mul_11 = fmul i32 %w1_12_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 213 'fmul' 'mul_11' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/2] (2.32ns)   --->   "%wy_sum_load_13 = load i4 %wy_sum_addr_14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 214 'load' 'wy_sum_load_13' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 215 [4/4] (5.70ns)   --->   "%mul_12 = fmul i32 %w1_13_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 215 'fmul' 'mul_12' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/2] (2.32ns)   --->   "%wy_sum_load_14 = load i4 %wy_sum_addr_15" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 216 'load' 'wy_sum_load_14' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 217 [4/4] (5.70ns)   --->   "%mul_13 = fmul i32 %w1_14_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 217 'fmul' 'mul_13' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [4/4] (5.70ns)   --->   "%mul_14 = fmul i32 %w1_15_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 218 'fmul' 'mul_14' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 219 [3/4] (5.70ns)   --->   "%mul = fmul i32 %w1_0_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 219 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w1_1_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 220 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w1_2_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 221 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w1_3_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 222 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w1_4_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 223 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w1_5_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 224 'fmul' 'mul_5' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w1_6_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 225 'fmul' 'mul_6' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w1_7_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 226 'fmul' 'mul_7' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [3/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w1_8_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 227 'fmul' 'mul_8' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [3/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w1_9_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 228 'fmul' 'mul_9' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [3/4] (5.70ns)   --->   "%mul_s = fmul i32 %w1_10_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 229 'fmul' 'mul_s' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [3/4] (5.70ns)   --->   "%mul_10 = fmul i32 %w1_11_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 230 'fmul' 'mul_10' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/2] (2.32ns)   --->   "%wy_sum_load_12 = load i4 %wy_sum_addr_13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 231 'load' 'wy_sum_load_12' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 232 [3/4] (5.70ns)   --->   "%mul_11 = fmul i32 %w1_12_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 232 'fmul' 'mul_11' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [3/4] (5.70ns)   --->   "%mul_12 = fmul i32 %w1_13_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 233 'fmul' 'mul_12' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [3/4] (5.70ns)   --->   "%mul_13 = fmul i32 %w1_14_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 234 'fmul' 'mul_13' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [3/4] (5.70ns)   --->   "%mul_14 = fmul i32 %w1_15_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 235 'fmul' 'mul_14' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 236 [2/4] (5.70ns)   --->   "%mul = fmul i32 %w1_0_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 236 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w1_1_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 237 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w1_2_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 238 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w1_3_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 239 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w1_4_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 240 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w1_5_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 241 'fmul' 'mul_5' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w1_6_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 242 'fmul' 'mul_6' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w1_7_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 243 'fmul' 'mul_7' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 244 [2/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w1_8_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 244 'fmul' 'mul_8' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 245 [2/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w1_9_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 245 'fmul' 'mul_9' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [2/4] (5.70ns)   --->   "%mul_s = fmul i32 %w1_10_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 246 'fmul' 'mul_s' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [2/4] (5.70ns)   --->   "%mul_10 = fmul i32 %w1_11_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 247 'fmul' 'mul_10' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [2/4] (5.70ns)   --->   "%mul_11 = fmul i32 %w1_12_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 248 'fmul' 'mul_11' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [2/4] (5.70ns)   --->   "%mul_12 = fmul i32 %w1_13_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 249 'fmul' 'mul_12' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [2/4] (5.70ns)   --->   "%mul_13 = fmul i32 %w1_14_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 250 'fmul' 'mul_13' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [2/4] (5.70ns)   --->   "%mul_14 = fmul i32 %w1_15_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 251 'fmul' 'mul_14' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 252 [1/4] (5.70ns)   --->   "%mul = fmul i32 %w1_0_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 252 'fmul' 'mul' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %w1_1_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 253 'fmul' 'mul_1' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [2/2] (2.32ns)   --->   "%wy_sum_load_2 = load i4 %wy_sum_addr_3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 254 'load' 'wy_sum_load_2' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 255 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %w1_2_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 255 'fmul' 'mul_2' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %w1_3_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 256 'fmul' 'mul_3' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %w1_4_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 257 'fmul' 'mul_4' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %w1_5_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 258 'fmul' 'mul_5' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %w1_6_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 259 'fmul' 'mul_6' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %w1_7_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 260 'fmul' 'mul_7' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/4] (5.70ns)   --->   "%mul_8 = fmul i32 %w1_8_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 261 'fmul' 'mul_8' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [1/4] (5.70ns)   --->   "%mul_9 = fmul i32 %w1_9_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 262 'fmul' 'mul_9' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [1/4] (5.70ns)   --->   "%mul_s = fmul i32 %w1_10_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 263 'fmul' 'mul_s' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/4] (5.70ns)   --->   "%mul_10 = fmul i32 %w1_11_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 264 'fmul' 'mul_10' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [1/4] (5.70ns)   --->   "%mul_11 = fmul i32 %w1_12_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 265 'fmul' 'mul_11' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [1/4] (5.70ns)   --->   "%mul_12 = fmul i32 %w1_13_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 266 'fmul' 'mul_12' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [1/4] (5.70ns)   --->   "%mul_13 = fmul i32 %w1_14_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 267 'fmul' 'mul_13' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/4] (5.70ns)   --->   "%mul_14 = fmul i32 %w1_15_load, i32 %empty_18" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 268 'fmul' 'mul_14' <Predicate = (!icmp_ln26)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.49>
ST_12 : Operation 269 [1/2] (2.32ns)   --->   "%wy_sum_load_2 = load i4 %wy_sum_addr_3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 269 'load' 'wy_sum_load_2' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 270 [2/2] (2.32ns)   --->   "%wy_sum_load_3 = load i4 %wy_sum_addr_4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 270 'load' 'wy_sum_load_3' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 271 [2/2] (2.32ns)   --->   "%wy_sum_load_4 = load i4 %wy_sum_addr_5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 271 'load' 'wy_sum_load_4' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 272 [5/5] (8.28ns)   --->   "%add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 272 'fadd' 'add_10' <Predicate = (!icmp_ln26)> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 273 [5/5] (8.49ns)   --->   "%add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 273 'fadd' 'add_11' <Predicate = (!icmp_ln26)> <Delay = 8.49> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [5/5] (7.25ns)   --->   "%add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 274 'fadd' 'add_12' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [5/5] (7.25ns)   --->   "%add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 275 'fadd' 'add_13' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [5/5] (7.25ns)   --->   "%add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 276 'fadd' 'add_14' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.28>
ST_13 : Operation 277 [5/5] (8.28ns)   --->   "%add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 277 'fadd' 'add_1' <Predicate = (!icmp_ln26)> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 278 [1/2] (2.32ns)   --->   "%wy_sum_load_3 = load i4 %wy_sum_addr_4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 278 'load' 'wy_sum_load_3' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 279 [1/2] (2.32ns)   --->   "%wy_sum_load_4 = load i4 %wy_sum_addr_5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 279 'load' 'wy_sum_load_4' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 280 [2/2] (2.32ns)   --->   "%wy_sum_load_5 = load i4 %wy_sum_addr_6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 280 'load' 'wy_sum_load_5' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 281 [2/2] (2.32ns)   --->   "%wy_sum_load_6 = load i4 %wy_sum_addr_7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 281 'load' 'wy_sum_load_6' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 282 [4/5] (7.25ns)   --->   "%add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 282 'fadd' 'add_10' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 283 [4/5] (7.25ns)   --->   "%add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 283 'fadd' 'add_11' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 284 [4/5] (7.25ns)   --->   "%add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 284 'fadd' 'add_12' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 285 [4/5] (7.25ns)   --->   "%add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 285 'fadd' 'add_13' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 286 [4/5] (7.25ns)   --->   "%add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 286 'fadd' 'add_14' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.49>
ST_14 : Operation 287 [4/5] (7.25ns)   --->   "%add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 287 'fadd' 'add_1' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [5/5] (8.28ns)   --->   "%add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 288 'fadd' 'add_2' <Predicate = (!icmp_ln26)> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 289 [5/5] (8.49ns)   --->   "%add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 289 'fadd' 'add_3' <Predicate = (!icmp_ln26)> <Delay = 8.49> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/2] (2.32ns)   --->   "%wy_sum_load_5 = load i4 %wy_sum_addr_6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 290 'load' 'wy_sum_load_5' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 291 [1/2] (2.32ns)   --->   "%wy_sum_load_6 = load i4 %wy_sum_addr_7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 291 'load' 'wy_sum_load_6' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 292 [2/2] (2.32ns)   --->   "%wy_sum_load_7 = load i4 %wy_sum_addr_8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 292 'load' 'wy_sum_load_7' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 293 [2/2] (2.32ns)   --->   "%wy_sum_load_8 = load i4 %wy_sum_addr_9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 293 'load' 'wy_sum_load_8' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 294 [3/5] (7.25ns)   --->   "%add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 294 'fadd' 'add_10' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 295 [3/5] (7.25ns)   --->   "%add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 295 'fadd' 'add_11' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [3/5] (7.25ns)   --->   "%add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 296 'fadd' 'add_12' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 297 [3/5] (7.25ns)   --->   "%add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 297 'fadd' 'add_13' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [3/5] (7.25ns)   --->   "%add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 298 'fadd' 'add_14' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.49>
ST_15 : Operation 299 [3/5] (7.25ns)   --->   "%add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 299 'fadd' 'add_1' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [4/5] (7.25ns)   --->   "%add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 300 'fadd' 'add_2' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [4/5] (7.25ns)   --->   "%add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 301 'fadd' 'add_3' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 302 [5/5] (8.28ns)   --->   "%add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 302 'fadd' 'add_4' <Predicate = (!icmp_ln26)> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 303 [5/5] (8.49ns)   --->   "%add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 303 'fadd' 'add_5' <Predicate = (!icmp_ln26)> <Delay = 8.49> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [1/2] (2.32ns)   --->   "%wy_sum_load_7 = load i4 %wy_sum_addr_8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 304 'load' 'wy_sum_load_7' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 305 [1/2] (2.32ns)   --->   "%wy_sum_load_8 = load i4 %wy_sum_addr_9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 305 'load' 'wy_sum_load_8' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 306 [2/2] (2.32ns)   --->   "%wy_sum_load_9 = load i4 %wy_sum_addr_10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 306 'load' 'wy_sum_load_9' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 307 [2/2] (2.32ns)   --->   "%wy_sum_load_10 = load i4 %wy_sum_addr_11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 307 'load' 'wy_sum_load_10' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 308 [2/5] (7.25ns)   --->   "%add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 308 'fadd' 'add_10' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [2/5] (7.25ns)   --->   "%add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 309 'fadd' 'add_11' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 310 [2/5] (7.25ns)   --->   "%add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 310 'fadd' 'add_12' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 311 [2/5] (7.25ns)   --->   "%add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 311 'fadd' 'add_13' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 312 [2/5] (7.25ns)   --->   "%add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 312 'fadd' 'add_14' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.49>
ST_16 : Operation 313 [2/2] (2.32ns)   --->   "%wy_sum_load_1 = load i4 %wy_sum_addr_2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 313 'load' 'wy_sum_load_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 314 [2/5] (7.25ns)   --->   "%add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 314 'fadd' 'add_1' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [3/5] (7.25ns)   --->   "%add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 315 'fadd' 'add_2' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [3/5] (7.25ns)   --->   "%add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 316 'fadd' 'add_3' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [4/5] (7.25ns)   --->   "%add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 317 'fadd' 'add_4' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 318 [4/5] (7.25ns)   --->   "%add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 318 'fadd' 'add_5' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 319 [5/5] (8.28ns)   --->   "%add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 319 'fadd' 'add_6' <Predicate = (!icmp_ln26)> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 320 [5/5] (8.49ns)   --->   "%add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 320 'fadd' 'add_7' <Predicate = (!icmp_ln26)> <Delay = 8.49> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 321 [1/2] (2.32ns)   --->   "%wy_sum_load_9 = load i4 %wy_sum_addr_10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 321 'load' 'wy_sum_load_9' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 322 [1/2] (2.32ns)   --->   "%wy_sum_load_10 = load i4 %wy_sum_addr_11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 322 'load' 'wy_sum_load_10' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 323 [2/2] (2.32ns)   --->   "%wy_sum_load_11 = load i4 %wy_sum_addr_12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 323 'load' 'wy_sum_load_11' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 324 [1/5] (7.25ns)   --->   "%add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 324 'fadd' 'add_10' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 325 [1/5] (7.25ns)   --->   "%add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 325 'fadd' 'add_11' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 326 [1/5] (7.25ns)   --->   "%add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 326 'fadd' 'add_12' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 327 [1/5] (7.25ns)   --->   "%add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 327 'fadd' 'add_13' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 328 [1/5] (7.25ns)   --->   "%add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 328 'fadd' 'add_14' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.49>
ST_17 : Operation 329 [1/2] (2.32ns)   --->   "%wy_sum_load_1 = load i4 %wy_sum_addr_2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 329 'load' 'wy_sum_load_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 330 [1/5] (7.25ns)   --->   "%add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 330 'fadd' 'add_1' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [2/5] (7.25ns)   --->   "%add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 331 'fadd' 'add_2' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 332 [2/5] (7.25ns)   --->   "%add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 332 'fadd' 'add_3' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [3/5] (7.25ns)   --->   "%add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 333 'fadd' 'add_4' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 334 [3/5] (7.25ns)   --->   "%add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 334 'fadd' 'add_5' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 335 [4/5] (7.25ns)   --->   "%add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 335 'fadd' 'add_6' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 336 [4/5] (7.25ns)   --->   "%add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 336 'fadd' 'add_7' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [5/5] (8.28ns)   --->   "%add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 337 'fadd' 'add_8' <Predicate = (!icmp_ln26)> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 338 [5/5] (8.49ns)   --->   "%add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 338 'fadd' 'add_9' <Predicate = (!icmp_ln26)> <Delay = 8.49> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 339 [1/2] (2.32ns)   --->   "%wy_sum_load_11 = load i4 %wy_sum_addr_12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 339 'load' 'wy_sum_load_11' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 340 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_13, i4 %wy_sum_addr_16" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 340 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 341 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_14, i4 %wy_sum_addr_17" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 341 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 8.49>
ST_18 : Operation 342 [5/5] (8.28ns)   --->   "%add = fadd i32 %wy_sum_load_1, i32 %mul" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 342 'fadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 343 [1/5] (7.25ns)   --->   "%add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 343 'fadd' 'add_2' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 344 [1/5] (7.25ns)   --->   "%add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 344 'fadd' 'add_3' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 345 [2/5] (7.25ns)   --->   "%add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 345 'fadd' 'add_4' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 346 [2/5] (7.25ns)   --->   "%add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 346 'fadd' 'add_5' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 347 [3/5] (7.25ns)   --->   "%add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 347 'fadd' 'add_6' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 348 [3/5] (7.25ns)   --->   "%add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 348 'fadd' 'add_7' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 349 [4/5] (7.25ns)   --->   "%add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 349 'fadd' 'add_8' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 350 [4/5] (7.25ns)   --->   "%add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 350 'fadd' 'add_9' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 351 [5/5] (8.49ns)   --->   "%add_s = fadd i32 %wy_sum_load_11, i32 %mul_s" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 351 'fadd' 'add_s' <Predicate = (!icmp_ln26)> <Delay = 8.49> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 352 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_11, i4 %wy_sum_addr_14" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 352 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 353 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_12, i4 %wy_sum_addr_15" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 353 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 354 [4/5] (7.25ns)   --->   "%add = fadd i32 %wy_sum_load_1, i32 %mul" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 354 'fadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 355 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_1, i4 %wy_sum_addr_3" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 355 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_19 : Operation 356 [1/5] (7.25ns)   --->   "%add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 356 'fadd' 'add_4' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 357 [1/5] (7.25ns)   --->   "%add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 357 'fadd' 'add_5' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 358 [2/5] (7.25ns)   --->   "%add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 358 'fadd' 'add_6' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 359 [2/5] (7.25ns)   --->   "%add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 359 'fadd' 'add_7' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 360 [3/5] (7.25ns)   --->   "%add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 360 'fadd' 'add_8' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 361 [3/5] (7.25ns)   --->   "%add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 361 'fadd' 'add_9' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 362 [4/5] (7.25ns)   --->   "%add_s = fadd i32 %wy_sum_load_11, i32 %mul_s" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 362 'fadd' 'add_s' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 363 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_10, i4 %wy_sum_addr_13" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 363 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 364 [3/5] (7.25ns)   --->   "%add = fadd i32 %wy_sum_load_1, i32 %mul" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 364 'fadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 365 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_2, i4 %wy_sum_addr_4" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 365 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 366 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_3, i4 %wy_sum_addr_5" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 366 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 367 [1/5] (7.25ns)   --->   "%add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 367 'fadd' 'add_6' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 368 [1/5] (7.25ns)   --->   "%add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 368 'fadd' 'add_7' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [2/5] (7.25ns)   --->   "%add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 369 'fadd' 'add_8' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 370 [2/5] (7.25ns)   --->   "%add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 370 'fadd' 'add_9' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [3/5] (7.25ns)   --->   "%add_s = fadd i32 %wy_sum_load_11, i32 %mul_s" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 371 'fadd' 'add_s' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 372 [2/5] (7.25ns)   --->   "%add = fadd i32 %wy_sum_load_1, i32 %mul" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 372 'fadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 373 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_4, i4 %wy_sum_addr_6" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 373 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 374 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_5, i4 %wy_sum_addr_7" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 374 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_21 : Operation 375 [1/5] (7.25ns)   --->   "%add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 375 'fadd' 'add_8' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 376 [1/5] (7.25ns)   --->   "%add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 376 'fadd' 'add_9' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 377 [2/5] (7.25ns)   --->   "%add_s = fadd i32 %wy_sum_load_11, i32 %mul_s" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 377 'fadd' 'add_s' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 378 [1/5] (7.25ns)   --->   "%add = fadd i32 %wy_sum_load_1, i32 %mul" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 378 'fadd' 'add' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [1/5] (7.25ns)   --->   "%add_s = fadd i32 %wy_sum_load_11, i32 %mul_s" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 379 'fadd' 'add_s' <Predicate = (!icmp_ln26)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 380 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_6, i4 %wy_sum_addr_8" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 380 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 381 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_7, i4 %wy_sum_addr_9" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 381 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_25 : Operation 382 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_8, i4 %wy_sum_addr_10" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 382 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 383 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_9, i4 %wy_sum_addr_11" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 383 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_26 : Operation 384 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add_s, i4 %wy_sum_addr_12" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 384 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 385 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0" [neural_network_hls_ar/feedforward.cpp:21]   --->   Operation 385 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [neural_network_hls_ar/feedforward.cpp:21]   --->   Operation 386 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %add, i4 %wy_sum_addr_2" [neural_network_hls_ar/feedforward.cpp:29]   --->   Operation 387 'store' 'store_ln29' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_27 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 388 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 28 <SV = 6> <Delay = 1.58>
ST_28 : Operation 389 [1/1] (1.58ns)   --->   "%br_ln33 = br void %.preheader" [neural_network_hls_ar/feedforward.cpp:33]   --->   Operation 389 'br' 'br_ln33' <Predicate = true> <Delay = 1.58>

State 29 <SV = 7> <Delay = 2.32>
ST_29 : Operation 390 [1/1] (0.00ns)   --->   "%o = phi i5 %add_ln33, void %.split2, i5 0, void %.preheader.preheader" [neural_network_hls_ar/feedforward.cpp:33]   --->   Operation 390 'phi' 'o' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 391 [1/1] (1.78ns)   --->   "%add_ln33 = add i5 %o, i5 1" [neural_network_hls_ar/feedforward.cpp:33]   --->   Operation 391 'add' 'add_ln33' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 392 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp_eq  i5 %o, i5 16" [neural_network_hls_ar/feedforward.cpp:33]   --->   Operation 392 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 393 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %.split2, void" [neural_network_hls_ar/feedforward.cpp:33]   --->   Operation 394 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i5 %o" [neural_network_hls_ar/feedforward.cpp:33]   --->   Operation 395 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (0.00ns)   --->   "%wy_sum_addr_1 = getelementptr i32 %wy_sum, i64 0, i64 %zext_ln33" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 396 'getelementptr' 'wy_sum_addr_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 397 [2/2] (2.32ns)   --->   "%wy_sum_load = load i4 %wy_sum_addr_1" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 397 'load' 'wy_sum_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%b1_addr = getelementptr i32 %b1, i64 0, i64 %zext_ln33" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 398 'getelementptr' 'b1_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 399 [2/2] (2.32ns)   --->   "%b1_load = load i4 %b1_addr" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 399 'load' 'b1_load' <Predicate = (!icmp_ln33)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 30 <SV = 8> <Delay = 2.32>
ST_30 : Operation 400 [1/2] (2.32ns)   --->   "%wy_sum_load = load i4 %wy_sum_addr_1" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 400 'load' 'wy_sum_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_30 : Operation 401 [1/2] (2.32ns)   --->   "%b1_load = load i4 %b1_addr" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 401 'load' 'b1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 31 <SV = 9> <Delay = 8.28>
ST_31 : Operation 402 [5/5] (8.28ns)   --->   "%x_assign = fadd i32 %wy_sum_load, i32 %b1_load" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 402 'fadd' 'x_assign' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 10> <Delay = 7.25>
ST_32 : Operation 403 [4/5] (7.25ns)   --->   "%x_assign = fadd i32 %wy_sum_load, i32 %b1_load" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 403 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 11> <Delay = 7.25>
ST_33 : Operation 404 [3/5] (7.25ns)   --->   "%x_assign = fadd i32 %wy_sum_load, i32 %b1_load" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 404 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 12> <Delay = 7.25>
ST_34 : Operation 405 [2/5] (7.25ns)   --->   "%x_assign = fadd i32 %wy_sum_load, i32 %b1_load" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 405 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 13> <Delay = 7.25>
ST_35 : Operation 406 [1/5] (7.25ns)   --->   "%x_assign = fadd i32 %wy_sum_load, i32 %b1_load" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 406 'fadd' 'x_assign' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 14> <Delay = 5.43>
ST_36 : Operation 407 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %x_assign, i32 0" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 407 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 6.40>
ST_37 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln9 = bitcast i32 %x_assign" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 408 'bitcast' 'bitcast_ln9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln9, i32 23, i32 30" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 409 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln9 = trunc i32 %bitcast_ln9" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 410 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 411 [1/1] (1.55ns)   --->   "%icmp_ln9 = icmp_ne  i8 %tmp_1, i8 255" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 411 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 412 [1/1] (2.44ns)   --->   "%icmp_ln9_1 = icmp_eq  i23 %trunc_ln9, i23 0" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 412 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln9)   --->   "%or_ln9 = or i1 %icmp_ln9_1, i1 %icmp_ln9" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 413 'or' 'or_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 414 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %x_assign, i32 0" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 414 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln9)   --->   "%and_ln9 = and i1 %or_ln9, i1 %tmp_2" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 415 'and' 'and_ln9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 416 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln9 = select i1 %and_ln9, i32 0, i32 %x_assign" [neural_network_hls_ar/feedforward.cpp:9]   --->   Operation 416 'select' 'select_ln9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 16> <Delay = 2.32>
ST_38 : Operation 417 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0" [neural_network_hls_ar/feedforward.cpp:21]   --->   Operation 417 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 418 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [neural_network_hls_ar/feedforward.cpp:21]   --->   Operation 418 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%l1y_addr_1 = getelementptr i32 %l1y, i64 0, i64 %zext_ln33" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 419 'getelementptr' 'l1y_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 420 [1/1] (2.32ns)   --->   "%store_ln35 = store i32 %select_ln9, i4 %l1y_addr_1" [neural_network_hls_ar/feedforward.cpp:35]   --->   Operation 420 'store' 'store_ln35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 421 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 39 <SV = 8> <Delay = 2.32>
ST_39 : Operation 422 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 0" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 422 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 423 [2/2] (2.32ns)   --->   "%y_load = load i1 %y_addr" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 423 'load' 'y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 40 <SV = 9> <Delay = 2.32>
ST_40 : Operation 424 [1/2] (2.32ns)   --->   "%y_load = load i1 %y_addr" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 424 'load' 'y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_40 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %y_load" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 425 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 426 [1/1] (1.58ns)   --->   "%br_ln39 = br void" [neural_network_hls_ar/feedforward.cpp:39]   --->   Operation 426 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 41 <SV = 10> <Delay = 2.32>
ST_41 : Operation 427 [1/1] (0.00ns)   --->   "%i_1 = phi i5 %add_ln39, void %.split, i5 0, void" [neural_network_hls_ar/feedforward.cpp:39]   --->   Operation 427 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 428 [1/1] (0.00ns)   --->   "%empty_20 = phi i32 %add3, void %.split, i32 %bitcast_ln41, void" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 428 'phi' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/1] (1.78ns)   --->   "%add_ln39 = add i5 %i_1, i5 1" [neural_network_hls_ar/feedforward.cpp:39]   --->   Operation 429 'add' 'add_ln39' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 430 [1/1] (1.36ns)   --->   "%icmp_ln39 = icmp_eq  i5 %i_1, i5 16" [neural_network_hls_ar/feedforward.cpp:39]   --->   Operation 430 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 431 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 431 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split, void" [neural_network_hls_ar/feedforward.cpp:39]   --->   Operation 432 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %i_1" [neural_network_hls_ar/feedforward.cpp:39]   --->   Operation 433 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 434 [1/1] (0.00ns)   --->   "%w2_0_addr = getelementptr i32 %w2_0, i64 0, i64 %zext_ln39" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 434 'getelementptr' 'w2_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 435 [2/2] (2.32ns)   --->   "%w2_0_load = load i4 %w2_0_addr" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 435 'load' 'w2_0_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_41 : Operation 436 [1/1] (0.00ns)   --->   "%l1y_addr_2 = getelementptr i32 %l1y, i64 0, i64 %zext_ln39" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 436 'getelementptr' 'l1y_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 437 [2/2] (2.32ns)   --->   "%l1y_load = load i4 %l1y_addr_2" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 437 'load' 'l1y_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 42 <SV = 11> <Delay = 2.32>
ST_42 : Operation 438 [1/2] (2.32ns)   --->   "%w2_0_load = load i4 %w2_0_addr" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 438 'load' 'w2_0_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_42 : Operation 439 [1/2] (2.32ns)   --->   "%l1y_load = load i4 %l1y_addr_2" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 439 'load' 'l1y_load' <Predicate = (!icmp_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 43 <SV = 12> <Delay = 5.70>
ST_43 : Operation 440 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %w2_0_load, i32 %l1y_load" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 440 'fmul' 'mul1' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 13> <Delay = 5.70>
ST_44 : Operation 441 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %w2_0_load, i32 %l1y_load" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 441 'fmul' 'mul1' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 14> <Delay = 5.70>
ST_45 : Operation 442 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %w2_0_load, i32 %l1y_load" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 442 'fmul' 'mul1' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 15> <Delay = 5.70>
ST_46 : Operation 443 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %w2_0_load, i32 %l1y_load" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 443 'fmul' 'mul1' <Predicate = (!icmp_ln39)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 16> <Delay = 8.28>
ST_47 : Operation 444 [5/5] (8.28ns)   --->   "%add3 = fadd i32 %empty_20, i32 %mul1" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 444 'fadd' 'add3' <Predicate = (!icmp_ln39)> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 17> <Delay = 7.25>
ST_48 : Operation 445 [4/5] (7.25ns)   --->   "%add3 = fadd i32 %empty_20, i32 %mul1" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 445 'fadd' 'add3' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 18> <Delay = 7.25>
ST_49 : Operation 446 [3/5] (7.25ns)   --->   "%add3 = fadd i32 %empty_20, i32 %mul1" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 446 'fadd' 'add3' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 19> <Delay = 7.25>
ST_50 : Operation 447 [2/5] (7.25ns)   --->   "%add3 = fadd i32 %empty_20, i32 %mul1" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 447 'fadd' 'add3' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 20> <Delay = 7.25>
ST_51 : Operation 448 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0" [neural_network_hls_ar/feedforward.cpp:21]   --->   Operation 448 'specpipeline' 'specpipeline_ln21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_51 : Operation 449 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [neural_network_hls_ar/feedforward.cpp:21]   --->   Operation 449 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_51 : Operation 450 [1/5] (7.25ns)   --->   "%add3 = fadd i32 %empty_20, i32 %mul1" [neural_network_hls_ar/feedforward.cpp:41]   --->   Operation 450 'fadd' 'add3' <Predicate = (!icmp_ln39)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 451 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 52 <SV = 11> <Delay = 8.28>
ST_52 : Operation 452 [5/5] (8.28ns)   --->   "%x_assign_1 = fadd i32 %empty_20, i32 0.027281" [neural_network_hls_ar/feedforward.cpp:44]   --->   Operation 452 'fadd' 'x_assign_1' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 12> <Delay = 7.25>
ST_53 : Operation 453 [4/5] (7.25ns)   --->   "%x_assign_1 = fadd i32 %empty_20, i32 0.027281" [neural_network_hls_ar/feedforward.cpp:44]   --->   Operation 453 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 13> <Delay = 7.25>
ST_54 : Operation 454 [3/5] (7.25ns)   --->   "%x_assign_1 = fadd i32 %empty_20, i32 0.027281" [neural_network_hls_ar/feedforward.cpp:44]   --->   Operation 454 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 14> <Delay = 7.25>
ST_55 : Operation 455 [2/5] (7.25ns)   --->   "%x_assign_1 = fadd i32 %empty_20, i32 0.027281" [neural_network_hls_ar/feedforward.cpp:44]   --->   Operation 455 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 15> <Delay = 7.25>
ST_56 : Operation 456 [1/5] (7.25ns)   --->   "%x_assign_1 = fadd i32 %empty_20, i32 0.027281" [neural_network_hls_ar/feedforward.cpp:44]   --->   Operation 456 'fadd' 'x_assign_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 16> <Delay = 0.99>
ST_57 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i32 %x_assign_1" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 457 'bitcast' 'bitcast_ln13' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 458 [1/1] (0.99ns)   --->   "%xor_ln13 = xor i32 %bitcast_ln13, i32 2147483648" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 458 'xor' 'xor_ln13' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 17> <Delay = 7.68>
ST_58 : Operation 459 [1/1] (0.00ns)   --->   "%bitcast_ln13_1 = bitcast i32 %xor_ln13" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 459 'bitcast' 'bitcast_ln13_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 460 [9/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 460 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 18> <Delay = 7.68>
ST_59 : Operation 461 [8/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 461 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 19> <Delay = 7.68>
ST_60 : Operation 462 [7/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 462 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 20> <Delay = 7.68>
ST_61 : Operation 463 [6/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 463 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 21> <Delay = 7.68>
ST_62 : Operation 464 [5/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 464 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 22> <Delay = 7.68>
ST_63 : Operation 465 [4/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 465 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 23> <Delay = 7.68>
ST_64 : Operation 466 [3/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 466 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 24> <Delay = 7.68>
ST_65 : Operation 467 [2/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 467 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 25> <Delay = 7.68>
ST_66 : Operation 468 [1/9] (7.68ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 468 'fexp' 'tmp' <Predicate = true> <Delay = 7.68> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 26> <Delay = 8.28>
ST_67 : Operation 469 [5/5] (8.28ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 469 'fadd' 'add_i' <Predicate = true> <Delay = 8.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 27> <Delay = 7.25>
ST_68 : Operation 470 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 470 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 28> <Delay = 7.25>
ST_69 : Operation 471 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 471 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 29> <Delay = 7.25>
ST_70 : Operation 472 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 472 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 30> <Delay = 7.25>
ST_71 : Operation 473 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %tmp, i32 1" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 473 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 31> <Delay = 6.07>
ST_72 : Operation 474 [16/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 474 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 32> <Delay = 6.07>
ST_73 : Operation 475 [15/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 475 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 33> <Delay = 6.07>
ST_74 : Operation 476 [14/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 476 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 34> <Delay = 6.07>
ST_75 : Operation 477 [13/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 477 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 35> <Delay = 6.07>
ST_76 : Operation 478 [12/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 478 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 36> <Delay = 6.07>
ST_77 : Operation 479 [11/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 479 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 37> <Delay = 6.07>
ST_78 : Operation 480 [10/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 480 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 38> <Delay = 6.07>
ST_79 : Operation 481 [9/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 481 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 39> <Delay = 6.07>
ST_80 : Operation 482 [8/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 482 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 40> <Delay = 6.07>
ST_81 : Operation 483 [7/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 483 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 41> <Delay = 6.07>
ST_82 : Operation 484 [6/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 484 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 42> <Delay = 6.07>
ST_83 : Operation 485 [5/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 485 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 43> <Delay = 6.07>
ST_84 : Operation 486 [4/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 486 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 44> <Delay = 6.07>
ST_85 : Operation 487 [3/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 487 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 45> <Delay = 6.07>
ST_86 : Operation 488 [2/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 488 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 46> <Delay = 6.07>
ST_87 : Operation 489 [1/16] (6.07ns)   --->   "%div_i = fdiv i32 1, i32 %add_i" [neural_network_hls_ar/feedforward.cpp:13]   --->   Operation 489 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 47> <Delay = 2.32>
ST_88 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln44 = bitcast i32 %div_i" [neural_network_hls_ar/feedforward.cpp:44]   --->   Operation 490 'bitcast' 'bitcast_ln44' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 491 [1/1] (2.32ns)   --->   "%store_ln44 = store i32 %bitcast_ln44, i1 %y_addr" [neural_network_hls_ar/feedforward.cpp:44]   --->   Operation 491 'store' 'store_ln44' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_88 : Operation 492 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [neural_network_hls_ar/feedforward.cpp:45]   --->   Operation 492 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=bram:ce=0
Port [ w1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w1_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l1y               (alloca           ) [ 00111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
wy_sum            (alloca           ) [ 00111111111111111111111111111111111111100000000000000000000000000000000000000000000000000]
br_ln22           (br               ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty             (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_12          (add              ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond199       (icmp             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_13          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l1y_addr          (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_14          (phi              ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_15          (add              ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond188       (icmp             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_16          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_2     (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_3     (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_4     (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_5     (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_6     (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_7     (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_8     (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_9     (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_10    (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_11    (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_12    (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_13    (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_14    (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_15    (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_16    (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
wy_sum_addr_17    (getelementptr    ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
br_ln26           (br               ) [ 00000111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
i                 (phi              ) [ 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln26          (add              ) [ 00000111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
icmp_ln26         (icmp             ) [ 00000011111111111111111111110000000000000000000000000000000000000000000000000000000000000]
empty_17          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln26           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_addr            (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_0_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_1_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_2_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_3_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_4_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_5_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_6_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_7_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_8_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_9_addr         (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_10_addr        (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_11_addr        (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_12_addr        (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_13_addr        (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_14_addr        (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_15_addr        (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_load            (load             ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_0_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_1_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_2_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_3_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_4_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_5_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_6_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_7_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_8_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_9_load         (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_10_load        (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_11_load        (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_12_load        (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_13_load        (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
w1_14_load        (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_15    (load             ) [ 00000000111111111000000000000000000000000000000000000000000000000000000000000000000000000]
w1_15_load        (load             ) [ 00000000111100000000000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_16    (load             ) [ 00000000111111111000000000000000000000000000000000000000000000000000000000000000000000000]
empty_18          (bitcast          ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_13    (load             ) [ 00000000011111111000000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_14    (load             ) [ 00000000011111111000000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_12    (load             ) [ 00000000001111111000000000000000000000000000000000000000000000000000000000000000000000000]
mul               (fmul             ) [ 00000010000011111111111000000000000000000000000000000000000000000000000000000000000000000]
mul_1             (fmul             ) [ 00000000000011111100000000000000000000000000000000000000000000000000000000000000000000000]
mul_2             (fmul             ) [ 00000000000011111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_3             (fmul             ) [ 00000000000011111110000000000000000000000000000000000000000000000000000000000000000000000]
mul_4             (fmul             ) [ 00000000000011111111000000000000000000000000000000000000000000000000000000000000000000000]
mul_5             (fmul             ) [ 00000000000011111111000000000000000000000000000000000000000000000000000000000000000000000]
mul_6             (fmul             ) [ 00000000000011111111100000000000000000000000000000000000000000000000000000000000000000000]
mul_7             (fmul             ) [ 00000000000011111111100000000000000000000000000000000000000000000000000000000000000000000]
mul_8             (fmul             ) [ 00000000000011111111110000000000000000000000000000000000000000000000000000000000000000000]
mul_9             (fmul             ) [ 00000000000011111111110000000000000000000000000000000000000000000000000000000000000000000]
mul_s             (fmul             ) [ 00000010000011111111111000000000000000000000000000000000000000000000000000000000000000000]
mul_10            (fmul             ) [ 00000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
mul_11            (fmul             ) [ 00000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
mul_12            (fmul             ) [ 00000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
mul_13            (fmul             ) [ 00000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
mul_14            (fmul             ) [ 00000000000011111000000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_2     (load             ) [ 00000000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_3     (load             ) [ 00000000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_4     (load             ) [ 00000000000000111110000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_5     (load             ) [ 00000000000000011111000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_6     (load             ) [ 00000000000000011111000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_7     (load             ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_8     (load             ) [ 00000000000000001111100000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_9     (load             ) [ 00000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_10    (load             ) [ 00000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
add_10            (fadd             ) [ 00000000000000000111000000000000000000000000000000000000000000000000000000000000000000000]
add_11            (fadd             ) [ 00000000000000000110000000000000000000000000000000000000000000000000000000000000000000000]
add_12            (fadd             ) [ 00000000000000000110000000000000000000000000000000000000000000000000000000000000000000000]
add_13            (fadd             ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
add_14            (fadd             ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_1     (load             ) [ 00000010000000000011111000000000000000000000000000000000000000000000000000000000000000000]
add_1             (fadd             ) [ 00000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
wy_sum_load_11    (load             ) [ 00000010000000000011111000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_2             (fadd             ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
add_3             (fadd             ) [ 00000000000000000001100000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_4             (fadd             ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
add_5             (fadd             ) [ 00000000000000000000110000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_6             (fadd             ) [ 00000011100000000000011110000000000000000000000000000000000000000000000000000000000000000]
add_7             (fadd             ) [ 00000011110000000000011111000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_8             (fadd             ) [ 00000011110000000000001111000000000000000000000000000000000000000000000000000000000000000]
add_9             (fadd             ) [ 00000011111000000000001111100000000000000000000000000000000000000000000000000000000000000]
add               (fadd             ) [ 00000001111100000000000111110000000000000000000000000000000000000000000000000000000000000]
add_s             (fadd             ) [ 00000001111000000000000111100000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln21 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln21 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln29        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000111111111111111111111110000000000000000000000000000000000000000000000000000000000000]
br_ln33           (br               ) [ 00000000000000000000000000001111111111100000000000000000000000000000000000000000000000000]
o                 (phi              ) [ 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000]
add_ln33          (add              ) [ 00000000000000000000000000001111111111100000000000000000000000000000000000000000000000000]
icmp_ln33         (icmp             ) [ 00000000000000000000000000000111111111100000000000000000000000000000000000000000000000000]
empty_19          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln33           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln33         (zext             ) [ 00000000000000000000000000000011111111100000000000000000000000000000000000000000000000000]
wy_sum_addr_1     (getelementptr    ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
b1_addr           (getelementptr    ) [ 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000]
wy_sum_load       (load             ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
b1_load           (load             ) [ 00000000000000000000000000000001111100000000000000000000000000000000000000000000000000000]
x_assign          (fadd             ) [ 00000000000000000000000000000000000011000000000000000000000000000000000000000000000000000]
bitcast_ln9       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln9         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln9_1        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln9            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln9           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln9        (select           ) [ 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
specpipeline_ln21 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln21 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
l1y_addr_1        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln35        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000001111111111100000000000000000000000000000000000000000000000000]
y_addr            (getelementptr    ) [ 00000000000000000000000000000000000000001111111111111111111111111111111111111111111111111]
y_load            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln41      (bitcast          ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000000000000]
br_ln39           (br               ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000000000000]
i_1               (phi              ) [ 00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000]
empty_20          (phi              ) [ 00000000000000000000000000000000000000000111111111111111100000000000000000000000000000000]
add_ln39          (add              ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000000000000]
icmp_ln39         (icmp             ) [ 00000000000000000000000000000000000000000111111111110000000000000000000000000000000000000]
empty_21          (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln39           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
w2_0_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
l1y_addr_2        (getelementptr    ) [ 00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000]
w2_0_load         (load             ) [ 00000000000000000000000000000000000000000001111000000000000000000000000000000000000000000]
l1y_load          (load             ) [ 00000000000000000000000000000000000000000001111000000000000000000000000000000000000000000]
mul1              (fmul             ) [ 00000000000000000000000000000000000000000100000111110000000000000000000000000000000000000]
specpipeline_ln21 (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln21 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add3              (fadd             ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000000000000000001111111111110000000000000000000000000000000000000]
x_assign_1        (fadd             ) [ 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000]
bitcast_ln13      (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln13          (xor              ) [ 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000]
bitcast_ln13_1    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000111111110000000000000000000000]
tmp               (fexp             ) [ 00000000000000000000000000000000000000000000000000000000000000000001111100000000000000000]
add_i             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111111111111110]
div_i             (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
bitcast_ln44      (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44        (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln45          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w1_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w1_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w1_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w1_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w1_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w1_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w1_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="w1_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w1_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="w1_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w1_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="w1_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w1_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="w1_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="b1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w2_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="l1y_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l1y/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="wy_sum_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wy_sum/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="l1y_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l1y_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/2 store_ln35/38 l1y_load/41 "/>
</bind>
</comp>

<comp id="165" class="1004" name="wy_sum_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="0"/>
<pin id="498" dir="0" index="4" bw="4" slack="1"/>
<pin id="499" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="1"/>
<pin id="501" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/4 wy_sum_load_15/6 wy_sum_load_16/6 wy_sum_load_13/7 wy_sum_load_14/7 wy_sum_load_12/8 wy_sum_load_2/11 wy_sum_load_3/12 wy_sum_load_4/12 wy_sum_load_5/13 wy_sum_load_6/13 wy_sum_load_7/14 wy_sum_load_8/14 wy_sum_load_9/15 wy_sum_load_10/15 wy_sum_load_1/16 wy_sum_load_11/16 store_ln29/17 store_ln29/17 store_ln29/18 store_ln29/18 store_ln29/19 store_ln29/19 store_ln29/20 store_ln29/20 store_ln29/21 store_ln29/21 store_ln29/24 store_ln29/25 store_ln29/25 store_ln29/26 store_ln29/26 store_ln29/27 wy_sum_load/29 "/>
</bind>
</comp>

<comp id="178" class="1004" name="wy_sum_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_2/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="wy_sum_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_3/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="wy_sum_addr_4_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_4/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="wy_sum_addr_5_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="1" index="3" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_5/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="wy_sum_addr_6_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_6/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="wy_sum_addr_7_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_7/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="wy_sum_addr_8_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_8/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="wy_sum_addr_9_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_9/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="wy_sum_addr_10_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_10/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="wy_sum_addr_11_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_11/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="wy_sum_addr_12_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="5" slack="0"/>
<pin id="252" dir="1" index="3" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_12/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="wy_sum_addr_13_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_13/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="wy_sum_addr_14_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_14/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="wy_sum_addr_15_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_15/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="wy_sum_addr_16_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_16/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="wy_sum_addr_17_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_17/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_access_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="w1_0_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="4" slack="0"/>
<pin id="307" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_0_addr/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_access_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_0_load/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="w1_1_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_1_addr/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_1_load/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="w1_2_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_2_addr/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_2_load/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="w1_3_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="4" slack="0"/>
<pin id="346" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_3_addr/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_3_load/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="w1_4_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="4" slack="0"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_4_addr/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_access_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="366" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_4_load/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="w1_5_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_5_addr/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_5_load/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="w1_6_addr_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="4" slack="0"/>
<pin id="385" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_6_addr/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_6_load/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="w1_7_addr_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_7_addr/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_7_load/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="w1_8_addr_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="4" slack="0"/>
<pin id="411" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_8_addr/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_8_load/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="w1_9_addr_gep_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_9_addr/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_access_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="431" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_9_load/6 "/>
</bind>
</comp>

<comp id="433" class="1004" name="w1_10_addr_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="4" slack="0"/>
<pin id="437" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_10_addr/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_10_load/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="w1_11_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_11_addr/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_access_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="456" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_11_load/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="w1_12_addr_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_12_addr/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="grp_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="4" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_12_load/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="w1_13_addr_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="4" slack="0"/>
<pin id="476" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_13_addr/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_13_load/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="w1_14_addr_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="4" slack="0"/>
<pin id="489" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_14_addr/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_14_load/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="w1_15_addr_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="4" slack="0"/>
<pin id="506" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w1_15_addr/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_access_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w1_15_load/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="wy_sum_addr_1_gep_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="5" slack="0"/>
<pin id="519" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wy_sum_addr_1/29 "/>
</bind>
</comp>

<comp id="522" class="1004" name="b1_addr_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="5" slack="0"/>
<pin id="526" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b1_addr/29 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="4" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b1_load/29 "/>
</bind>
</comp>

<comp id="535" class="1004" name="l1y_addr_1_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="5" slack="9"/>
<pin id="539" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l1y_addr_1/38 "/>
</bind>
</comp>

<comp id="542" class="1004" name="y_addr_gep_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/39 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_access_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="y_load/39 store_ln44/88 "/>
</bind>
</comp>

<comp id="556" class="1004" name="w2_0_addr_gep_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="5" slack="0"/>
<pin id="560" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_0_addr/41 "/>
</bind>
</comp>

<comp id="563" class="1004" name="grp_access_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="4" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="567" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_0_load/41 "/>
</bind>
</comp>

<comp id="569" class="1004" name="l1y_addr_2_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="5" slack="0"/>
<pin id="573" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l1y_addr_2/41 "/>
</bind>
</comp>

<comp id="576" class="1005" name="empty_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="1"/>
<pin id="578" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="580" class="1004" name="empty_phi_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="5" slack="0"/>
<pin id="584" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="585" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="empty_14_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="1"/>
<pin id="589" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 (phireg) "/>
</bind>
</comp>

<comp id="591" class="1004" name="empty_14_phi_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="594" dir="0" index="2" bw="1" slack="1"/>
<pin id="595" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_14/4 "/>
</bind>
</comp>

<comp id="598" class="1005" name="i_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="1"/>
<pin id="600" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="602" class="1004" name="i_phi_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="1" slack="1"/>
<pin id="606" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="607" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="609" class="1005" name="o_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="1"/>
<pin id="611" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="o (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="o_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="1" slack="1"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="o/29 "/>
</bind>
</comp>

<comp id="620" class="1005" name="i_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="5" slack="1"/>
<pin id="622" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="624" class="1004" name="i_1_phi_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="0"/>
<pin id="626" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="2" bw="1" slack="1"/>
<pin id="628" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/41 "/>
</bind>
</comp>

<comp id="631" class="1005" name="empty_20_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 (phireg) "/>
</bind>
</comp>

<comp id="634" class="1004" name="empty_20_phi_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="32" slack="1"/>
<pin id="638" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="639" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_20/41 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_10/12 add_1/13 add_2/14 add_4/15 add_6/16 add_8/17 add/18 x_assign/31 add3/47 x_assign_1/52 add_i/67 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="0" index="1" bw="32" slack="1"/>
<pin id="648" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_11/12 add_3/14 add_5/15 add_7/16 add_9/17 add_s/18 "/>
</bind>
</comp>

<comp id="649" class="1004" name="grp_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="4"/>
<pin id="651" dir="0" index="1" bw="32" slack="1"/>
<pin id="652" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_12/12 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="5"/>
<pin id="655" dir="0" index="1" bw="32" slack="1"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_13/12 "/>
</bind>
</comp>

<comp id="657" class="1004" name="grp_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="5"/>
<pin id="659" dir="0" index="1" bw="32" slack="1"/>
<pin id="660" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_14/12 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 mul1/43 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="0" index="1" bw="32" slack="0"/>
<pin id="675" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2/8 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_3/8 "/>
</bind>
</comp>

<comp id="680" class="1004" name="grp_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_4/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_5/8 "/>
</bind>
</comp>

<comp id="688" class="1004" name="grp_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_6/8 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_7/8 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_8/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="grp_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="0" index="1" bw="32" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_9/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="grp_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_s/8 "/>
</bind>
</comp>

<comp id="708" class="1004" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_10/8 "/>
</bind>
</comp>

<comp id="712" class="1004" name="grp_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_11/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="1"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_12/8 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_13/8 "/>
</bind>
</comp>

<comp id="724" class="1004" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_14/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="1"/>
<pin id="731" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i/72 "/>
</bind>
</comp>

<comp id="733" class="1004" name="grp_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="0" index="1" bw="32" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/36 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/58 "/>
</bind>
</comp>

<comp id="743" class="1005" name="reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_15 wy_sum_load_9 wy_sum_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_16 wy_sum_load_10 "/>
</bind>
</comp>

<comp id="757" class="1005" name="reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_13 wy_sum_load_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_14 wy_sum_load_11 "/>
</bind>
</comp>

<comp id="769" class="1005" name="reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul mul1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_10 add_4 add_8 x_assign add3 x_assign_1 add_i "/>
</bind>
</comp>

<comp id="783" class="1005" name="reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="2"/>
<pin id="785" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_11 add_3 add_7 "/>
</bind>
</comp>

<comp id="789" class="1005" name="reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="2"/>
<pin id="791" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_1 add_6 "/>
</bind>
</comp>

<comp id="795" class="1005" name="reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="2"/>
<pin id="797" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_2 add "/>
</bind>
</comp>

<comp id="801" class="1005" name="reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="2"/>
<pin id="803" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_5 add_9 "/>
</bind>
</comp>

<comp id="807" class="1004" name="empty_12_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="5" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_12/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="exitcond199_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="0"/>
<pin id="815" dir="0" index="1" bw="5" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond199/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_cast_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="empty_15_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="5" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_15/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="exitcond188_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="0" index="1" bw="5" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond188/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_cast1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="0"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast1/4 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln26_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="icmp_ln26_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="0"/>
<pin id="849" dir="0" index="1" bw="4" slack="0"/>
<pin id="850" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln26_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="empty_18_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_18/8 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln33_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/29 "/>
</bind>
</comp>

<comp id="899" class="1004" name="icmp_ln33_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="0"/>
<pin id="901" dir="0" index="1" bw="5" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/29 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln33_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="5" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/29 "/>
</bind>
</comp>

<comp id="911" class="1004" name="bitcast_ln9_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="2"/>
<pin id="913" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln9/37 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="6" slack="0"/>
<pin id="919" dir="0" index="3" bw="6" slack="0"/>
<pin id="920" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/37 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln9_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/37 "/>
</bind>
</comp>

<comp id="929" class="1004" name="icmp_ln9_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="0" index="1" bw="8" slack="0"/>
<pin id="932" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/37 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp_ln9_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="23" slack="0"/>
<pin id="937" dir="0" index="1" bw="23" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/37 "/>
</bind>
</comp>

<comp id="941" class="1004" name="or_ln9_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln9/37 "/>
</bind>
</comp>

<comp id="947" class="1004" name="and_ln9_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln9/37 "/>
</bind>
</comp>

<comp id="953" class="1004" name="select_ln9_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="0"/>
<pin id="956" dir="0" index="2" bw="32" slack="2"/>
<pin id="957" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/37 "/>
</bind>
</comp>

<comp id="961" class="1004" name="bitcast_ln41_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/40 "/>
</bind>
</comp>

<comp id="965" class="1004" name="add_ln39_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/41 "/>
</bind>
</comp>

<comp id="971" class="1004" name="icmp_ln39_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="5" slack="0"/>
<pin id="973" dir="0" index="1" bw="5" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/41 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln39_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="5" slack="0"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/41 "/>
</bind>
</comp>

<comp id="983" class="1004" name="bitcast_ln13_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/57 "/>
</bind>
</comp>

<comp id="987" class="1004" name="xor_ln13_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="0"/>
<pin id="990" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/57 "/>
</bind>
</comp>

<comp id="993" class="1004" name="bitcast_ln13_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="32" slack="1"/>
<pin id="995" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13_1/58 "/>
</bind>
</comp>

<comp id="997" class="1004" name="bitcast_ln44_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="32" slack="1"/>
<pin id="999" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln44/88 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="empty_12_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="0"/>
<pin id="1003" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="empty_15_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="5" slack="0"/>
<pin id="1011" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="wy_sum_addr_2_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="4" slack="11"/>
<pin id="1019" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="wy_sum_addr_2 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="wy_sum_addr_3_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="4" slack="6"/>
<pin id="1025" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="wy_sum_addr_3 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="wy_sum_addr_4_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="4" slack="7"/>
<pin id="1030" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="wy_sum_addr_4 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="wy_sum_addr_5_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="4" slack="7"/>
<pin id="1035" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="wy_sum_addr_5 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="wy_sum_addr_6_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="8"/>
<pin id="1040" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="wy_sum_addr_6 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="wy_sum_addr_7_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="8"/>
<pin id="1045" dir="1" index="1" bw="4" slack="8"/>
</pin_list>
<bind>
<opset="wy_sum_addr_7 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="wy_sum_addr_8_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="4" slack="9"/>
<pin id="1050" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="wy_sum_addr_8 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="wy_sum_addr_9_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="4" slack="9"/>
<pin id="1056" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="wy_sum_addr_9 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="wy_sum_addr_10_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="4" slack="10"/>
<pin id="1062" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="wy_sum_addr_10 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="wy_sum_addr_11_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="4" slack="10"/>
<pin id="1068" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="wy_sum_addr_11 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="wy_sum_addr_12_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="4" slack="11"/>
<pin id="1074" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="wy_sum_addr_12 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="wy_sum_addr_13_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="3"/>
<pin id="1079" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="wy_sum_addr_13 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="wy_sum_addr_14_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="4" slack="2"/>
<pin id="1085" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="wy_sum_addr_14 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="wy_sum_addr_15_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="4" slack="2"/>
<pin id="1090" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="wy_sum_addr_15 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="wy_sum_addr_16_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="4" slack="1"/>
<pin id="1095" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_addr_16 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="wy_sum_addr_17_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="4" slack="1"/>
<pin id="1101" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_addr_17 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="add_ln26_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="0"/>
<pin id="1107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="icmp_ln26_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="1"/>
<pin id="1112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="x_addr_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="4" slack="1"/>
<pin id="1116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="1119" class="1005" name="w1_0_addr_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="4" slack="1"/>
<pin id="1121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_0_addr "/>
</bind>
</comp>

<comp id="1124" class="1005" name="w1_1_addr_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="4" slack="1"/>
<pin id="1126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_1_addr "/>
</bind>
</comp>

<comp id="1129" class="1005" name="w1_2_addr_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="4" slack="1"/>
<pin id="1131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_2_addr "/>
</bind>
</comp>

<comp id="1134" class="1005" name="w1_3_addr_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="1"/>
<pin id="1136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_3_addr "/>
</bind>
</comp>

<comp id="1139" class="1005" name="w1_4_addr_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="4" slack="1"/>
<pin id="1141" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_4_addr "/>
</bind>
</comp>

<comp id="1144" class="1005" name="w1_5_addr_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="4" slack="1"/>
<pin id="1146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_5_addr "/>
</bind>
</comp>

<comp id="1149" class="1005" name="w1_6_addr_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="4" slack="1"/>
<pin id="1151" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_6_addr "/>
</bind>
</comp>

<comp id="1154" class="1005" name="w1_7_addr_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="4" slack="1"/>
<pin id="1156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_7_addr "/>
</bind>
</comp>

<comp id="1159" class="1005" name="w1_8_addr_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="4" slack="1"/>
<pin id="1161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_8_addr "/>
</bind>
</comp>

<comp id="1164" class="1005" name="w1_9_addr_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="4" slack="1"/>
<pin id="1166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_9_addr "/>
</bind>
</comp>

<comp id="1169" class="1005" name="w1_10_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="4" slack="1"/>
<pin id="1171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_10_addr "/>
</bind>
</comp>

<comp id="1174" class="1005" name="w1_11_addr_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="4" slack="1"/>
<pin id="1176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_11_addr "/>
</bind>
</comp>

<comp id="1179" class="1005" name="w1_12_addr_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="4" slack="1"/>
<pin id="1181" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_12_addr "/>
</bind>
</comp>

<comp id="1184" class="1005" name="w1_13_addr_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="4" slack="1"/>
<pin id="1186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_13_addr "/>
</bind>
</comp>

<comp id="1189" class="1005" name="w1_14_addr_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="4" slack="1"/>
<pin id="1191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_14_addr "/>
</bind>
</comp>

<comp id="1194" class="1005" name="w1_15_addr_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="4" slack="1"/>
<pin id="1196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w1_15_addr "/>
</bind>
</comp>

<comp id="1199" class="1005" name="x_load_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_load "/>
</bind>
</comp>

<comp id="1204" class="1005" name="w1_0_load_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="32" slack="1"/>
<pin id="1206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_0_load "/>
</bind>
</comp>

<comp id="1209" class="1005" name="w1_1_load_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="1"/>
<pin id="1211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_1_load "/>
</bind>
</comp>

<comp id="1214" class="1005" name="w1_2_load_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="1"/>
<pin id="1216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_2_load "/>
</bind>
</comp>

<comp id="1219" class="1005" name="w1_3_load_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_3_load "/>
</bind>
</comp>

<comp id="1224" class="1005" name="w1_4_load_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="1"/>
<pin id="1226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_4_load "/>
</bind>
</comp>

<comp id="1229" class="1005" name="w1_5_load_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_5_load "/>
</bind>
</comp>

<comp id="1234" class="1005" name="w1_6_load_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_6_load "/>
</bind>
</comp>

<comp id="1239" class="1005" name="w1_7_load_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="1"/>
<pin id="1241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_7_load "/>
</bind>
</comp>

<comp id="1244" class="1005" name="w1_8_load_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_8_load "/>
</bind>
</comp>

<comp id="1249" class="1005" name="w1_9_load_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_9_load "/>
</bind>
</comp>

<comp id="1254" class="1005" name="w1_10_load_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_10_load "/>
</bind>
</comp>

<comp id="1259" class="1005" name="w1_11_load_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="32" slack="1"/>
<pin id="1261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_11_load "/>
</bind>
</comp>

<comp id="1264" class="1005" name="w1_12_load_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_12_load "/>
</bind>
</comp>

<comp id="1269" class="1005" name="w1_13_load_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="1"/>
<pin id="1271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_13_load "/>
</bind>
</comp>

<comp id="1274" class="1005" name="w1_14_load_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="32" slack="1"/>
<pin id="1276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_14_load "/>
</bind>
</comp>

<comp id="1279" class="1005" name="w1_15_load_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="1"/>
<pin id="1281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w1_15_load "/>
</bind>
</comp>

<comp id="1284" class="1005" name="empty_18_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="32" slack="1"/>
<pin id="1286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="wy_sum_load_12_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="32" slack="3"/>
<pin id="1306" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wy_sum_load_12 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="mul_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="2"/>
<pin id="1311" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="mul_2_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="3"/>
<pin id="1316" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="mul_3_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="3"/>
<pin id="1321" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="mul_4_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="4"/>
<pin id="1326" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_4 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="mul_5_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="4"/>
<pin id="1331" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_5 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="mul_6_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="5"/>
<pin id="1336" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_6 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="mul_7_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="32" slack="5"/>
<pin id="1341" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_7 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="mul_8_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="32" slack="6"/>
<pin id="1346" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="mul_8 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="mul_9_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="6"/>
<pin id="1351" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="mul_9 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="mul_s_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="7"/>
<pin id="1356" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_s "/>
</bind>
</comp>

<comp id="1359" class="1005" name="mul_10_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="32" slack="1"/>
<pin id="1361" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_10 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="mul_11_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="1"/>
<pin id="1366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_11 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="mul_12_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="32" slack="1"/>
<pin id="1371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_12 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="mul_13_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="32" slack="1"/>
<pin id="1376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_13 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="mul_14_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="1"/>
<pin id="1381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_14 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="wy_sum_load_2_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="32" slack="1"/>
<pin id="1386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_2 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="wy_sum_load_3_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="1"/>
<pin id="1391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_3 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="wy_sum_load_4_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_4 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="wy_sum_load_5_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="32" slack="1"/>
<pin id="1401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_5 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="wy_sum_load_6_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="1"/>
<pin id="1406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_6 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="wy_sum_load_7_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="1"/>
<pin id="1411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_7 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="wy_sum_load_8_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="1"/>
<pin id="1416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_load_8 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="add_12_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="2"/>
<pin id="1421" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_12 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="add_13_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="1"/>
<pin id="1426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_13 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="add_14_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="1"/>
<pin id="1431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_14 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="add_s_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="32" slack="4"/>
<pin id="1436" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_s "/>
</bind>
</comp>

<comp id="1439" class="1005" name="add_ln33_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="5" slack="0"/>
<pin id="1441" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="zext_ln33_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="64" slack="9"/>
<pin id="1449" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="wy_sum_addr_1_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="4" slack="1"/>
<pin id="1454" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="wy_sum_addr_1 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="b1_addr_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="4" slack="1"/>
<pin id="1459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b1_addr "/>
</bind>
</comp>

<comp id="1462" class="1005" name="b1_load_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="32" slack="1"/>
<pin id="1464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1_load "/>
</bind>
</comp>

<comp id="1467" class="1005" name="select_ln9_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="32" slack="1"/>
<pin id="1469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="y_addr_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="1"/>
<pin id="1474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="y_addr "/>
</bind>
</comp>

<comp id="1477" class="1005" name="bitcast_ln41_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="32" slack="1"/>
<pin id="1479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln41 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="add_ln39_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="5" slack="0"/>
<pin id="1484" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="icmp_ln39_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="1" slack="1"/>
<pin id="1489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="w2_0_addr_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="4" slack="1"/>
<pin id="1493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w2_0_addr "/>
</bind>
</comp>

<comp id="1496" class="1005" name="l1y_addr_2_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="4" slack="1"/>
<pin id="1498" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="l1y_addr_2 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="w2_0_load_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w2_0_load "/>
</bind>
</comp>

<comp id="1506" class="1005" name="l1y_load_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l1y_load "/>
</bind>
</comp>

<comp id="1511" class="1005" name="xor_ln13_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln13 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="bitcast_ln13_1_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln13_1 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="tmp_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1526" class="1005" name="div_i_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="60" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="78" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="78" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="80" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="184"><net_src comp="78" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="78" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="78" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="198"><net_src comp="82" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="78" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="84" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="78" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="86" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="88" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="78" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="226"><net_src comp="90" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="92" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="239"><net_src comp="78" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="94" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="246"><net_src comp="78" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="96" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="253"><net_src comp="78" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="254"><net_src comp="98" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="100" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="78" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="102" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="78" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="104" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="78" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="282"><net_src comp="106" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="78" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="108" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="308"><net_src comp="4" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="78" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="78" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="8" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="78" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="12" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="78" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="14" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="78" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="368" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="381" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="78" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="394" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="20" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="78" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="407" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="22" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="78" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="433" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="451"><net_src comp="26" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="78" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="446" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="464"><net_src comp="28" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="78" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="459" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="78" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="472" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="32" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="78" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="485" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="502" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="78" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="521"><net_src comp="515" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="527"><net_src comp="36" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="78" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="78" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="535" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="547"><net_src comp="2" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="78" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="561"><net_src comp="38" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="78" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="556" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="574"><net_src comp="78" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="575"><net_src comp="569" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="579"><net_src comp="62" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="586"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="590"><net_src comp="62" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="601"><net_src comp="110" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="598" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="62" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="623"><net_src comp="62" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="640"><net_src comp="634" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="661"><net_src comp="631" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="662"><net_src comp="136" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="663"><net_src comp="142" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="732"><net_src comp="142" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="80" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="140" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="171" pin="7"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="748"><net_src comp="171" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="743" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="753"><net_src comp="171" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="755"><net_src comp="171" pin="7"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="750" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="760"><net_src comp="171" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="766"><net_src comp="171" pin="7"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="772"><net_src comp="664" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="777"><net_src comp="641" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="786"><net_src comp="645" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="792"><net_src comp="641" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="798"><net_src comp="641" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="804"><net_src comp="645" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="811"><net_src comp="580" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="64" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="580" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="72" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="580" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="828"><net_src comp="591" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="64" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="591" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="72" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="591" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="845"><net_src comp="602" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="112" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="602" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="114" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="602" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="860"><net_src comp="853" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="862"><net_src comp="853" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="863"><net_src comp="853" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="864"><net_src comp="853" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="865"><net_src comp="853" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="866"><net_src comp="853" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="867"><net_src comp="853" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="868"><net_src comp="853" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="869"><net_src comp="853" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="870"><net_src comp="853" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="871"><net_src comp="853" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="872"><net_src comp="853" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="873"><net_src comp="853" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="877"><net_src comp="874" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="882"><net_src comp="874" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="883"><net_src comp="874" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="884"><net_src comp="874" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="885"><net_src comp="874" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="886"><net_src comp="874" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="887"><net_src comp="874" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="888"><net_src comp="874" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="889"><net_src comp="874" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="890"><net_src comp="874" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="891"><net_src comp="874" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="892"><net_src comp="874" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="897"><net_src comp="613" pin="4"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="64" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="613" pin="4"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="72" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="613" pin="4"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="914"><net_src comp="774" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="921"><net_src comp="122" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="124" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="924"><net_src comp="126" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="928"><net_src comp="911" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="933"><net_src comp="915" pin="4"/><net_sink comp="929" pin=0"/></net>

<net id="934"><net_src comp="128" pin="0"/><net_sink comp="929" pin=1"/></net>

<net id="939"><net_src comp="925" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="130" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="929" pin="2"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="733" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="80" pin="0"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="774" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="964"><net_src comp="550" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="624" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="64" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="624" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="72" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="624" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="982"><net_src comp="977" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="986"><net_src comp="774" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="138" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="993" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1000"><net_src comp="997" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1004"><net_src comp="807" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="1012"><net_src comp="824" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1020"><net_src comp="178" pin="3"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1026"><net_src comp="185" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1031"><net_src comp="192" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1036"><net_src comp="199" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1041"><net_src comp="206" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1046"><net_src comp="213" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1051"><net_src comp="220" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1057"><net_src comp="227" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1063"><net_src comp="234" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1069"><net_src comp="241" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1075"><net_src comp="248" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1080"><net_src comp="255" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1082"><net_src comp="1077" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1086"><net_src comp="262" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1091"><net_src comp="269" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1096"><net_src comp="276" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1102"><net_src comp="283" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1108"><net_src comp="841" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1113"><net_src comp="847" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="290" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1122"><net_src comp="303" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="1127"><net_src comp="316" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="1132"><net_src comp="329" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1137"><net_src comp="342" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="1142"><net_src comp="355" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1147"><net_src comp="368" pin="3"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1152"><net_src comp="381" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1157"><net_src comp="394" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1162"><net_src comp="407" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1167"><net_src comp="420" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1172"><net_src comp="433" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1177"><net_src comp="446" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1182"><net_src comp="459" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1187"><net_src comp="472" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1192"><net_src comp="485" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="1197"><net_src comp="502" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1202"><net_src comp="297" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1207"><net_src comp="310" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1212"><net_src comp="323" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1217"><net_src comp="336" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="1222"><net_src comp="349" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1227"><net_src comp="362" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1232"><net_src comp="375" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1237"><net_src comp="388" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1242"><net_src comp="401" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1247"><net_src comp="414" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1252"><net_src comp="427" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1257"><net_src comp="440" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1262"><net_src comp="453" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1267"><net_src comp="466" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1272"><net_src comp="479" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1277"><net_src comp="492" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1282"><net_src comp="509" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1287"><net_src comp="874" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="1290"><net_src comp="1284" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="1291"><net_src comp="1284" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1292"><net_src comp="1284" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1293"><net_src comp="1284" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="1294"><net_src comp="1284" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1295"><net_src comp="1284" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="1296"><net_src comp="1284" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1297"><net_src comp="1284" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1298"><net_src comp="1284" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="1299"><net_src comp="1284" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1300"><net_src comp="1284" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="1301"><net_src comp="1284" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1302"><net_src comp="1284" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1303"><net_src comp="1284" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="1307"><net_src comp="171" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1312"><net_src comp="668" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1317"><net_src comp="672" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1322"><net_src comp="676" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1327"><net_src comp="680" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1332"><net_src comp="684" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1337"><net_src comp="688" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1342"><net_src comp="692" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1347"><net_src comp="696" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1352"><net_src comp="700" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1357"><net_src comp="704" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1362"><net_src comp="708" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1367"><net_src comp="712" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="1372"><net_src comp="716" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1377"><net_src comp="720" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1382"><net_src comp="724" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1387"><net_src comp="171" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1392"><net_src comp="171" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1397"><net_src comp="171" pin="7"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1402"><net_src comp="171" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1407"><net_src comp="171" pin="7"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1412"><net_src comp="171" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1417"><net_src comp="171" pin="7"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1422"><net_src comp="649" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="1427"><net_src comp="653" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="1432"><net_src comp="657" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="1437"><net_src comp="645" pin="2"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="1442"><net_src comp="893" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1450"><net_src comp="905" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="1455"><net_src comp="515" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1460"><net_src comp="522" pin="3"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1465"><net_src comp="529" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1470"><net_src comp="953" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="1475"><net_src comp="542" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="1480"><net_src comp="961" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1485"><net_src comp="965" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1490"><net_src comp="971" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1494"><net_src comp="556" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1499"><net_src comp="569" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="1504"><net_src comp="563" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1509"><net_src comp="158" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="1514"><net_src comp="987" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1519"><net_src comp="993" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1524"><net_src comp="738" pin="2"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1529"><net_src comp="728" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="997" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {88 }
 - Input state : 
	Port: feedforward : x | {6 7 }
	Port: feedforward : y | {39 40 }
	Port: feedforward : w1_0 | {6 7 }
	Port: feedforward : w1_1 | {6 7 }
	Port: feedforward : w1_2 | {6 7 }
	Port: feedforward : w1_3 | {6 7 }
	Port: feedforward : w1_4 | {6 7 }
	Port: feedforward : w1_5 | {6 7 }
	Port: feedforward : w1_6 | {6 7 }
	Port: feedforward : w1_7 | {6 7 }
	Port: feedforward : w1_8 | {6 7 }
	Port: feedforward : w1_9 | {6 7 }
	Port: feedforward : w1_10 | {6 7 }
	Port: feedforward : w1_11 | {6 7 }
	Port: feedforward : w1_12 | {6 7 }
	Port: feedforward : w1_13 | {6 7 }
	Port: feedforward : w1_14 | {6 7 }
	Port: feedforward : w1_15 | {6 7 }
	Port: feedforward : b1 | {29 30 }
	Port: feedforward : w2_0 | {41 42 }
  - Chain level:
	State 1
	State 2
		empty_12 : 1
		exitcond199 : 1
		br_ln0 : 2
		p_cast : 1
		l1y_addr : 2
		store_ln0 : 3
	State 3
	State 4
		empty_15 : 1
		exitcond188 : 1
		br_ln0 : 2
		p_cast1 : 1
		wy_sum_addr : 2
		store_ln0 : 3
	State 5
	State 6
		add_ln26 : 1
		icmp_ln26 : 1
		br_ln26 : 2
		zext_ln26 : 1
		x_addr : 2
		x_load : 3
		w1_0_addr : 2
		w1_0_load : 3
		w1_1_addr : 2
		w1_1_load : 3
		w1_2_addr : 2
		w1_2_load : 3
		w1_3_addr : 2
		w1_3_load : 3
		w1_4_addr : 2
		w1_4_load : 3
		w1_5_addr : 2
		w1_5_load : 3
		w1_6_addr : 2
		w1_6_load : 3
		w1_7_addr : 2
		w1_7_load : 3
		w1_8_addr : 2
		w1_8_load : 3
		w1_9_addr : 2
		w1_9_load : 3
		w1_10_addr : 2
		w1_10_load : 3
		w1_11_addr : 2
		w1_11_load : 3
		w1_12_addr : 2
		w1_12_load : 3
		w1_13_addr : 2
		w1_13_load : 3
		w1_14_addr : 2
		w1_14_load : 3
		w1_15_addr : 2
		w1_15_load : 3
	State 7
	State 8
		mul : 1
		mul_1 : 1
		mul_2 : 1
		mul_3 : 1
		mul_4 : 1
		mul_5 : 1
		mul_6 : 1
		mul_7 : 1
		mul_8 : 1
		mul_9 : 1
		mul_s : 1
		mul_10 : 1
		mul_11 : 1
		mul_12 : 1
		mul_13 : 1
		mul_14 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		add_ln33 : 1
		icmp_ln33 : 1
		br_ln33 : 2
		zext_ln33 : 1
		wy_sum_addr_1 : 2
		wy_sum_load : 3
		b1_addr : 2
		b1_load : 3
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		tmp_1 : 1
		trunc_ln9 : 1
		icmp_ln9 : 2
		icmp_ln9_1 : 2
		or_ln9 : 3
		and_ln9 : 3
		select_ln9 : 3
	State 38
		store_ln35 : 1
	State 39
		y_load : 1
	State 40
		bitcast_ln41 : 1
	State 41
		add_ln39 : 1
		icmp_ln39 : 1
		br_ln39 : 2
		zext_ln39 : 1
		w2_0_addr : 2
		w2_0_load : 3
		l1y_addr_2 : 2
		l1y_load : 3
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		xor_ln13 : 1
	State 58
		tmp : 1
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
		store_ln44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_664     |    3    |   143   |   321   |
|          |     grp_fu_668     |    3    |   143   |   321   |
|          |     grp_fu_672     |    3    |   143   |   321   |
|          |     grp_fu_676     |    3    |   143   |   321   |
|          |     grp_fu_680     |    3    |   143   |   321   |
|          |     grp_fu_684     |    3    |   143   |   321   |
|          |     grp_fu_688     |    3    |   143   |   321   |
|   fmul   |     grp_fu_692     |    3    |   143   |   321   |
|          |     grp_fu_696     |    3    |   143   |   321   |
|          |     grp_fu_700     |    3    |   143   |   321   |
|          |     grp_fu_704     |    3    |   143   |   321   |
|          |     grp_fu_708     |    3    |   143   |   321   |
|          |     grp_fu_712     |    3    |   143   |   321   |
|          |     grp_fu_716     |    3    |   143   |   321   |
|          |     grp_fu_720     |    3    |   143   |   321   |
|          |     grp_fu_724     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|          |     grp_fu_641     |    2    |   205   |   390   |
|          |     grp_fu_645     |    2    |   205   |   390   |
|   fadd   |     grp_fu_649     |    2    |   205   |   390   |
|          |     grp_fu_653     |    2    |   205   |   390   |
|          |     grp_fu_657     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fexp   |     grp_fu_738     |    7    |   277   |   924   |
|----------|--------------------|---------|---------|---------|
|          | exitcond199_fu_813 |    0    |    0    |    9    |
|          | exitcond188_fu_830 |    0    |    0    |    9    |
|          |  icmp_ln26_fu_847  |    0    |    0    |    9    |
|   icmp   |  icmp_ln33_fu_899  |    0    |    0    |    9    |
|          |   icmp_ln9_fu_929  |    0    |    0    |    11   |
|          |  icmp_ln9_1_fu_935 |    0    |    0    |    15   |
|          |  icmp_ln39_fu_971  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |   empty_12_fu_807  |    0    |    0    |    13   |
|          |   empty_15_fu_824  |    0    |    0    |    13   |
|    add   |   add_ln26_fu_841  |    0    |    0    |    13   |
|          |   add_ln33_fu_893  |    0    |    0    |    13   |
|          |   add_ln39_fu_965  |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|  select  |  select_ln9_fu_953 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln13_fu_987  |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |    or_ln9_fu_941   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln9_fu_947   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   fdiv   |     grp_fu_728     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_733     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    p_cast_fu_819   |    0    |    0    |    0    |
|          |   p_cast1_fu_836   |    0    |    0    |    0    |
|   zext   |  zext_ln26_fu_853  |    0    |    0    |    0    |
|          |  zext_ln33_fu_905  |    0    |    0    |    0    |
|          |  zext_ln39_fu_977  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_1_fu_915    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln9_fu_925  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    65   |   3590  |   8214  |
|----------|--------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|  b1  |    0   |   32   |    8   |
|  l1y |    0   |   64   |    8   |
| w1_0 |    0   |   32   |    6   |
| w1_1 |    0   |   32   |    6   |
| w1_10|    0   |   32   |    6   |
| w1_11|    0   |   32   |    6   |
| w1_12|    0   |   32   |    6   |
| w1_13|    0   |   32   |    6   |
| w1_14|    0   |   32   |    6   |
| w1_15|    0   |   32   |    6   |
| w1_2 |    0   |   32   |    6   |
| w1_3 |    0   |   32   |    6   |
| w1_4 |    0   |   32   |    6   |
| w1_5 |    0   |   32   |    6   |
| w1_6 |    0   |   32   |    6   |
| w1_7 |    0   |   32   |    6   |
| w1_8 |    0   |   32   |    6   |
| w1_9 |    0   |   32   |    6   |
| w2_0 |    0   |   32   |    8   |
|wy_sum|    0   |   64   |    8   |
+------+--------+--------+--------+
| Total|    0   |   704  |   128  |
+------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_12_reg_1419    |   32   |
|    add_13_reg_1424    |   32   |
|    add_14_reg_1429    |   32   |
|   add_ln26_reg_1105   |    4   |
|   add_ln33_reg_1439   |    5   |
|   add_ln39_reg_1482   |    5   |
|     add_s_reg_1434    |   32   |
|    b1_addr_reg_1457   |    4   |
|    b1_load_reg_1462   |   32   |
|bitcast_ln13_1_reg_1516|   32   |
| bitcast_ln41_reg_1477 |   32   |
|     div_i_reg_1526    |   32   |
|   empty_12_reg_1001   |    5   |
|    empty_14_reg_587   |    5   |
|   empty_15_reg_1009   |    5   |
|   empty_18_reg_1284   |   32   |
|    empty_20_reg_631   |   32   |
|     empty_reg_576     |    5   |
|      i_1_reg_620      |    5   |
|       i_reg_598       |    4   |
|   icmp_ln26_reg_1110  |    1   |
|   icmp_ln39_reg_1487  |    1   |
|  l1y_addr_2_reg_1496  |    4   |
|   l1y_load_reg_1506   |   32   |
|    mul_10_reg_1359    |   32   |
|    mul_11_reg_1364    |   32   |
|    mul_12_reg_1369    |   32   |
|    mul_13_reg_1374    |   32   |
|    mul_14_reg_1379    |   32   |
|     mul_1_reg_1309    |   32   |
|     mul_2_reg_1314    |   32   |
|     mul_3_reg_1319    |   32   |
|     mul_4_reg_1324    |   32   |
|     mul_5_reg_1329    |   32   |
|     mul_6_reg_1334    |   32   |
|     mul_7_reg_1339    |   32   |
|     mul_8_reg_1344    |   32   |
|     mul_9_reg_1349    |   32   |
|     mul_s_reg_1354    |   32   |
|       o_reg_609       |    5   |
|        reg_743        |   32   |
|        reg_750        |   32   |
|        reg_757        |   32   |
|        reg_763        |   32   |
|        reg_769        |   32   |
|        reg_774        |   32   |
|        reg_783        |   32   |
|        reg_789        |   32   |
|        reg_795        |   32   |
|        reg_801        |   32   |
|  select_ln9_reg_1467  |   32   |
|      tmp_reg_1521     |   32   |
|   w1_0_addr_reg_1119  |    4   |
|   w1_0_load_reg_1204  |   32   |
|  w1_10_addr_reg_1169  |    4   |
|  w1_10_load_reg_1254  |   32   |
|  w1_11_addr_reg_1174  |    4   |
|  w1_11_load_reg_1259  |   32   |
|  w1_12_addr_reg_1179  |    4   |
|  w1_12_load_reg_1264  |   32   |
|  w1_13_addr_reg_1184  |    4   |
|  w1_13_load_reg_1269  |   32   |
|  w1_14_addr_reg_1189  |    4   |
|  w1_14_load_reg_1274  |   32   |
|  w1_15_addr_reg_1194  |    4   |
|  w1_15_load_reg_1279  |   32   |
|   w1_1_addr_reg_1124  |    4   |
|   w1_1_load_reg_1209  |   32   |
|   w1_2_addr_reg_1129  |    4   |
|   w1_2_load_reg_1214  |   32   |
|   w1_3_addr_reg_1134  |    4   |
|   w1_3_load_reg_1219  |   32   |
|   w1_4_addr_reg_1139  |    4   |
|   w1_4_load_reg_1224  |   32   |
|   w1_5_addr_reg_1144  |    4   |
|   w1_5_load_reg_1229  |   32   |
|   w1_6_addr_reg_1149  |    4   |
|   w1_6_load_reg_1234  |   32   |
|   w1_7_addr_reg_1154  |    4   |
|   w1_7_load_reg_1239  |   32   |
|   w1_8_addr_reg_1159  |    4   |
|   w1_8_load_reg_1244  |   32   |
|   w1_9_addr_reg_1164  |    4   |
|   w1_9_load_reg_1249  |   32   |
|   w2_0_addr_reg_1491  |    4   |
|   w2_0_load_reg_1501  |   32   |
|wy_sum_addr_10_reg_1060|    4   |
|wy_sum_addr_11_reg_1066|    4   |
|wy_sum_addr_12_reg_1072|    4   |
|wy_sum_addr_13_reg_1077|    4   |
|wy_sum_addr_14_reg_1083|    4   |
|wy_sum_addr_15_reg_1088|    4   |
|wy_sum_addr_16_reg_1093|    4   |
|wy_sum_addr_17_reg_1099|    4   |
| wy_sum_addr_1_reg_1452|    4   |
| wy_sum_addr_2_reg_1017|    4   |
| wy_sum_addr_3_reg_1023|    4   |
| wy_sum_addr_4_reg_1028|    4   |
| wy_sum_addr_5_reg_1033|    4   |
| wy_sum_addr_6_reg_1038|    4   |
| wy_sum_addr_7_reg_1043|    4   |
| wy_sum_addr_8_reg_1048|    4   |
| wy_sum_addr_9_reg_1054|    4   |
|wy_sum_load_12_reg_1304|   32   |
| wy_sum_load_2_reg_1384|   32   |
| wy_sum_load_3_reg_1389|   32   |
| wy_sum_load_4_reg_1394|   32   |
| wy_sum_load_5_reg_1399|   32   |
| wy_sum_load_6_reg_1404|   32   |
| wy_sum_load_7_reg_1409|   32   |
| wy_sum_load_8_reg_1414|   32   |
|    x_addr_reg_1114    |    4   |
|    x_load_reg_1199    |   32   |
|   xor_ln13_reg_1511   |   32   |
|    y_addr_reg_1472    |    1   |
|   zext_ln33_reg_1447  |   64   |
+-----------------------+--------+
|         Total         |  2343  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_158 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_171 |  p0  |  13  |   4  |   52   ||    65   |
| grp_access_fu_171 |  p1  |   7  |  32  |   224  ||    37   |
| grp_access_fu_171 |  p2  |  14  |   0  |    0   ||    65   |
| grp_access_fu_171 |  p4  |   8  |   4  |   32   ||    42   |
| grp_access_fu_297 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_310 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_323 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_336 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_349 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_362 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_375 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_388 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_401 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_414 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_427 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_440 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_453 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_466 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_479 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_492 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_509 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_529 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_550 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_563 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_641    |  p0  |   9  |  32  |   288  ||    48   |
|     grp_fu_641    |  p1  |  10  |  32  |   320  ||    48   |
|     grp_fu_645    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_645    |  p1  |   6  |  32  |   192  ||    31   |
|     grp_fu_664    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_664    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_668    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_672    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_676    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_680    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_684    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_688    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_692    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_696    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_700    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_704    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_708    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_712    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_716    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_720    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_724    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_738    |  p1  |   2  |  32  |   64   ||    9    |
|      reg_743      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_750      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  2846  || 85.6623 ||   761   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   65   |    -   |  3590  |  8214  |
|   Memory  |    0   |    -   |    -   |   704  |   128  |
|Multiplexer|    -   |    -   |   85   |    -   |   761  |
|  Register |    -   |    -   |    -   |  2343  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   65   |   85   |  6637  |  9103  |
+-----------+--------+--------+--------+--------+--------+
