// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.2
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel,hls_ip_2015_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=35.796000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=12,HLS_SYN_DSP=31,HLS_SYN_FF=2850,HLS_SYN_LUT=5367}" *)

module sobel (
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        video_in_TDATA,
        video_in_TKEEP,
        video_in_TSTRB,
        video_in_TUSER,
        video_in_TLAST,
        video_in_TID,
        video_in_TDEST,
        video_out_TDATA,
        video_out_TKEEP,
        video_out_TSTRB,
        video_out_TUSER,
        video_out_TLAST,
        video_out_TID,
        video_out_TDEST,
        video_in_TVALID,
        video_in_TREADY,
        video_out_TVALID,
        video_out_TREADY
);

parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_true = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (C_S_AXI_CONTROL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [23:0] video_in_TDATA;
input  [2:0] video_in_TKEEP;
input  [2:0] video_in_TSTRB;
input  [0:0] video_in_TUSER;
input  [0:0] video_in_TLAST;
input  [0:0] video_in_TID;
input  [0:0] video_in_TDEST;
output  [7:0] video_out_TDATA;
output  [0:0] video_out_TKEEP;
output  [0:0] video_out_TSTRB;
output  [0:0] video_out_TUSER;
output  [0:0] video_out_TLAST;
output  [0:0] video_out_TID;
output  [0:0] video_out_TDEST;
input   video_in_TVALID;
output   video_in_TREADY;
output   video_out_TVALID;
input   video_out_TREADY;

reg    ap_rst_n_inv;
wire    sobel_CONTROL_BUS_s_axi_U_ap_dummy_ce;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
reg    ap_idle;
wire   [31:0] rows;
wire   [31:0] cols;
wire   [31:0] C_XR0C0;
wire   [31:0] C_XR0C1;
wire   [31:0] C_XR0C2;
wire   [31:0] C_XR1C0;
wire   [31:0] C_XR1C1;
wire   [31:0] C_XR1C2;
wire   [31:0] C_XR2C0;
wire   [31:0] C_XR2C1;
wire   [31:0] C_XR2C2;
wire   [31:0] C_YR0C0;
wire   [31:0] C_YR0C1;
wire   [31:0] C_YR0C2;
wire   [31:0] C_YR1C0;
wire   [31:0] C_YR1C1;
wire   [31:0] C_YR1C2;
wire   [31:0] C_YR2C0;
wire   [31:0] C_YR2C1;
wire   [31:0] C_YR2C2;
wire   [31:0] c_high_thresh;
wire   [31:0] c_low_thresh;
wire   [31:0] c_invert;
wire   [31:0] threshold;
wire    sobel_Block_Mat_exit49_proc88_U0_ap_start;
wire    sobel_Block_Mat_exit49_proc88_U0_ap_done;
reg    sobel_Block_Mat_exit49_proc88_U0_ap_continue;
wire    sobel_Block_Mat_exit49_proc88_U0_ap_idle;
wire    sobel_Block_Mat_exit49_proc88_U0_ap_ready;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_rows;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_cols;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR2C0;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR0C0;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR0C2;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR1C0;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR1C2;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR2C0;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR2C1;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_c_high_thresh;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR1C1;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR1C2;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR0C1;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR2C2;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR0C0;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR0C1;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR0C2;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR1C0;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR2C1;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR1C1;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_c_low_thresh;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_c_invert;
wire   [9:0] sobel_Block_Mat_exit49_proc88_U0_empty_3;
wire   [8:0] sobel_Block_Mat_exit49_proc88_U0_empty_4;
wire   [7:0] sobel_Block_Mat_exit49_proc88_U0_empty;
wire   [11:0] sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_write;
wire   [11:0] sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_din;
wire    sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_write;
wire   [11:0] sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_write;
wire   [11:0] sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_din;
wire    sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_write;
wire   [31:0] sobel_Block_Mat_exit49_proc88_U0_c_invert_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_c_invert_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_c_invert_out_write;
wire   [9:0] sobel_Block_Mat_exit49_proc88_U0_p_out_din;
wire    sobel_Block_Mat_exit49_proc88_U0_p_out_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_p_out_write;
wire   [8:0] sobel_Block_Mat_exit49_proc88_U0_p_out1_din;
wire    sobel_Block_Mat_exit49_proc88_U0_p_out1_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_p_out1_write;
wire   [7:0] sobel_Block_Mat_exit49_proc88_U0_p_out2_din;
wire    sobel_Block_Mat_exit49_proc88_U0_p_out2_full_n;
wire    sobel_Block_Mat_exit49_proc88_U0_p_out2_write;
wire   [11:0] sobel_Block_Mat_exit49_proc88_U0_ap_return_0;
wire   [11:0] sobel_Block_Mat_exit49_proc88_U0_ap_return_1;
wire   [11:0] sobel_Block_Mat_exit49_proc88_U0_ap_return_2;
wire   [11:0] sobel_Block_Mat_exit49_proc88_U0_ap_return_3;
reg    ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_rows_V_channel;
wire    img_3_rows_V_channel_full_n;
reg    ap_reg_ready_img_3_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_3_rows_V_channel_full_n;
reg    ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_rows_V_channel;
wire    img_2_rows_V_channel_full_n;
reg    ap_reg_ready_img_2_rows_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_2_rows_V_channel_full_n;
reg    ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_cols_V_channel;
wire    img_2_cols_V_channel_full_n;
reg    ap_reg_ready_img_2_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_2_cols_V_channel_full_n;
reg    ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_cols_V_channel;
wire    img_3_cols_V_channel_full_n;
reg    ap_reg_ready_img_3_cols_V_channel_full_n = 1'b0;
reg    ap_sig_ready_img_3_cols_V_channel_full_n;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_ap_start;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_ap_done;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_ap_continue;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_ap_idle;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready;
wire   [23:0] sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TDATA;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TVALID;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TREADY;
wire   [2:0] sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TKEEP;
wire   [2:0] sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TSTRB;
wire   [0:0] sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TUSER;
wire   [0:0] sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TLAST;
wire   [0:0] sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TID;
wire   [0:0] sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TDEST;
wire   [11:0] sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_dout;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_empty_n;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_read;
wire   [11:0] sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_dout;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_empty_n;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_read;
wire   [7:0] sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_din;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_full_n;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_write;
wire   [7:0] sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_din;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_full_n;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_write;
wire   [7:0] sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_din;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_full_n;
wire    sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_write;
reg    sobel_GaussianBlur_U0_ap_start = 1'b0;
wire    sobel_GaussianBlur_U0_ap_done;
wire    sobel_GaussianBlur_U0_ap_continue;
wire    sobel_GaussianBlur_U0_ap_idle;
wire    sobel_GaussianBlur_U0_ap_ready;
wire   [11:0] sobel_GaussianBlur_U0_p_src_rows_V_dout;
wire    sobel_GaussianBlur_U0_p_src_rows_V_empty_n;
wire    sobel_GaussianBlur_U0_p_src_rows_V_read;
wire   [11:0] sobel_GaussianBlur_U0_p_src_cols_V_dout;
wire    sobel_GaussianBlur_U0_p_src_cols_V_empty_n;
wire    sobel_GaussianBlur_U0_p_src_cols_V_read;
wire   [7:0] sobel_GaussianBlur_U0_p_src_data_stream_0_V_dout;
wire    sobel_GaussianBlur_U0_p_src_data_stream_0_V_empty_n;
wire    sobel_GaussianBlur_U0_p_src_data_stream_0_V_read;
wire   [7:0] sobel_GaussianBlur_U0_p_src_data_stream_1_V_dout;
wire    sobel_GaussianBlur_U0_p_src_data_stream_1_V_empty_n;
wire    sobel_GaussianBlur_U0_p_src_data_stream_1_V_read;
wire   [7:0] sobel_GaussianBlur_U0_p_src_data_stream_2_V_dout;
wire    sobel_GaussianBlur_U0_p_src_data_stream_2_V_empty_n;
wire    sobel_GaussianBlur_U0_p_src_data_stream_2_V_read;
wire   [7:0] sobel_GaussianBlur_U0_p_dst_data_stream_0_V_din;
wire    sobel_GaussianBlur_U0_p_dst_data_stream_0_V_full_n;
wire    sobel_GaussianBlur_U0_p_dst_data_stream_0_V_write;
wire   [7:0] sobel_GaussianBlur_U0_p_dst_data_stream_1_V_din;
wire    sobel_GaussianBlur_U0_p_dst_data_stream_1_V_full_n;
wire    sobel_GaussianBlur_U0_p_dst_data_stream_1_V_write;
wire   [7:0] sobel_GaussianBlur_U0_p_dst_data_stream_2_V_din;
wire    sobel_GaussianBlur_U0_p_dst_data_stream_2_V_full_n;
wire    sobel_GaussianBlur_U0_p_dst_data_stream_2_V_write;
reg    sobel_sobel_filter_core_U0_ap_start = 1'b0;
wire    sobel_sobel_filter_core_U0_ap_done;
wire    sobel_sobel_filter_core_U0_ap_continue;
wire    sobel_sobel_filter_core_U0_ap_idle;
wire    sobel_sobel_filter_core_U0_ap_ready;
wire   [7:0] sobel_sobel_filter_core_U0_src_data_stream_0_V_dout;
wire    sobel_sobel_filter_core_U0_src_data_stream_0_V_empty_n;
wire    sobel_sobel_filter_core_U0_src_data_stream_0_V_read;
wire   [7:0] sobel_sobel_filter_core_U0_src_data_stream_1_V_dout;
wire    sobel_sobel_filter_core_U0_src_data_stream_1_V_empty_n;
wire    sobel_sobel_filter_core_U0_src_data_stream_1_V_read;
wire   [7:0] sobel_sobel_filter_core_U0_src_data_stream_2_V_dout;
wire    sobel_sobel_filter_core_U0_src_data_stream_2_V_empty_n;
wire    sobel_sobel_filter_core_U0_src_data_stream_2_V_read;
wire   [7:0] sobel_sobel_filter_core_U0_dst_data_stream_V_din;
wire    sobel_sobel_filter_core_U0_dst_data_stream_V_full_n;
wire    sobel_sobel_filter_core_U0_dst_data_stream_V_write;
wire   [8:0] sobel_sobel_filter_core_U0_rows_dout;
wire    sobel_sobel_filter_core_U0_rows_empty_n;
wire    sobel_sobel_filter_core_U0_rows_read;
wire   [9:0] sobel_sobel_filter_core_U0_cols_dout;
wire    sobel_sobel_filter_core_U0_cols_empty_n;
wire    sobel_sobel_filter_core_U0_cols_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR0C0_dout;
wire    sobel_sobel_filter_core_U0_C_XR0C0_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR0C0_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR0C1_dout;
wire    sobel_sobel_filter_core_U0_C_XR0C1_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR0C1_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR0C2_dout;
wire    sobel_sobel_filter_core_U0_C_XR0C2_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR0C2_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR1C0_dout;
wire    sobel_sobel_filter_core_U0_C_XR1C0_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR1C0_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR1C1_dout;
wire    sobel_sobel_filter_core_U0_C_XR1C1_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR1C1_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR1C2_dout;
wire    sobel_sobel_filter_core_U0_C_XR1C2_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR1C2_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR2C0_dout;
wire    sobel_sobel_filter_core_U0_C_XR2C0_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR2C0_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR2C1_dout;
wire    sobel_sobel_filter_core_U0_C_XR2C1_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR2C1_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_XR2C2_dout;
wire    sobel_sobel_filter_core_U0_C_XR2C2_empty_n;
wire    sobel_sobel_filter_core_U0_C_XR2C2_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_YR0C0_dout;
wire    sobel_sobel_filter_core_U0_C_YR0C0_empty_n;
wire    sobel_sobel_filter_core_U0_C_YR0C0_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_YR0C1_dout;
wire    sobel_sobel_filter_core_U0_C_YR0C1_empty_n;
wire    sobel_sobel_filter_core_U0_C_YR0C1_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_YR0C2_dout;
wire    sobel_sobel_filter_core_U0_C_YR0C2_empty_n;
wire    sobel_sobel_filter_core_U0_C_YR0C2_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_YR1C0_dout;
wire    sobel_sobel_filter_core_U0_C_YR1C0_empty_n;
wire    sobel_sobel_filter_core_U0_C_YR1C0_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_YR1C1_dout;
wire    sobel_sobel_filter_core_U0_C_YR1C1_empty_n;
wire    sobel_sobel_filter_core_U0_C_YR1C1_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_YR1C2_dout;
wire    sobel_sobel_filter_core_U0_C_YR1C2_empty_n;
wire    sobel_sobel_filter_core_U0_C_YR1C2_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_YR2C0_dout;
wire    sobel_sobel_filter_core_U0_C_YR2C0_empty_n;
wire    sobel_sobel_filter_core_U0_C_YR2C0_read;
wire   [31:0] sobel_sobel_filter_core_U0_C_YR2C1_dout;
wire    sobel_sobel_filter_core_U0_C_YR2C1_empty_n;
wire    sobel_sobel_filter_core_U0_C_YR2C1_read;
wire   [31:0] sobel_sobel_filter_core_U0_c_high_thresh_dout;
wire    sobel_sobel_filter_core_U0_c_high_thresh_empty_n;
wire    sobel_sobel_filter_core_U0_c_high_thresh_read;
wire   [31:0] sobel_sobel_filter_core_U0_c_low_thresh_dout;
wire    sobel_sobel_filter_core_U0_c_low_thresh_empty_n;
wire    sobel_sobel_filter_core_U0_c_low_thresh_read;
wire   [31:0] sobel_sobel_filter_core_U0_c_invert_dout;
wire    sobel_sobel_filter_core_U0_c_invert_empty_n;
wire    sobel_sobel_filter_core_U0_c_invert_read;
wire    sobel_Threshold_480_640_0_0_U0_ap_start;
wire    sobel_Threshold_480_640_0_0_U0_ap_done;
wire    sobel_Threshold_480_640_0_0_U0_ap_continue;
wire    sobel_Threshold_480_640_0_0_U0_ap_idle;
wire    sobel_Threshold_480_640_0_0_U0_ap_ready;
wire   [11:0] sobel_Threshold_480_640_0_0_U0_src_rows_V_read;
wire   [11:0] sobel_Threshold_480_640_0_0_U0_src_cols_V_read;
wire   [7:0] sobel_Threshold_480_640_0_0_U0_src_data_stream_V_dout;
wire    sobel_Threshold_480_640_0_0_U0_src_data_stream_V_empty_n;
wire    sobel_Threshold_480_640_0_0_U0_src_data_stream_V_read;
wire   [7:0] sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_din;
wire    sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_full_n;
wire    sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_write;
wire   [7:0] sobel_Threshold_480_640_0_0_U0_thresh_dout;
wire    sobel_Threshold_480_640_0_0_U0_thresh_empty_n;
wire    sobel_Threshold_480_640_0_0_U0_thresh_read;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_ap_start;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_ap_done;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_ap_continue;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_ap_idle;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_ap_ready;
wire   [11:0] sobel_Mat2AXIvideo_8_480_640_0_U0_img_rows_V_read;
wire   [11:0] sobel_Mat2AXIvideo_8_480_640_0_U0_img_cols_V_read;
wire   [7:0] sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_dout;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_empty_n;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_read;
wire   [7:0] sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TDATA;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TVALID;
wire    sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TREADY;
wire   [0:0] sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TKEEP;
wire   [0:0] sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TSTRB;
wire   [0:0] sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TUSER;
wire   [0:0] sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TLAST;
wire   [0:0] sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TID;
wire   [0:0] sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TDEST;
wire    ap_sig_hs_continue;
wire    img_0_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] img_0_rows_V_channel_din;
wire    img_0_rows_V_channel_full_n;
wire    img_0_rows_V_channel_write;
wire   [11:0] img_0_rows_V_channel_dout;
wire    img_0_rows_V_channel_empty_n;
wire    img_0_rows_V_channel_read;
wire    img_0_rows_V_channel23_U_ap_dummy_ce;
wire   [11:0] img_0_rows_V_channel23_din;
wire    img_0_rows_V_channel23_full_n;
wire    img_0_rows_V_channel23_write;
wire   [11:0] img_0_rows_V_channel23_dout;
wire    img_0_rows_V_channel23_empty_n;
wire    img_0_rows_V_channel23_read;
wire    img_0_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] img_0_cols_V_channel_din;
wire    img_0_cols_V_channel_full_n;
wire    img_0_cols_V_channel_write;
wire   [11:0] img_0_cols_V_channel_dout;
wire    img_0_cols_V_channel_empty_n;
wire    img_0_cols_V_channel_read;
wire    img_0_cols_V_channel24_U_ap_dummy_ce;
wire   [11:0] img_0_cols_V_channel24_din;
wire    img_0_cols_V_channel24_full_n;
wire    img_0_cols_V_channel24_write;
wire   [11:0] img_0_cols_V_channel24_dout;
wire    img_0_cols_V_channel24_empty_n;
wire    img_0_cols_V_channel24_read;
wire    C_XR2C0_channel_U_ap_dummy_ce;
wire   [31:0] C_XR2C0_channel_din;
wire    C_XR2C0_channel_full_n;
wire    C_XR2C0_channel_write;
wire   [31:0] C_XR2C0_channel_dout;
wire    C_XR2C0_channel_empty_n;
wire    C_XR2C0_channel_read;
wire    C_YR0C0_channel_U_ap_dummy_ce;
wire   [31:0] C_YR0C0_channel_din;
wire    C_YR0C0_channel_full_n;
wire    C_YR0C0_channel_write;
wire   [31:0] C_YR0C0_channel_dout;
wire    C_YR0C0_channel_empty_n;
wire    C_YR0C0_channel_read;
wire    C_YR0C2_channel_U_ap_dummy_ce;
wire   [31:0] C_YR0C2_channel_din;
wire    C_YR0C2_channel_full_n;
wire    C_YR0C2_channel_write;
wire   [31:0] C_YR0C2_channel_dout;
wire    C_YR0C2_channel_empty_n;
wire    C_YR0C2_channel_read;
wire    C_YR1C0_channel_U_ap_dummy_ce;
wire   [31:0] C_YR1C0_channel_din;
wire    C_YR1C0_channel_full_n;
wire    C_YR1C0_channel_write;
wire   [31:0] C_YR1C0_channel_dout;
wire    C_YR1C0_channel_empty_n;
wire    C_YR1C0_channel_read;
wire    C_YR1C2_channel_U_ap_dummy_ce;
wire   [31:0] C_YR1C2_channel_din;
wire    C_YR1C2_channel_full_n;
wire    C_YR1C2_channel_write;
wire   [31:0] C_YR1C2_channel_dout;
wire    C_YR1C2_channel_empty_n;
wire    C_YR1C2_channel_read;
wire    C_YR2C0_channel_U_ap_dummy_ce;
wire   [31:0] C_YR2C0_channel_din;
wire    C_YR2C0_channel_full_n;
wire    C_YR2C0_channel_write;
wire   [31:0] C_YR2C0_channel_dout;
wire    C_YR2C0_channel_empty_n;
wire    C_YR2C0_channel_read;
wire    C_YR2C1_channel_U_ap_dummy_ce;
wire   [31:0] C_YR2C1_channel_din;
wire    C_YR2C1_channel_full_n;
wire    C_YR2C1_channel_write;
wire   [31:0] C_YR2C1_channel_dout;
wire    C_YR2C1_channel_empty_n;
wire    C_YR2C1_channel_read;
wire    c_high_thresh_channel_U_ap_dummy_ce;
wire   [31:0] c_high_thresh_channel_din;
wire    c_high_thresh_channel_full_n;
wire    c_high_thresh_channel_write;
wire   [31:0] c_high_thresh_channel_dout;
wire    c_high_thresh_channel_empty_n;
wire    c_high_thresh_channel_read;
wire    C_YR1C1_channel_U_ap_dummy_ce;
wire   [31:0] C_YR1C1_channel_din;
wire    C_YR1C1_channel_full_n;
wire    C_YR1C1_channel_write;
wire   [31:0] C_YR1C1_channel_dout;
wire    C_YR1C1_channel_empty_n;
wire    C_YR1C1_channel_read;
wire    C_XR1C2_channel_U_ap_dummy_ce;
wire   [31:0] C_XR1C2_channel_din;
wire    C_XR1C2_channel_full_n;
wire    C_XR1C2_channel_write;
wire   [31:0] C_XR1C2_channel_dout;
wire    C_XR1C2_channel_empty_n;
wire    C_XR1C2_channel_read;
wire    C_YR0C1_channel_U_ap_dummy_ce;
wire   [31:0] C_YR0C1_channel_din;
wire    C_YR0C1_channel_full_n;
wire    C_YR0C1_channel_write;
wire   [31:0] C_YR0C1_channel_dout;
wire    C_YR0C1_channel_empty_n;
wire    C_YR0C1_channel_read;
wire    C_XR2C2_channel_U_ap_dummy_ce;
wire   [31:0] C_XR2C2_channel_din;
wire    C_XR2C2_channel_full_n;
wire    C_XR2C2_channel_write;
wire   [31:0] C_XR2C2_channel_dout;
wire    C_XR2C2_channel_empty_n;
wire    C_XR2C2_channel_read;
wire    C_XR0C0_channel_U_ap_dummy_ce;
wire   [31:0] C_XR0C0_channel_din;
wire    C_XR0C0_channel_full_n;
wire    C_XR0C0_channel_write;
wire   [31:0] C_XR0C0_channel_dout;
wire    C_XR0C0_channel_empty_n;
wire    C_XR0C0_channel_read;
wire    C_XR0C1_channel_U_ap_dummy_ce;
wire   [31:0] C_XR0C1_channel_din;
wire    C_XR0C1_channel_full_n;
wire    C_XR0C1_channel_write;
wire   [31:0] C_XR0C1_channel_dout;
wire    C_XR0C1_channel_empty_n;
wire    C_XR0C1_channel_read;
wire    C_XR0C2_channel_U_ap_dummy_ce;
wire   [31:0] C_XR0C2_channel_din;
wire    C_XR0C2_channel_full_n;
wire    C_XR0C2_channel_write;
wire   [31:0] C_XR0C2_channel_dout;
wire    C_XR0C2_channel_empty_n;
wire    C_XR0C2_channel_read;
wire    C_XR1C0_channel_U_ap_dummy_ce;
wire   [31:0] C_XR1C0_channel_din;
wire    C_XR1C0_channel_full_n;
wire    C_XR1C0_channel_write;
wire   [31:0] C_XR1C0_channel_dout;
wire    C_XR1C0_channel_empty_n;
wire    C_XR1C0_channel_read;
wire    C_XR2C1_channel_U_ap_dummy_ce;
wire   [31:0] C_XR2C1_channel_din;
wire    C_XR2C1_channel_full_n;
wire    C_XR2C1_channel_write;
wire   [31:0] C_XR2C1_channel_dout;
wire    C_XR2C1_channel_empty_n;
wire    C_XR2C1_channel_read;
wire    C_XR1C1_channel_U_ap_dummy_ce;
wire   [31:0] C_XR1C1_channel_din;
wire    C_XR1C1_channel_full_n;
wire    C_XR1C1_channel_write;
wire   [31:0] C_XR1C1_channel_dout;
wire    C_XR1C1_channel_empty_n;
wire    C_XR1C1_channel_read;
wire    c_low_thresh_channel_U_ap_dummy_ce;
wire   [31:0] c_low_thresh_channel_din;
wire    c_low_thresh_channel_full_n;
wire    c_low_thresh_channel_write;
wire   [31:0] c_low_thresh_channel_dout;
wire    c_low_thresh_channel_empty_n;
wire    c_low_thresh_channel_read;
wire    c_invert_channel_U_ap_dummy_ce;
wire   [31:0] c_invert_channel_din;
wire    c_invert_channel_full_n;
wire    c_invert_channel_write;
wire   [31:0] c_invert_channel_dout;
wire    c_invert_channel_empty_n;
wire    c_invert_channel_read;
wire    p_channel_U_ap_dummy_ce;
wire   [9:0] p_channel_din;
wire    p_channel_full_n;
wire    p_channel_write;
wire   [9:0] p_channel_dout;
wire    p_channel_empty_n;
wire    p_channel_read;
wire    p_channel25_U_ap_dummy_ce;
wire   [8:0] p_channel25_din;
wire    p_channel25_full_n;
wire    p_channel25_write;
wire   [8:0] p_channel25_dout;
wire    p_channel25_empty_n;
wire    p_channel25_read;
wire    p_channel26_U_ap_dummy_ce;
wire   [7:0] p_channel26_din;
wire    p_channel26_full_n;
wire    p_channel26_write;
wire   [7:0] p_channel26_dout;
wire    p_channel26_empty_n;
wire    p_channel26_read;
wire    img_2_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] img_2_rows_V_channel_din;
wire    img_2_rows_V_channel_write;
wire   [11:0] img_2_rows_V_channel_dout;
wire    img_2_rows_V_channel_empty_n;
wire    img_2_rows_V_channel_read;
wire    img_2_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] img_2_cols_V_channel_din;
wire    img_2_cols_V_channel_write;
wire   [11:0] img_2_cols_V_channel_dout;
wire    img_2_cols_V_channel_empty_n;
wire    img_2_cols_V_channel_read;
wire    img_3_rows_V_channel_U_ap_dummy_ce;
wire   [11:0] img_3_rows_V_channel_din;
wire    img_3_rows_V_channel_write;
wire   [11:0] img_3_rows_V_channel_dout;
wire    img_3_rows_V_channel_empty_n;
wire    img_3_rows_V_channel_read;
wire    img_3_cols_V_channel_U_ap_dummy_ce;
wire   [11:0] img_3_cols_V_channel_din;
wire    img_3_cols_V_channel_write;
wire   [11:0] img_3_cols_V_channel_dout;
wire    img_3_cols_V_channel_empty_n;
wire    img_3_cols_V_channel_read;
wire    img_0_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_0_data_stream_0_V_din;
wire    img_0_data_stream_0_V_full_n;
wire    img_0_data_stream_0_V_write;
wire   [7:0] img_0_data_stream_0_V_dout;
wire    img_0_data_stream_0_V_empty_n;
wire    img_0_data_stream_0_V_read;
wire    img_0_data_stream_1_V_U_ap_dummy_ce;
wire   [7:0] img_0_data_stream_1_V_din;
wire    img_0_data_stream_1_V_full_n;
wire    img_0_data_stream_1_V_write;
wire   [7:0] img_0_data_stream_1_V_dout;
wire    img_0_data_stream_1_V_empty_n;
wire    img_0_data_stream_1_V_read;
wire    img_0_data_stream_2_V_U_ap_dummy_ce;
wire   [7:0] img_0_data_stream_2_V_din;
wire    img_0_data_stream_2_V_full_n;
wire    img_0_data_stream_2_V_write;
wire   [7:0] img_0_data_stream_2_V_dout;
wire    img_0_data_stream_2_V_empty_n;
wire    img_0_data_stream_2_V_read;
wire    img_1_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_1_data_stream_0_V_din;
wire    img_1_data_stream_0_V_full_n;
wire    img_1_data_stream_0_V_write;
wire   [7:0] img_1_data_stream_0_V_dout;
wire    img_1_data_stream_0_V_empty_n;
wire    img_1_data_stream_0_V_read;
wire    img_1_data_stream_1_V_U_ap_dummy_ce;
wire   [7:0] img_1_data_stream_1_V_din;
wire    img_1_data_stream_1_V_full_n;
wire    img_1_data_stream_1_V_write;
wire   [7:0] img_1_data_stream_1_V_dout;
wire    img_1_data_stream_1_V_empty_n;
wire    img_1_data_stream_1_V_read;
wire    img_1_data_stream_2_V_U_ap_dummy_ce;
wire   [7:0] img_1_data_stream_2_V_din;
wire    img_1_data_stream_2_V_full_n;
wire    img_1_data_stream_2_V_write;
wire   [7:0] img_1_data_stream_2_V_dout;
wire    img_1_data_stream_2_V_empty_n;
wire    img_1_data_stream_2_V_read;
wire    img_2_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_2_data_stream_0_V_din;
wire    img_2_data_stream_0_V_full_n;
wire    img_2_data_stream_0_V_write;
wire   [7:0] img_2_data_stream_0_V_dout;
wire    img_2_data_stream_0_V_empty_n;
wire    img_2_data_stream_0_V_read;
wire    img_3_data_stream_0_V_U_ap_dummy_ce;
wire   [7:0] img_3_data_stream_0_V_din;
wire    img_3_data_stream_0_V_full_n;
wire    img_3_data_stream_0_V_write;
wire   [7:0] img_3_data_stream_0_V_dout;
wire    img_3_data_stream_0_V_empty_n;
wire    img_3_data_stream_0_V_read;
reg    ap_reg_procdone_sobel_Block_Mat_exit49_proc88_U0 = 1'b0;
reg    ap_sig_hs_done;
reg    ap_reg_procdone_sobel_AXIvideo2Mat_24_480_640_32_U0 = 1'b0;
reg    ap_reg_procdone_sobel_GaussianBlur_U0 = 1'b0;
reg    ap_reg_procdone_sobel_sobel_filter_core_U0 = 1'b0;
reg    ap_reg_procdone_sobel_Threshold_480_640_0_0_U0 = 1'b0;
reg    ap_reg_procdone_sobel_Mat2AXIvideo_8_480_640_0_U0 = 1'b0;
reg    ap_CS;
reg    ap_sig_top_allready;
reg    ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready = 1'b0;
reg    ap_sig_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready;
reg    ap_sig_start_in_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_start;
reg    ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready = 1'b0;
reg    ap_sig_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready;
reg    ap_sig_start_in_sobel_Block_Mat_exit49_proc88_U0_ap_start;


sobel_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
sobel_CONTROL_BUS_s_axi_U(
    .AWVALID( s_axi_CONTROL_BUS_AWVALID ),
    .AWREADY( s_axi_CONTROL_BUS_AWREADY ),
    .AWADDR( s_axi_CONTROL_BUS_AWADDR ),
    .WVALID( s_axi_CONTROL_BUS_WVALID ),
    .WREADY( s_axi_CONTROL_BUS_WREADY ),
    .WDATA( s_axi_CONTROL_BUS_WDATA ),
    .WSTRB( s_axi_CONTROL_BUS_WSTRB ),
    .ARVALID( s_axi_CONTROL_BUS_ARVALID ),
    .ARREADY( s_axi_CONTROL_BUS_ARREADY ),
    .ARADDR( s_axi_CONTROL_BUS_ARADDR ),
    .RVALID( s_axi_CONTROL_BUS_RVALID ),
    .RREADY( s_axi_CONTROL_BUS_RREADY ),
    .RDATA( s_axi_CONTROL_BUS_RDATA ),
    .RRESP( s_axi_CONTROL_BUS_RRESP ),
    .BVALID( s_axi_CONTROL_BUS_BVALID ),
    .BREADY( s_axi_CONTROL_BUS_BREADY ),
    .BRESP( s_axi_CONTROL_BUS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( sobel_CONTROL_BUS_s_axi_U_ap_dummy_ce ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle ),
    .rows( rows ),
    .cols( cols ),
    .C_XR0C0( C_XR0C0 ),
    .C_XR0C1( C_XR0C1 ),
    .C_XR0C2( C_XR0C2 ),
    .C_XR1C0( C_XR1C0 ),
    .C_XR1C1( C_XR1C1 ),
    .C_XR1C2( C_XR1C2 ),
    .C_XR2C0( C_XR2C0 ),
    .C_XR2C1( C_XR2C1 ),
    .C_XR2C2( C_XR2C2 ),
    .C_YR0C0( C_YR0C0 ),
    .C_YR0C1( C_YR0C1 ),
    .C_YR0C2( C_YR0C2 ),
    .C_YR1C0( C_YR1C0 ),
    .C_YR1C1( C_YR1C1 ),
    .C_YR1C2( C_YR1C2 ),
    .C_YR2C0( C_YR2C0 ),
    .C_YR2C1( C_YR2C1 ),
    .C_YR2C2( C_YR2C2 ),
    .c_high_thresh( c_high_thresh ),
    .c_low_thresh( c_low_thresh ),
    .c_invert( c_invert ),
    .threshold( threshold )
);

sobel_Block_Mat_exit49_proc88 sobel_Block_Mat_exit49_proc88_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_Block_Mat_exit49_proc88_U0_ap_start ),
    .ap_done( sobel_Block_Mat_exit49_proc88_U0_ap_done ),
    .ap_continue( sobel_Block_Mat_exit49_proc88_U0_ap_continue ),
    .ap_idle( sobel_Block_Mat_exit49_proc88_U0_ap_idle ),
    .ap_ready( sobel_Block_Mat_exit49_proc88_U0_ap_ready ),
    .rows( sobel_Block_Mat_exit49_proc88_U0_rows ),
    .cols( sobel_Block_Mat_exit49_proc88_U0_cols ),
    .C_XR2C0( sobel_Block_Mat_exit49_proc88_U0_C_XR2C0 ),
    .C_YR0C0( sobel_Block_Mat_exit49_proc88_U0_C_YR0C0 ),
    .C_YR0C2( sobel_Block_Mat_exit49_proc88_U0_C_YR0C2 ),
    .C_YR1C0( sobel_Block_Mat_exit49_proc88_U0_C_YR1C0 ),
    .C_YR1C2( sobel_Block_Mat_exit49_proc88_U0_C_YR1C2 ),
    .C_YR2C0( sobel_Block_Mat_exit49_proc88_U0_C_YR2C0 ),
    .C_YR2C1( sobel_Block_Mat_exit49_proc88_U0_C_YR2C1 ),
    .c_high_thresh( sobel_Block_Mat_exit49_proc88_U0_c_high_thresh ),
    .C_YR1C1( sobel_Block_Mat_exit49_proc88_U0_C_YR1C1 ),
    .C_XR1C2( sobel_Block_Mat_exit49_proc88_U0_C_XR1C2 ),
    .C_YR0C1( sobel_Block_Mat_exit49_proc88_U0_C_YR0C1 ),
    .C_XR2C2( sobel_Block_Mat_exit49_proc88_U0_C_XR2C2 ),
    .C_XR0C0( sobel_Block_Mat_exit49_proc88_U0_C_XR0C0 ),
    .C_XR0C1( sobel_Block_Mat_exit49_proc88_U0_C_XR0C1 ),
    .C_XR0C2( sobel_Block_Mat_exit49_proc88_U0_C_XR0C2 ),
    .C_XR1C0( sobel_Block_Mat_exit49_proc88_U0_C_XR1C0 ),
    .C_XR2C1( sobel_Block_Mat_exit49_proc88_U0_C_XR2C1 ),
    .C_XR1C1( sobel_Block_Mat_exit49_proc88_U0_C_XR1C1 ),
    .c_low_thresh( sobel_Block_Mat_exit49_proc88_U0_c_low_thresh ),
    .c_invert( sobel_Block_Mat_exit49_proc88_U0_c_invert ),
    .empty_3( sobel_Block_Mat_exit49_proc88_U0_empty_3 ),
    .empty_4( sobel_Block_Mat_exit49_proc88_U0_empty_4 ),
    .empty( sobel_Block_Mat_exit49_proc88_U0_empty ),
    .img_0_rows_V_out_din( sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_din ),
    .img_0_rows_V_out_full_n( sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_full_n ),
    .img_0_rows_V_out_write( sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_write ),
    .img_0_rows_V_out1_din( sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_din ),
    .img_0_rows_V_out1_full_n( sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_full_n ),
    .img_0_rows_V_out1_write( sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_write ),
    .img_0_cols_V_out_din( sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_din ),
    .img_0_cols_V_out_full_n( sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_full_n ),
    .img_0_cols_V_out_write( sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_write ),
    .img_0_cols_V_out2_din( sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_din ),
    .img_0_cols_V_out2_full_n( sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_full_n ),
    .img_0_cols_V_out2_write( sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_write ),
    .C_XR2C0_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_din ),
    .C_XR2C0_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_full_n ),
    .C_XR2C0_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_write ),
    .C_YR0C0_out_din( sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_din ),
    .C_YR0C0_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_full_n ),
    .C_YR0C0_out_write( sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_write ),
    .C_YR0C2_out_din( sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_din ),
    .C_YR0C2_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_full_n ),
    .C_YR0C2_out_write( sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_write ),
    .C_YR1C0_out_din( sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_din ),
    .C_YR1C0_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_full_n ),
    .C_YR1C0_out_write( sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_write ),
    .C_YR1C2_out_din( sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_din ),
    .C_YR1C2_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_full_n ),
    .C_YR1C2_out_write( sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_write ),
    .C_YR2C0_out_din( sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_din ),
    .C_YR2C0_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_full_n ),
    .C_YR2C0_out_write( sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_write ),
    .C_YR2C1_out_din( sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_din ),
    .C_YR2C1_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_full_n ),
    .C_YR2C1_out_write( sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_write ),
    .c_high_thresh_out_din( sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_din ),
    .c_high_thresh_out_full_n( sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_full_n ),
    .c_high_thresh_out_write( sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_write ),
    .C_YR1C1_out_din( sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_din ),
    .C_YR1C1_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_full_n ),
    .C_YR1C1_out_write( sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_write ),
    .C_XR1C2_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_din ),
    .C_XR1C2_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_full_n ),
    .C_XR1C2_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_write ),
    .C_YR0C1_out_din( sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_din ),
    .C_YR0C1_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_full_n ),
    .C_YR0C1_out_write( sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_write ),
    .C_XR2C2_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_din ),
    .C_XR2C2_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_full_n ),
    .C_XR2C2_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_write ),
    .C_XR0C0_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_din ),
    .C_XR0C0_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_full_n ),
    .C_XR0C0_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_write ),
    .C_XR0C1_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_din ),
    .C_XR0C1_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_full_n ),
    .C_XR0C1_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_write ),
    .C_XR0C2_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_din ),
    .C_XR0C2_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_full_n ),
    .C_XR0C2_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_write ),
    .C_XR1C0_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_din ),
    .C_XR1C0_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_full_n ),
    .C_XR1C0_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_write ),
    .C_XR2C1_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_din ),
    .C_XR2C1_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_full_n ),
    .C_XR2C1_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_write ),
    .C_XR1C1_out_din( sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_din ),
    .C_XR1C1_out_full_n( sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_full_n ),
    .C_XR1C1_out_write( sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_write ),
    .c_low_thresh_out_din( sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_din ),
    .c_low_thresh_out_full_n( sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_full_n ),
    .c_low_thresh_out_write( sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_write ),
    .c_invert_out_din( sobel_Block_Mat_exit49_proc88_U0_c_invert_out_din ),
    .c_invert_out_full_n( sobel_Block_Mat_exit49_proc88_U0_c_invert_out_full_n ),
    .c_invert_out_write( sobel_Block_Mat_exit49_proc88_U0_c_invert_out_write ),
    .p_out_din( sobel_Block_Mat_exit49_proc88_U0_p_out_din ),
    .p_out_full_n( sobel_Block_Mat_exit49_proc88_U0_p_out_full_n ),
    .p_out_write( sobel_Block_Mat_exit49_proc88_U0_p_out_write ),
    .p_out1_din( sobel_Block_Mat_exit49_proc88_U0_p_out1_din ),
    .p_out1_full_n( sobel_Block_Mat_exit49_proc88_U0_p_out1_full_n ),
    .p_out1_write( sobel_Block_Mat_exit49_proc88_U0_p_out1_write ),
    .p_out2_din( sobel_Block_Mat_exit49_proc88_U0_p_out2_din ),
    .p_out2_full_n( sobel_Block_Mat_exit49_proc88_U0_p_out2_full_n ),
    .p_out2_write( sobel_Block_Mat_exit49_proc88_U0_p_out2_write ),
    .ap_return_0( sobel_Block_Mat_exit49_proc88_U0_ap_return_0 ),
    .ap_return_1( sobel_Block_Mat_exit49_proc88_U0_ap_return_1 ),
    .ap_return_2( sobel_Block_Mat_exit49_proc88_U0_ap_return_2 ),
    .ap_return_3( sobel_Block_Mat_exit49_proc88_U0_ap_return_3 )
);

sobel_AXIvideo2Mat_24_480_640_32_s sobel_AXIvideo2Mat_24_480_640_32_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_AXIvideo2Mat_24_480_640_32_U0_ap_start ),
    .ap_done( sobel_AXIvideo2Mat_24_480_640_32_U0_ap_done ),
    .ap_continue( sobel_AXIvideo2Mat_24_480_640_32_U0_ap_continue ),
    .ap_idle( sobel_AXIvideo2Mat_24_480_640_32_U0_ap_idle ),
    .ap_ready( sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready ),
    .video_in_TDATA( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TDATA ),
    .video_in_TVALID( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TVALID ),
    .video_in_TREADY( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TREADY ),
    .video_in_TKEEP( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TKEEP ),
    .video_in_TSTRB( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TSTRB ),
    .video_in_TUSER( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TUSER ),
    .video_in_TLAST( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TLAST ),
    .video_in_TID( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TID ),
    .video_in_TDEST( sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TDEST ),
    .img_rows_V_dout( sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_dout ),
    .img_rows_V_empty_n( sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_empty_n ),
    .img_rows_V_read( sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_read ),
    .img_cols_V_dout( sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_dout ),
    .img_cols_V_empty_n( sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_empty_n ),
    .img_cols_V_read( sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_read ),
    .img_data_stream_0_V_din( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_din ),
    .img_data_stream_0_V_full_n( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_full_n ),
    .img_data_stream_0_V_write( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_write ),
    .img_data_stream_1_V_din( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_din ),
    .img_data_stream_1_V_full_n( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_full_n ),
    .img_data_stream_1_V_write( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_write ),
    .img_data_stream_2_V_din( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_din ),
    .img_data_stream_2_V_full_n( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_full_n ),
    .img_data_stream_2_V_write( sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_write )
);

sobel_GaussianBlur sobel_GaussianBlur_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_GaussianBlur_U0_ap_start ),
    .ap_done( sobel_GaussianBlur_U0_ap_done ),
    .ap_continue( sobel_GaussianBlur_U0_ap_continue ),
    .ap_idle( sobel_GaussianBlur_U0_ap_idle ),
    .ap_ready( sobel_GaussianBlur_U0_ap_ready ),
    .p_src_rows_V_dout( sobel_GaussianBlur_U0_p_src_rows_V_dout ),
    .p_src_rows_V_empty_n( sobel_GaussianBlur_U0_p_src_rows_V_empty_n ),
    .p_src_rows_V_read( sobel_GaussianBlur_U0_p_src_rows_V_read ),
    .p_src_cols_V_dout( sobel_GaussianBlur_U0_p_src_cols_V_dout ),
    .p_src_cols_V_empty_n( sobel_GaussianBlur_U0_p_src_cols_V_empty_n ),
    .p_src_cols_V_read( sobel_GaussianBlur_U0_p_src_cols_V_read ),
    .p_src_data_stream_0_V_dout( sobel_GaussianBlur_U0_p_src_data_stream_0_V_dout ),
    .p_src_data_stream_0_V_empty_n( sobel_GaussianBlur_U0_p_src_data_stream_0_V_empty_n ),
    .p_src_data_stream_0_V_read( sobel_GaussianBlur_U0_p_src_data_stream_0_V_read ),
    .p_src_data_stream_1_V_dout( sobel_GaussianBlur_U0_p_src_data_stream_1_V_dout ),
    .p_src_data_stream_1_V_empty_n( sobel_GaussianBlur_U0_p_src_data_stream_1_V_empty_n ),
    .p_src_data_stream_1_V_read( sobel_GaussianBlur_U0_p_src_data_stream_1_V_read ),
    .p_src_data_stream_2_V_dout( sobel_GaussianBlur_U0_p_src_data_stream_2_V_dout ),
    .p_src_data_stream_2_V_empty_n( sobel_GaussianBlur_U0_p_src_data_stream_2_V_empty_n ),
    .p_src_data_stream_2_V_read( sobel_GaussianBlur_U0_p_src_data_stream_2_V_read ),
    .p_dst_data_stream_0_V_din( sobel_GaussianBlur_U0_p_dst_data_stream_0_V_din ),
    .p_dst_data_stream_0_V_full_n( sobel_GaussianBlur_U0_p_dst_data_stream_0_V_full_n ),
    .p_dst_data_stream_0_V_write( sobel_GaussianBlur_U0_p_dst_data_stream_0_V_write ),
    .p_dst_data_stream_1_V_din( sobel_GaussianBlur_U0_p_dst_data_stream_1_V_din ),
    .p_dst_data_stream_1_V_full_n( sobel_GaussianBlur_U0_p_dst_data_stream_1_V_full_n ),
    .p_dst_data_stream_1_V_write( sobel_GaussianBlur_U0_p_dst_data_stream_1_V_write ),
    .p_dst_data_stream_2_V_din( sobel_GaussianBlur_U0_p_dst_data_stream_2_V_din ),
    .p_dst_data_stream_2_V_full_n( sobel_GaussianBlur_U0_p_dst_data_stream_2_V_full_n ),
    .p_dst_data_stream_2_V_write( sobel_GaussianBlur_U0_p_dst_data_stream_2_V_write )
);

sobel_sobel_filter_core sobel_sobel_filter_core_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_sobel_filter_core_U0_ap_start ),
    .ap_done( sobel_sobel_filter_core_U0_ap_done ),
    .ap_continue( sobel_sobel_filter_core_U0_ap_continue ),
    .ap_idle( sobel_sobel_filter_core_U0_ap_idle ),
    .ap_ready( sobel_sobel_filter_core_U0_ap_ready ),
    .src_data_stream_0_V_dout( sobel_sobel_filter_core_U0_src_data_stream_0_V_dout ),
    .src_data_stream_0_V_empty_n( sobel_sobel_filter_core_U0_src_data_stream_0_V_empty_n ),
    .src_data_stream_0_V_read( sobel_sobel_filter_core_U0_src_data_stream_0_V_read ),
    .src_data_stream_1_V_dout( sobel_sobel_filter_core_U0_src_data_stream_1_V_dout ),
    .src_data_stream_1_V_empty_n( sobel_sobel_filter_core_U0_src_data_stream_1_V_empty_n ),
    .src_data_stream_1_V_read( sobel_sobel_filter_core_U0_src_data_stream_1_V_read ),
    .src_data_stream_2_V_dout( sobel_sobel_filter_core_U0_src_data_stream_2_V_dout ),
    .src_data_stream_2_V_empty_n( sobel_sobel_filter_core_U0_src_data_stream_2_V_empty_n ),
    .src_data_stream_2_V_read( sobel_sobel_filter_core_U0_src_data_stream_2_V_read ),
    .dst_data_stream_V_din( sobel_sobel_filter_core_U0_dst_data_stream_V_din ),
    .dst_data_stream_V_full_n( sobel_sobel_filter_core_U0_dst_data_stream_V_full_n ),
    .dst_data_stream_V_write( sobel_sobel_filter_core_U0_dst_data_stream_V_write ),
    .rows_dout( sobel_sobel_filter_core_U0_rows_dout ),
    .rows_empty_n( sobel_sobel_filter_core_U0_rows_empty_n ),
    .rows_read( sobel_sobel_filter_core_U0_rows_read ),
    .cols_dout( sobel_sobel_filter_core_U0_cols_dout ),
    .cols_empty_n( sobel_sobel_filter_core_U0_cols_empty_n ),
    .cols_read( sobel_sobel_filter_core_U0_cols_read ),
    .C_XR0C0_dout( sobel_sobel_filter_core_U0_C_XR0C0_dout ),
    .C_XR0C0_empty_n( sobel_sobel_filter_core_U0_C_XR0C0_empty_n ),
    .C_XR0C0_read( sobel_sobel_filter_core_U0_C_XR0C0_read ),
    .C_XR0C1_dout( sobel_sobel_filter_core_U0_C_XR0C1_dout ),
    .C_XR0C1_empty_n( sobel_sobel_filter_core_U0_C_XR0C1_empty_n ),
    .C_XR0C1_read( sobel_sobel_filter_core_U0_C_XR0C1_read ),
    .C_XR0C2_dout( sobel_sobel_filter_core_U0_C_XR0C2_dout ),
    .C_XR0C2_empty_n( sobel_sobel_filter_core_U0_C_XR0C2_empty_n ),
    .C_XR0C2_read( sobel_sobel_filter_core_U0_C_XR0C2_read ),
    .C_XR1C0_dout( sobel_sobel_filter_core_U0_C_XR1C0_dout ),
    .C_XR1C0_empty_n( sobel_sobel_filter_core_U0_C_XR1C0_empty_n ),
    .C_XR1C0_read( sobel_sobel_filter_core_U0_C_XR1C0_read ),
    .C_XR1C1_dout( sobel_sobel_filter_core_U0_C_XR1C1_dout ),
    .C_XR1C1_empty_n( sobel_sobel_filter_core_U0_C_XR1C1_empty_n ),
    .C_XR1C1_read( sobel_sobel_filter_core_U0_C_XR1C1_read ),
    .C_XR1C2_dout( sobel_sobel_filter_core_U0_C_XR1C2_dout ),
    .C_XR1C2_empty_n( sobel_sobel_filter_core_U0_C_XR1C2_empty_n ),
    .C_XR1C2_read( sobel_sobel_filter_core_U0_C_XR1C2_read ),
    .C_XR2C0_dout( sobel_sobel_filter_core_U0_C_XR2C0_dout ),
    .C_XR2C0_empty_n( sobel_sobel_filter_core_U0_C_XR2C0_empty_n ),
    .C_XR2C0_read( sobel_sobel_filter_core_U0_C_XR2C0_read ),
    .C_XR2C1_dout( sobel_sobel_filter_core_U0_C_XR2C1_dout ),
    .C_XR2C1_empty_n( sobel_sobel_filter_core_U0_C_XR2C1_empty_n ),
    .C_XR2C1_read( sobel_sobel_filter_core_U0_C_XR2C1_read ),
    .C_XR2C2_dout( sobel_sobel_filter_core_U0_C_XR2C2_dout ),
    .C_XR2C2_empty_n( sobel_sobel_filter_core_U0_C_XR2C2_empty_n ),
    .C_XR2C2_read( sobel_sobel_filter_core_U0_C_XR2C2_read ),
    .C_YR0C0_dout( sobel_sobel_filter_core_U0_C_YR0C0_dout ),
    .C_YR0C0_empty_n( sobel_sobel_filter_core_U0_C_YR0C0_empty_n ),
    .C_YR0C0_read( sobel_sobel_filter_core_U0_C_YR0C0_read ),
    .C_YR0C1_dout( sobel_sobel_filter_core_U0_C_YR0C1_dout ),
    .C_YR0C1_empty_n( sobel_sobel_filter_core_U0_C_YR0C1_empty_n ),
    .C_YR0C1_read( sobel_sobel_filter_core_U0_C_YR0C1_read ),
    .C_YR0C2_dout( sobel_sobel_filter_core_U0_C_YR0C2_dout ),
    .C_YR0C2_empty_n( sobel_sobel_filter_core_U0_C_YR0C2_empty_n ),
    .C_YR0C2_read( sobel_sobel_filter_core_U0_C_YR0C2_read ),
    .C_YR1C0_dout( sobel_sobel_filter_core_U0_C_YR1C0_dout ),
    .C_YR1C0_empty_n( sobel_sobel_filter_core_U0_C_YR1C0_empty_n ),
    .C_YR1C0_read( sobel_sobel_filter_core_U0_C_YR1C0_read ),
    .C_YR1C1_dout( sobel_sobel_filter_core_U0_C_YR1C1_dout ),
    .C_YR1C1_empty_n( sobel_sobel_filter_core_U0_C_YR1C1_empty_n ),
    .C_YR1C1_read( sobel_sobel_filter_core_U0_C_YR1C1_read ),
    .C_YR1C2_dout( sobel_sobel_filter_core_U0_C_YR1C2_dout ),
    .C_YR1C2_empty_n( sobel_sobel_filter_core_U0_C_YR1C2_empty_n ),
    .C_YR1C2_read( sobel_sobel_filter_core_U0_C_YR1C2_read ),
    .C_YR2C0_dout( sobel_sobel_filter_core_U0_C_YR2C0_dout ),
    .C_YR2C0_empty_n( sobel_sobel_filter_core_U0_C_YR2C0_empty_n ),
    .C_YR2C0_read( sobel_sobel_filter_core_U0_C_YR2C0_read ),
    .C_YR2C1_dout( sobel_sobel_filter_core_U0_C_YR2C1_dout ),
    .C_YR2C1_empty_n( sobel_sobel_filter_core_U0_C_YR2C1_empty_n ),
    .C_YR2C1_read( sobel_sobel_filter_core_U0_C_YR2C1_read ),
    .c_high_thresh_dout( sobel_sobel_filter_core_U0_c_high_thresh_dout ),
    .c_high_thresh_empty_n( sobel_sobel_filter_core_U0_c_high_thresh_empty_n ),
    .c_high_thresh_read( sobel_sobel_filter_core_U0_c_high_thresh_read ),
    .c_low_thresh_dout( sobel_sobel_filter_core_U0_c_low_thresh_dout ),
    .c_low_thresh_empty_n( sobel_sobel_filter_core_U0_c_low_thresh_empty_n ),
    .c_low_thresh_read( sobel_sobel_filter_core_U0_c_low_thresh_read ),
    .c_invert_dout( sobel_sobel_filter_core_U0_c_invert_dout ),
    .c_invert_empty_n( sobel_sobel_filter_core_U0_c_invert_empty_n ),
    .c_invert_read( sobel_sobel_filter_core_U0_c_invert_read )
);

sobel_Threshold_480_640_0_0_s sobel_Threshold_480_640_0_0_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_Threshold_480_640_0_0_U0_ap_start ),
    .ap_done( sobel_Threshold_480_640_0_0_U0_ap_done ),
    .ap_continue( sobel_Threshold_480_640_0_0_U0_ap_continue ),
    .ap_idle( sobel_Threshold_480_640_0_0_U0_ap_idle ),
    .ap_ready( sobel_Threshold_480_640_0_0_U0_ap_ready ),
    .src_rows_V_read( sobel_Threshold_480_640_0_0_U0_src_rows_V_read ),
    .src_cols_V_read( sobel_Threshold_480_640_0_0_U0_src_cols_V_read ),
    .src_data_stream_V_dout( sobel_Threshold_480_640_0_0_U0_src_data_stream_V_dout ),
    .src_data_stream_V_empty_n( sobel_Threshold_480_640_0_0_U0_src_data_stream_V_empty_n ),
    .src_data_stream_V_read( sobel_Threshold_480_640_0_0_U0_src_data_stream_V_read ),
    .dst_data_stream_V_din( sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_din ),
    .dst_data_stream_V_full_n( sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_full_n ),
    .dst_data_stream_V_write( sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_write ),
    .thresh_dout( sobel_Threshold_480_640_0_0_U0_thresh_dout ),
    .thresh_empty_n( sobel_Threshold_480_640_0_0_U0_thresh_empty_n ),
    .thresh_read( sobel_Threshold_480_640_0_0_U0_thresh_read )
);

sobel_Mat2AXIvideo_8_480_640_0_s sobel_Mat2AXIvideo_8_480_640_0_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( sobel_Mat2AXIvideo_8_480_640_0_U0_ap_start ),
    .ap_done( sobel_Mat2AXIvideo_8_480_640_0_U0_ap_done ),
    .ap_continue( sobel_Mat2AXIvideo_8_480_640_0_U0_ap_continue ),
    .ap_idle( sobel_Mat2AXIvideo_8_480_640_0_U0_ap_idle ),
    .ap_ready( sobel_Mat2AXIvideo_8_480_640_0_U0_ap_ready ),
    .img_rows_V_read( sobel_Mat2AXIvideo_8_480_640_0_U0_img_rows_V_read ),
    .img_cols_V_read( sobel_Mat2AXIvideo_8_480_640_0_U0_img_cols_V_read ),
    .img_data_stream_V_dout( sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_dout ),
    .img_data_stream_V_empty_n( sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_empty_n ),
    .img_data_stream_V_read( sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_read ),
    .video_out_TDATA( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TDATA ),
    .video_out_TVALID( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TVALID ),
    .video_out_TREADY( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TREADY ),
    .video_out_TKEEP( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TKEEP ),
    .video_out_TSTRB( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TSTRB ),
    .video_out_TUSER( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TUSER ),
    .video_out_TLAST( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TLAST ),
    .video_out_TID( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TID ),
    .video_out_TDEST( sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TDEST )
);

FIFO_sobel_img_0_rows_V_channel img_0_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_0_rows_V_channel_U_ap_dummy_ce ),
    .if_din( img_0_rows_V_channel_din ),
    .if_full_n( img_0_rows_V_channel_full_n ),
    .if_write( img_0_rows_V_channel_write ),
    .if_dout( img_0_rows_V_channel_dout ),
    .if_empty_n( img_0_rows_V_channel_empty_n ),
    .if_read( img_0_rows_V_channel_read )
);

FIFO_sobel_img_0_rows_V_channel23 img_0_rows_V_channel23_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_rows_V_channel23_U_ap_dummy_ce ),
    .if_write_ce( img_0_rows_V_channel23_U_ap_dummy_ce ),
    .if_din( img_0_rows_V_channel23_din ),
    .if_full_n( img_0_rows_V_channel23_full_n ),
    .if_write( img_0_rows_V_channel23_write ),
    .if_dout( img_0_rows_V_channel23_dout ),
    .if_empty_n( img_0_rows_V_channel23_empty_n ),
    .if_read( img_0_rows_V_channel23_read )
);

FIFO_sobel_img_0_cols_V_channel img_0_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_0_cols_V_channel_U_ap_dummy_ce ),
    .if_din( img_0_cols_V_channel_din ),
    .if_full_n( img_0_cols_V_channel_full_n ),
    .if_write( img_0_cols_V_channel_write ),
    .if_dout( img_0_cols_V_channel_dout ),
    .if_empty_n( img_0_cols_V_channel_empty_n ),
    .if_read( img_0_cols_V_channel_read )
);

FIFO_sobel_img_0_cols_V_channel24 img_0_cols_V_channel24_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_cols_V_channel24_U_ap_dummy_ce ),
    .if_write_ce( img_0_cols_V_channel24_U_ap_dummy_ce ),
    .if_din( img_0_cols_V_channel24_din ),
    .if_full_n( img_0_cols_V_channel24_full_n ),
    .if_write( img_0_cols_V_channel24_write ),
    .if_dout( img_0_cols_V_channel24_dout ),
    .if_empty_n( img_0_cols_V_channel24_empty_n ),
    .if_read( img_0_cols_V_channel24_read )
);

FIFO_sobel_C_XR2C0_channel C_XR2C0_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR2C0_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR2C0_channel_U_ap_dummy_ce ),
    .if_din( C_XR2C0_channel_din ),
    .if_full_n( C_XR2C0_channel_full_n ),
    .if_write( C_XR2C0_channel_write ),
    .if_dout( C_XR2C0_channel_dout ),
    .if_empty_n( C_XR2C0_channel_empty_n ),
    .if_read( C_XR2C0_channel_read )
);

FIFO_sobel_C_YR0C0_channel C_YR0C0_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_YR0C0_channel_U_ap_dummy_ce ),
    .if_write_ce( C_YR0C0_channel_U_ap_dummy_ce ),
    .if_din( C_YR0C0_channel_din ),
    .if_full_n( C_YR0C0_channel_full_n ),
    .if_write( C_YR0C0_channel_write ),
    .if_dout( C_YR0C0_channel_dout ),
    .if_empty_n( C_YR0C0_channel_empty_n ),
    .if_read( C_YR0C0_channel_read )
);

FIFO_sobel_C_YR0C2_channel C_YR0C2_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_YR0C2_channel_U_ap_dummy_ce ),
    .if_write_ce( C_YR0C2_channel_U_ap_dummy_ce ),
    .if_din( C_YR0C2_channel_din ),
    .if_full_n( C_YR0C2_channel_full_n ),
    .if_write( C_YR0C2_channel_write ),
    .if_dout( C_YR0C2_channel_dout ),
    .if_empty_n( C_YR0C2_channel_empty_n ),
    .if_read( C_YR0C2_channel_read )
);

FIFO_sobel_C_YR1C0_channel C_YR1C0_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_YR1C0_channel_U_ap_dummy_ce ),
    .if_write_ce( C_YR1C0_channel_U_ap_dummy_ce ),
    .if_din( C_YR1C0_channel_din ),
    .if_full_n( C_YR1C0_channel_full_n ),
    .if_write( C_YR1C0_channel_write ),
    .if_dout( C_YR1C0_channel_dout ),
    .if_empty_n( C_YR1C0_channel_empty_n ),
    .if_read( C_YR1C0_channel_read )
);

FIFO_sobel_C_YR1C2_channel C_YR1C2_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_YR1C2_channel_U_ap_dummy_ce ),
    .if_write_ce( C_YR1C2_channel_U_ap_dummy_ce ),
    .if_din( C_YR1C2_channel_din ),
    .if_full_n( C_YR1C2_channel_full_n ),
    .if_write( C_YR1C2_channel_write ),
    .if_dout( C_YR1C2_channel_dout ),
    .if_empty_n( C_YR1C2_channel_empty_n ),
    .if_read( C_YR1C2_channel_read )
);

FIFO_sobel_C_YR2C0_channel C_YR2C0_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_YR2C0_channel_U_ap_dummy_ce ),
    .if_write_ce( C_YR2C0_channel_U_ap_dummy_ce ),
    .if_din( C_YR2C0_channel_din ),
    .if_full_n( C_YR2C0_channel_full_n ),
    .if_write( C_YR2C0_channel_write ),
    .if_dout( C_YR2C0_channel_dout ),
    .if_empty_n( C_YR2C0_channel_empty_n ),
    .if_read( C_YR2C0_channel_read )
);

FIFO_sobel_C_YR2C1_channel C_YR2C1_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_YR2C1_channel_U_ap_dummy_ce ),
    .if_write_ce( C_YR2C1_channel_U_ap_dummy_ce ),
    .if_din( C_YR2C1_channel_din ),
    .if_full_n( C_YR2C1_channel_full_n ),
    .if_write( C_YR2C1_channel_write ),
    .if_dout( C_YR2C1_channel_dout ),
    .if_empty_n( C_YR2C1_channel_empty_n ),
    .if_read( C_YR2C1_channel_read )
);

FIFO_sobel_c_high_thresh_channel c_high_thresh_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( c_high_thresh_channel_U_ap_dummy_ce ),
    .if_write_ce( c_high_thresh_channel_U_ap_dummy_ce ),
    .if_din( c_high_thresh_channel_din ),
    .if_full_n( c_high_thresh_channel_full_n ),
    .if_write( c_high_thresh_channel_write ),
    .if_dout( c_high_thresh_channel_dout ),
    .if_empty_n( c_high_thresh_channel_empty_n ),
    .if_read( c_high_thresh_channel_read )
);

FIFO_sobel_C_YR1C1_channel C_YR1C1_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_YR1C1_channel_U_ap_dummy_ce ),
    .if_write_ce( C_YR1C1_channel_U_ap_dummy_ce ),
    .if_din( C_YR1C1_channel_din ),
    .if_full_n( C_YR1C1_channel_full_n ),
    .if_write( C_YR1C1_channel_write ),
    .if_dout( C_YR1C1_channel_dout ),
    .if_empty_n( C_YR1C1_channel_empty_n ),
    .if_read( C_YR1C1_channel_read )
);

FIFO_sobel_C_XR1C2_channel C_XR1C2_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR1C2_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR1C2_channel_U_ap_dummy_ce ),
    .if_din( C_XR1C2_channel_din ),
    .if_full_n( C_XR1C2_channel_full_n ),
    .if_write( C_XR1C2_channel_write ),
    .if_dout( C_XR1C2_channel_dout ),
    .if_empty_n( C_XR1C2_channel_empty_n ),
    .if_read( C_XR1C2_channel_read )
);

FIFO_sobel_C_YR0C1_channel C_YR0C1_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_YR0C1_channel_U_ap_dummy_ce ),
    .if_write_ce( C_YR0C1_channel_U_ap_dummy_ce ),
    .if_din( C_YR0C1_channel_din ),
    .if_full_n( C_YR0C1_channel_full_n ),
    .if_write( C_YR0C1_channel_write ),
    .if_dout( C_YR0C1_channel_dout ),
    .if_empty_n( C_YR0C1_channel_empty_n ),
    .if_read( C_YR0C1_channel_read )
);

FIFO_sobel_C_XR2C2_channel C_XR2C2_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR2C2_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR2C2_channel_U_ap_dummy_ce ),
    .if_din( C_XR2C2_channel_din ),
    .if_full_n( C_XR2C2_channel_full_n ),
    .if_write( C_XR2C2_channel_write ),
    .if_dout( C_XR2C2_channel_dout ),
    .if_empty_n( C_XR2C2_channel_empty_n ),
    .if_read( C_XR2C2_channel_read )
);

FIFO_sobel_C_XR0C0_channel C_XR0C0_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR0C0_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR0C0_channel_U_ap_dummy_ce ),
    .if_din( C_XR0C0_channel_din ),
    .if_full_n( C_XR0C0_channel_full_n ),
    .if_write( C_XR0C0_channel_write ),
    .if_dout( C_XR0C0_channel_dout ),
    .if_empty_n( C_XR0C0_channel_empty_n ),
    .if_read( C_XR0C0_channel_read )
);

FIFO_sobel_C_XR0C1_channel C_XR0C1_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR0C1_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR0C1_channel_U_ap_dummy_ce ),
    .if_din( C_XR0C1_channel_din ),
    .if_full_n( C_XR0C1_channel_full_n ),
    .if_write( C_XR0C1_channel_write ),
    .if_dout( C_XR0C1_channel_dout ),
    .if_empty_n( C_XR0C1_channel_empty_n ),
    .if_read( C_XR0C1_channel_read )
);

FIFO_sobel_C_XR0C2_channel C_XR0C2_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR0C2_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR0C2_channel_U_ap_dummy_ce ),
    .if_din( C_XR0C2_channel_din ),
    .if_full_n( C_XR0C2_channel_full_n ),
    .if_write( C_XR0C2_channel_write ),
    .if_dout( C_XR0C2_channel_dout ),
    .if_empty_n( C_XR0C2_channel_empty_n ),
    .if_read( C_XR0C2_channel_read )
);

FIFO_sobel_C_XR1C0_channel C_XR1C0_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR1C0_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR1C0_channel_U_ap_dummy_ce ),
    .if_din( C_XR1C0_channel_din ),
    .if_full_n( C_XR1C0_channel_full_n ),
    .if_write( C_XR1C0_channel_write ),
    .if_dout( C_XR1C0_channel_dout ),
    .if_empty_n( C_XR1C0_channel_empty_n ),
    .if_read( C_XR1C0_channel_read )
);

FIFO_sobel_C_XR2C1_channel C_XR2C1_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR2C1_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR2C1_channel_U_ap_dummy_ce ),
    .if_din( C_XR2C1_channel_din ),
    .if_full_n( C_XR2C1_channel_full_n ),
    .if_write( C_XR2C1_channel_write ),
    .if_dout( C_XR2C1_channel_dout ),
    .if_empty_n( C_XR2C1_channel_empty_n ),
    .if_read( C_XR2C1_channel_read )
);

FIFO_sobel_C_XR1C1_channel C_XR1C1_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( C_XR1C1_channel_U_ap_dummy_ce ),
    .if_write_ce( C_XR1C1_channel_U_ap_dummy_ce ),
    .if_din( C_XR1C1_channel_din ),
    .if_full_n( C_XR1C1_channel_full_n ),
    .if_write( C_XR1C1_channel_write ),
    .if_dout( C_XR1C1_channel_dout ),
    .if_empty_n( C_XR1C1_channel_empty_n ),
    .if_read( C_XR1C1_channel_read )
);

FIFO_sobel_c_low_thresh_channel c_low_thresh_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( c_low_thresh_channel_U_ap_dummy_ce ),
    .if_write_ce( c_low_thresh_channel_U_ap_dummy_ce ),
    .if_din( c_low_thresh_channel_din ),
    .if_full_n( c_low_thresh_channel_full_n ),
    .if_write( c_low_thresh_channel_write ),
    .if_dout( c_low_thresh_channel_dout ),
    .if_empty_n( c_low_thresh_channel_empty_n ),
    .if_read( c_low_thresh_channel_read )
);

FIFO_sobel_c_invert_channel c_invert_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( c_invert_channel_U_ap_dummy_ce ),
    .if_write_ce( c_invert_channel_U_ap_dummy_ce ),
    .if_din( c_invert_channel_din ),
    .if_full_n( c_invert_channel_full_n ),
    .if_write( c_invert_channel_write ),
    .if_dout( c_invert_channel_dout ),
    .if_empty_n( c_invert_channel_empty_n ),
    .if_read( c_invert_channel_read )
);

FIFO_sobel_p_channel p_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( p_channel_U_ap_dummy_ce ),
    .if_write_ce( p_channel_U_ap_dummy_ce ),
    .if_din( p_channel_din ),
    .if_full_n( p_channel_full_n ),
    .if_write( p_channel_write ),
    .if_dout( p_channel_dout ),
    .if_empty_n( p_channel_empty_n ),
    .if_read( p_channel_read )
);

FIFO_sobel_p_channel25 p_channel25_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( p_channel25_U_ap_dummy_ce ),
    .if_write_ce( p_channel25_U_ap_dummy_ce ),
    .if_din( p_channel25_din ),
    .if_full_n( p_channel25_full_n ),
    .if_write( p_channel25_write ),
    .if_dout( p_channel25_dout ),
    .if_empty_n( p_channel25_empty_n ),
    .if_read( p_channel25_read )
);

FIFO_sobel_p_channel26 p_channel26_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( p_channel26_U_ap_dummy_ce ),
    .if_write_ce( p_channel26_U_ap_dummy_ce ),
    .if_din( p_channel26_din ),
    .if_full_n( p_channel26_full_n ),
    .if_write( p_channel26_write ),
    .if_dout( p_channel26_dout ),
    .if_empty_n( p_channel26_empty_n ),
    .if_read( p_channel26_read )
);

FIFO_sobel_img_2_rows_V_channel img_2_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_2_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_2_rows_V_channel_U_ap_dummy_ce ),
    .if_din( img_2_rows_V_channel_din ),
    .if_full_n( img_2_rows_V_channel_full_n ),
    .if_write( img_2_rows_V_channel_write ),
    .if_dout( img_2_rows_V_channel_dout ),
    .if_empty_n( img_2_rows_V_channel_empty_n ),
    .if_read( img_2_rows_V_channel_read )
);

FIFO_sobel_img_2_cols_V_channel img_2_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_2_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_2_cols_V_channel_U_ap_dummy_ce ),
    .if_din( img_2_cols_V_channel_din ),
    .if_full_n( img_2_cols_V_channel_full_n ),
    .if_write( img_2_cols_V_channel_write ),
    .if_dout( img_2_cols_V_channel_dout ),
    .if_empty_n( img_2_cols_V_channel_empty_n ),
    .if_read( img_2_cols_V_channel_read )
);

FIFO_sobel_img_3_rows_V_channel img_3_rows_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_3_rows_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_3_rows_V_channel_U_ap_dummy_ce ),
    .if_din( img_3_rows_V_channel_din ),
    .if_full_n( img_3_rows_V_channel_full_n ),
    .if_write( img_3_rows_V_channel_write ),
    .if_dout( img_3_rows_V_channel_dout ),
    .if_empty_n( img_3_rows_V_channel_empty_n ),
    .if_read( img_3_rows_V_channel_read )
);

FIFO_sobel_img_3_cols_V_channel img_3_cols_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_3_cols_V_channel_U_ap_dummy_ce ),
    .if_write_ce( img_3_cols_V_channel_U_ap_dummy_ce ),
    .if_din( img_3_cols_V_channel_din ),
    .if_full_n( img_3_cols_V_channel_full_n ),
    .if_write( img_3_cols_V_channel_write ),
    .if_dout( img_3_cols_V_channel_dout ),
    .if_empty_n( img_3_cols_V_channel_empty_n ),
    .if_read( img_3_cols_V_channel_read )
);

FIFO_sobel_img_0_data_stream_0_V img_0_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_0_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_0_data_stream_0_V_din ),
    .if_full_n( img_0_data_stream_0_V_full_n ),
    .if_write( img_0_data_stream_0_V_write ),
    .if_dout( img_0_data_stream_0_V_dout ),
    .if_empty_n( img_0_data_stream_0_V_empty_n ),
    .if_read( img_0_data_stream_0_V_read )
);

FIFO_sobel_img_0_data_stream_1_V img_0_data_stream_1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_data_stream_1_V_U_ap_dummy_ce ),
    .if_write_ce( img_0_data_stream_1_V_U_ap_dummy_ce ),
    .if_din( img_0_data_stream_1_V_din ),
    .if_full_n( img_0_data_stream_1_V_full_n ),
    .if_write( img_0_data_stream_1_V_write ),
    .if_dout( img_0_data_stream_1_V_dout ),
    .if_empty_n( img_0_data_stream_1_V_empty_n ),
    .if_read( img_0_data_stream_1_V_read )
);

FIFO_sobel_img_0_data_stream_2_V img_0_data_stream_2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_0_data_stream_2_V_U_ap_dummy_ce ),
    .if_write_ce( img_0_data_stream_2_V_U_ap_dummy_ce ),
    .if_din( img_0_data_stream_2_V_din ),
    .if_full_n( img_0_data_stream_2_V_full_n ),
    .if_write( img_0_data_stream_2_V_write ),
    .if_dout( img_0_data_stream_2_V_dout ),
    .if_empty_n( img_0_data_stream_2_V_empty_n ),
    .if_read( img_0_data_stream_2_V_read )
);

FIFO_sobel_img_1_data_stream_0_V img_1_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_1_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_1_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_1_data_stream_0_V_din ),
    .if_full_n( img_1_data_stream_0_V_full_n ),
    .if_write( img_1_data_stream_0_V_write ),
    .if_dout( img_1_data_stream_0_V_dout ),
    .if_empty_n( img_1_data_stream_0_V_empty_n ),
    .if_read( img_1_data_stream_0_V_read )
);

FIFO_sobel_img_1_data_stream_1_V img_1_data_stream_1_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_1_data_stream_1_V_U_ap_dummy_ce ),
    .if_write_ce( img_1_data_stream_1_V_U_ap_dummy_ce ),
    .if_din( img_1_data_stream_1_V_din ),
    .if_full_n( img_1_data_stream_1_V_full_n ),
    .if_write( img_1_data_stream_1_V_write ),
    .if_dout( img_1_data_stream_1_V_dout ),
    .if_empty_n( img_1_data_stream_1_V_empty_n ),
    .if_read( img_1_data_stream_1_V_read )
);

FIFO_sobel_img_1_data_stream_2_V img_1_data_stream_2_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_1_data_stream_2_V_U_ap_dummy_ce ),
    .if_write_ce( img_1_data_stream_2_V_U_ap_dummy_ce ),
    .if_din( img_1_data_stream_2_V_din ),
    .if_full_n( img_1_data_stream_2_V_full_n ),
    .if_write( img_1_data_stream_2_V_write ),
    .if_dout( img_1_data_stream_2_V_dout ),
    .if_empty_n( img_1_data_stream_2_V_empty_n ),
    .if_read( img_1_data_stream_2_V_read )
);

FIFO_sobel_img_2_data_stream_0_V img_2_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_2_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_2_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_2_data_stream_0_V_din ),
    .if_full_n( img_2_data_stream_0_V_full_n ),
    .if_write( img_2_data_stream_0_V_write ),
    .if_dout( img_2_data_stream_0_V_dout ),
    .if_empty_n( img_2_data_stream_0_V_empty_n ),
    .if_read( img_2_data_stream_0_V_read )
);

FIFO_sobel_img_3_data_stream_0_V img_3_data_stream_0_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( img_3_data_stream_0_V_U_ap_dummy_ce ),
    .if_write_ce( img_3_data_stream_0_V_U_ap_dummy_ce ),
    .if_din( img_3_data_stream_0_V_din ),
    .if_full_n( img_3_data_stream_0_V_full_n ),
    .if_write( img_3_data_stream_0_V_write ),
    .if_dout( img_3_data_stream_0_V_dout ),
    .if_empty_n( img_3_data_stream_0_V_empty_n ),
    .if_read( img_3_data_stream_0_V_read )
);



/// ap_reg_procdone_sobel_AXIvideo2Mat_24_480_640_32_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_AXIvideo2Mat_24_480_640_32_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_AXIvideo2Mat_24_480_640_32_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_AXIvideo2Mat_24_480_640_32_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_AXIvideo2Mat_24_480_640_32_U0_ap_done)) begin
            ap_reg_procdone_sobel_AXIvideo2Mat_24_480_640_32_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_Block_Mat_exit49_proc88_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_Block_Mat_exit49_proc88_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_Block_Mat_exit49_proc88_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_Block_Mat_exit49_proc88_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done)) begin
            ap_reg_procdone_sobel_Block_Mat_exit49_proc88_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_GaussianBlur_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_GaussianBlur_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_GaussianBlur_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_GaussianBlur_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_GaussianBlur_U0_ap_done)) begin
            ap_reg_procdone_sobel_GaussianBlur_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_Mat2AXIvideo_8_480_640_0_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_Mat2AXIvideo_8_480_640_0_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_Mat2AXIvideo_8_480_640_0_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_Mat2AXIvideo_8_480_640_0_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_Mat2AXIvideo_8_480_640_0_U0_ap_done)) begin
            ap_reg_procdone_sobel_Mat2AXIvideo_8_480_640_0_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_Threshold_480_640_0_0_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_Threshold_480_640_0_0_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_Threshold_480_640_0_0_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_Threshold_480_640_0_0_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_Threshold_480_640_0_0_U0_ap_done)) begin
            ap_reg_procdone_sobel_Threshold_480_640_0_0_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_procdone_sobel_sobel_filter_core_U0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_procdone_sobel_sobel_filter_core_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_sobel_sobel_filter_core_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_sobel_sobel_filter_core_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_sobel_filter_core_U0_ap_done)) begin
            ap_reg_procdone_sobel_sobel_filter_core_U0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_2_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_2_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done) & (ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_continue))) begin
            ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done) & (ap_const_logic_1 == img_2_cols_V_channel_full_n))) begin
            ap_reg_ready_img_2_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_2_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_2_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done) & (ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_continue))) begin
            ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done) & (ap_const_logic_1 == img_2_rows_V_channel_full_n))) begin
            ap_reg_ready_img_2_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_3_cols_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_3_cols_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done) & (ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_continue))) begin
            ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done) & (ap_const_logic_1 == img_3_cols_V_channel_full_n))) begin
            ap_reg_ready_img_3_cols_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_img_3_rows_V_channel_full_n assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_img_3_rows_V_channel_full_n
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done) & (ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_continue))) begin
            ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_done) & (ap_const_logic_1 == img_3_rows_V_channel_full_n))) begin
            ap_reg_ready_img_3_rows_V_channel_full_n <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready)) begin
            ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_ready)) begin
            ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

/// sobel_GaussianBlur_U0_ap_start assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_sobel_GaussianBlur_U0_ap_start
    if (ap_rst_n_inv == 1'b1) begin
        sobel_GaussianBlur_U0_ap_start <= ap_const_logic_0;
    end else begin
        sobel_GaussianBlur_U0_ap_start <= ap_const_logic_1;
    end
end

/// sobel_sobel_filter_core_U0_ap_start assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_sobel_sobel_filter_core_U0_ap_start
    if (ap_rst_n_inv == 1'b1) begin
        sobel_sobel_filter_core_U0_ap_start <= ap_const_logic_0;
    end else begin
        sobel_sobel_filter_core_U0_ap_start <= ap_const_logic_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    ap_CS <= ap_const_logic_0;
end

/// ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_cols_V_channel assign process. ///
always @ (sobel_Block_Mat_exit49_proc88_U0_ap_done or ap_reg_ready_img_2_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_2_cols_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_cols_V_channel = sobel_Block_Mat_exit49_proc88_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_rows_V_channel assign process. ///
always @ (sobel_Block_Mat_exit49_proc88_U0_ap_done or ap_reg_ready_img_2_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_2_rows_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_rows_V_channel = sobel_Block_Mat_exit49_proc88_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_cols_V_channel assign process. ///
always @ (sobel_Block_Mat_exit49_proc88_U0_ap_done or ap_reg_ready_img_3_cols_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_3_cols_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_cols_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_cols_V_channel = sobel_Block_Mat_exit49_proc88_U0_ap_done;
    end
end

/// ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_rows_V_channel assign process. ///
always @ (sobel_Block_Mat_exit49_proc88_U0_ap_done or ap_reg_ready_img_3_rows_V_channel_full_n)
begin
    if ((ap_const_logic_1 == ap_reg_ready_img_3_rows_V_channel_full_n)) begin
        ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_rows_V_channel = ap_const_logic_0;
    end else begin
        ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_rows_V_channel = sobel_Block_Mat_exit49_proc88_U0_ap_done;
    end
end

/// ap_idle assign process. ///
always @ (sobel_Block_Mat_exit49_proc88_U0_ap_idle or sobel_AXIvideo2Mat_24_480_640_32_U0_ap_idle or sobel_GaussianBlur_U0_ap_idle or sobel_sobel_filter_core_U0_ap_idle or sobel_Threshold_480_640_0_0_U0_ap_idle or sobel_Mat2AXIvideo_8_480_640_0_U0_ap_idle or img_2_rows_V_channel_empty_n or img_2_cols_V_channel_empty_n or img_3_rows_V_channel_empty_n or img_3_cols_V_channel_empty_n)
begin
    if (((ap_const_logic_1 == sobel_Block_Mat_exit49_proc88_U0_ap_idle) & (ap_const_logic_1 == sobel_AXIvideo2Mat_24_480_640_32_U0_ap_idle) & (ap_const_logic_1 == sobel_GaussianBlur_U0_ap_idle) & (ap_const_logic_1 == sobel_sobel_filter_core_U0_ap_idle) & (ap_const_logic_1 == sobel_Threshold_480_640_0_0_U0_ap_idle) & (ap_const_logic_1 == sobel_Mat2AXIvideo_8_480_640_0_U0_ap_idle) & (ap_const_logic_0 == img_2_rows_V_channel_empty_n) & (ap_const_logic_0 == img_2_cols_V_channel_empty_n) & (ap_const_logic_0 == img_3_rows_V_channel_empty_n) & (ap_const_logic_0 == img_3_cols_V_channel_empty_n))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_sig_hs_done assign process. ///
always @ (sobel_Mat2AXIvideo_8_480_640_0_U0_ap_done)
begin
    if ((ap_const_logic_1 == sobel_Mat2AXIvideo_8_480_640_0_U0_ap_done)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end

/// ap_sig_ready_img_2_cols_V_channel_full_n assign process. ///
always @ (img_2_cols_V_channel_full_n or ap_reg_ready_img_2_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_2_cols_V_channel_full_n)) begin
        ap_sig_ready_img_2_cols_V_channel_full_n = img_2_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_img_2_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_2_rows_V_channel_full_n assign process. ///
always @ (img_2_rows_V_channel_full_n or ap_reg_ready_img_2_rows_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_2_rows_V_channel_full_n)) begin
        ap_sig_ready_img_2_rows_V_channel_full_n = img_2_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_img_2_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_3_cols_V_channel_full_n assign process. ///
always @ (img_3_cols_V_channel_full_n or ap_reg_ready_img_3_cols_V_channel_full_n)
begin
    if ((ap_const_logic_0 == ap_reg_ready_img_3_cols_V_channel_full_n)) begin
        ap_sig_ready_img_3_cols_V_channel_full_n = img_3_cols_V_channel_full_n;
    end else begin
        ap_sig_ready_img_3_cols_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_img_3_rows_V_channel_full_n assign process. ///
always @ (img_3_rows_V_channel_full_n or ap_reg_ready_img_3_rows_V_channel_full_n)
begin
    if ((ap_reg_ready_img_3_rows_V_channel_full_n == ap_const_logic_0)) begin
        ap_sig_ready_img_3_rows_V_channel_full_n = img_3_rows_V_channel_full_n;
    end else begin
        ap_sig_ready_img_3_rows_V_channel_full_n = ap_const_logic_1;
    end
end

/// ap_sig_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready assign process. ///
always @ (sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready or ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready)) begin
        ap_sig_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready = sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready;
    end else begin
        ap_sig_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready assign process. ///
always @ (sobel_Block_Mat_exit49_proc88_U0_ap_ready or ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready)
begin
    if ((ap_const_logic_0 == ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready)) begin
        ap_sig_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready = sobel_Block_Mat_exit49_proc88_U0_ap_ready;
    end else begin
        ap_sig_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready = ap_const_logic_1;
    end
end

/// ap_sig_start_in_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_start assign process. ///
always @ (ap_start or ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready)
begin
    if (((ap_const_logic_0 == ap_reg_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready) & (ap_const_logic_1 == ap_start))) begin
        ap_sig_start_in_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_start = ap_const_logic_0;
    end
end

/// ap_sig_start_in_sobel_Block_Mat_exit49_proc88_U0_ap_start assign process. ///
always @ (ap_start or ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready)
begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_0 == ap_reg_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready))) begin
        ap_sig_start_in_sobel_Block_Mat_exit49_proc88_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_sobel_Block_Mat_exit49_proc88_U0_ap_start = ap_const_logic_0;
    end
end

/// ap_sig_top_allready assign process. ///
always @ (ap_sig_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready or ap_sig_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready)
begin
    if (((ap_const_logic_1 == ap_sig_ready_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_ready) & (ap_const_logic_1 == ap_sig_ready_sobel_Block_Mat_exit49_proc88_U0_ap_ready))) begin
        ap_sig_top_allready = ap_const_logic_1;
    end else begin
        ap_sig_top_allready = ap_const_logic_0;
    end
end

/// sobel_Block_Mat_exit49_proc88_U0_ap_continue assign process. ///
always @ (ap_sig_ready_img_3_rows_V_channel_full_n or ap_sig_ready_img_2_rows_V_channel_full_n or ap_sig_ready_img_2_cols_V_channel_full_n or ap_sig_ready_img_3_cols_V_channel_full_n)
begin
    if (((ap_const_logic_1 == ap_sig_ready_img_3_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_2_rows_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_2_cols_V_channel_full_n) & (ap_const_logic_1 == ap_sig_ready_img_3_cols_V_channel_full_n))) begin
        sobel_Block_Mat_exit49_proc88_U0_ap_continue = ap_const_logic_1;
    end else begin
        sobel_Block_Mat_exit49_proc88_U0_ap_continue = ap_const_logic_0;
    end
end
assign C_XR0C0_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR0C0_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_din;
assign C_XR0C0_channel_read = sobel_sobel_filter_core_U0_C_XR0C0_read;
assign C_XR0C0_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_write;
assign C_XR0C1_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR0C1_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_din;
assign C_XR0C1_channel_read = sobel_sobel_filter_core_U0_C_XR0C1_read;
assign C_XR0C1_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_write;
assign C_XR0C2_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR0C2_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_din;
assign C_XR0C2_channel_read = sobel_sobel_filter_core_U0_C_XR0C2_read;
assign C_XR0C2_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_write;
assign C_XR1C0_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR1C0_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_din;
assign C_XR1C0_channel_read = sobel_sobel_filter_core_U0_C_XR1C0_read;
assign C_XR1C0_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_write;
assign C_XR1C1_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR1C1_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_din;
assign C_XR1C1_channel_read = sobel_sobel_filter_core_U0_C_XR1C1_read;
assign C_XR1C1_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_write;
assign C_XR1C2_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR1C2_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_din;
assign C_XR1C2_channel_read = sobel_sobel_filter_core_U0_C_XR1C2_read;
assign C_XR1C2_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_write;
assign C_XR2C0_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR2C0_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_din;
assign C_XR2C0_channel_read = sobel_sobel_filter_core_U0_C_XR2C0_read;
assign C_XR2C0_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_write;
assign C_XR2C1_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR2C1_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_din;
assign C_XR2C1_channel_read = sobel_sobel_filter_core_U0_C_XR2C1_read;
assign C_XR2C1_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_write;
assign C_XR2C2_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_XR2C2_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_din;
assign C_XR2C2_channel_read = sobel_sobel_filter_core_U0_C_XR2C2_read;
assign C_XR2C2_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_write;
assign C_YR0C0_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_YR0C0_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_din;
assign C_YR0C0_channel_read = sobel_sobel_filter_core_U0_C_YR0C0_read;
assign C_YR0C0_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_write;
assign C_YR0C1_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_YR0C1_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_din;
assign C_YR0C1_channel_read = sobel_sobel_filter_core_U0_C_YR0C1_read;
assign C_YR0C1_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_write;
assign C_YR0C2_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_YR0C2_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_din;
assign C_YR0C2_channel_read = sobel_sobel_filter_core_U0_C_YR0C2_read;
assign C_YR0C2_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_write;
assign C_YR1C0_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_YR1C0_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_din;
assign C_YR1C0_channel_read = sobel_sobel_filter_core_U0_C_YR1C0_read;
assign C_YR1C0_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_write;
assign C_YR1C1_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_YR1C1_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_din;
assign C_YR1C1_channel_read = sobel_sobel_filter_core_U0_C_YR1C1_read;
assign C_YR1C1_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_write;
assign C_YR1C2_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_YR1C2_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_din;
assign C_YR1C2_channel_read = sobel_sobel_filter_core_U0_C_YR1C2_read;
assign C_YR1C2_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_write;
assign C_YR2C0_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_YR2C0_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_din;
assign C_YR2C0_channel_read = sobel_sobel_filter_core_U0_C_YR2C0_read;
assign C_YR2C0_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_write;
assign C_YR2C1_channel_U_ap_dummy_ce = ap_const_logic_1;
assign C_YR2C1_channel_din = sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_din;
assign C_YR2C1_channel_read = sobel_sobel_filter_core_U0_C_YR2C1_read;
assign C_YR2C1_channel_write = sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_write;
assign ap_done = ap_sig_hs_done;
assign ap_ready = ap_sig_top_allready;

/// ap_rst_n_inv assign process. ///
always @ (ap_rst_n)
begin
    ap_rst_n_inv = ~ap_rst_n;
end
assign ap_sig_hs_continue = ap_const_logic_1;
assign c_high_thresh_channel_U_ap_dummy_ce = ap_const_logic_1;
assign c_high_thresh_channel_din = sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_din;
assign c_high_thresh_channel_read = sobel_sobel_filter_core_U0_c_high_thresh_read;
assign c_high_thresh_channel_write = sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_write;
assign c_invert_channel_U_ap_dummy_ce = ap_const_logic_1;
assign c_invert_channel_din = sobel_Block_Mat_exit49_proc88_U0_c_invert_out_din;
assign c_invert_channel_read = sobel_sobel_filter_core_U0_c_invert_read;
assign c_invert_channel_write = sobel_Block_Mat_exit49_proc88_U0_c_invert_out_write;
assign c_low_thresh_channel_U_ap_dummy_ce = ap_const_logic_1;
assign c_low_thresh_channel_din = sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_din;
assign c_low_thresh_channel_read = sobel_sobel_filter_core_U0_c_low_thresh_read;
assign c_low_thresh_channel_write = sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_write;
assign img_0_cols_V_channel24_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_cols_V_channel24_din = sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_din;
assign img_0_cols_V_channel24_read = sobel_GaussianBlur_U0_p_src_cols_V_read;
assign img_0_cols_V_channel24_write = sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_write;
assign img_0_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_cols_V_channel_din = sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_din;
assign img_0_cols_V_channel_read = sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_read;
assign img_0_cols_V_channel_write = sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_write;
assign img_0_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_data_stream_0_V_din = sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_din;
assign img_0_data_stream_0_V_read = sobel_GaussianBlur_U0_p_src_data_stream_0_V_read;
assign img_0_data_stream_0_V_write = sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_write;
assign img_0_data_stream_1_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_data_stream_1_V_din = sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_din;
assign img_0_data_stream_1_V_read = sobel_GaussianBlur_U0_p_src_data_stream_1_V_read;
assign img_0_data_stream_1_V_write = sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_write;
assign img_0_data_stream_2_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_data_stream_2_V_din = sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_din;
assign img_0_data_stream_2_V_read = sobel_GaussianBlur_U0_p_src_data_stream_2_V_read;
assign img_0_data_stream_2_V_write = sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_write;
assign img_0_rows_V_channel23_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_rows_V_channel23_din = sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_din;
assign img_0_rows_V_channel23_read = sobel_GaussianBlur_U0_p_src_rows_V_read;
assign img_0_rows_V_channel23_write = sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_write;
assign img_0_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_0_rows_V_channel_din = sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_din;
assign img_0_rows_V_channel_read = sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_read;
assign img_0_rows_V_channel_write = sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_write;
assign img_1_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_1_data_stream_0_V_din = sobel_GaussianBlur_U0_p_dst_data_stream_0_V_din;
assign img_1_data_stream_0_V_read = sobel_sobel_filter_core_U0_src_data_stream_0_V_read;
assign img_1_data_stream_0_V_write = sobel_GaussianBlur_U0_p_dst_data_stream_0_V_write;
assign img_1_data_stream_1_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_1_data_stream_1_V_din = sobel_GaussianBlur_U0_p_dst_data_stream_1_V_din;
assign img_1_data_stream_1_V_read = sobel_sobel_filter_core_U0_src_data_stream_1_V_read;
assign img_1_data_stream_1_V_write = sobel_GaussianBlur_U0_p_dst_data_stream_1_V_write;
assign img_1_data_stream_2_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_1_data_stream_2_V_din = sobel_GaussianBlur_U0_p_dst_data_stream_2_V_din;
assign img_1_data_stream_2_V_read = sobel_sobel_filter_core_U0_src_data_stream_2_V_read;
assign img_1_data_stream_2_V_write = sobel_GaussianBlur_U0_p_dst_data_stream_2_V_write;
assign img_2_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_2_cols_V_channel_din = sobel_Block_Mat_exit49_proc88_U0_ap_return_1;
assign img_2_cols_V_channel_read = sobel_Threshold_480_640_0_0_U0_ap_ready;
assign img_2_cols_V_channel_write = ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_cols_V_channel;
assign img_2_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_2_data_stream_0_V_din = sobel_sobel_filter_core_U0_dst_data_stream_V_din;
assign img_2_data_stream_0_V_read = sobel_Threshold_480_640_0_0_U0_src_data_stream_V_read;
assign img_2_data_stream_0_V_write = sobel_sobel_filter_core_U0_dst_data_stream_V_write;
assign img_2_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_2_rows_V_channel_din = sobel_Block_Mat_exit49_proc88_U0_ap_return_0;
assign img_2_rows_V_channel_read = sobel_Threshold_480_640_0_0_U0_ap_ready;
assign img_2_rows_V_channel_write = ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_2_rows_V_channel;
assign img_3_cols_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_3_cols_V_channel_din = sobel_Block_Mat_exit49_proc88_U0_ap_return_3;
assign img_3_cols_V_channel_read = sobel_Mat2AXIvideo_8_480_640_0_U0_ap_ready;
assign img_3_cols_V_channel_write = ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_cols_V_channel;
assign img_3_data_stream_0_V_U_ap_dummy_ce = ap_const_logic_1;
assign img_3_data_stream_0_V_din = sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_din;
assign img_3_data_stream_0_V_read = sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_read;
assign img_3_data_stream_0_V_write = sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_write;
assign img_3_rows_V_channel_U_ap_dummy_ce = ap_const_logic_1;
assign img_3_rows_V_channel_din = sobel_Block_Mat_exit49_proc88_U0_ap_return_2;
assign img_3_rows_V_channel_read = sobel_Mat2AXIvideo_8_480_640_0_U0_ap_ready;
assign img_3_rows_V_channel_write = ap_chn_write_sobel_Block_Mat_exit49_proc88_U0_img_3_rows_V_channel;
assign p_channel25_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel25_din = sobel_Block_Mat_exit49_proc88_U0_p_out1_din;
assign p_channel25_read = sobel_sobel_filter_core_U0_rows_read;
assign p_channel25_write = sobel_Block_Mat_exit49_proc88_U0_p_out1_write;
assign p_channel26_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel26_din = sobel_Block_Mat_exit49_proc88_U0_p_out2_din;
assign p_channel26_read = sobel_Threshold_480_640_0_0_U0_thresh_read;
assign p_channel26_write = sobel_Block_Mat_exit49_proc88_U0_p_out2_write;
assign p_channel_U_ap_dummy_ce = ap_const_logic_1;
assign p_channel_din = sobel_Block_Mat_exit49_proc88_U0_p_out_din;
assign p_channel_read = sobel_sobel_filter_core_U0_cols_read;
assign p_channel_write = sobel_Block_Mat_exit49_proc88_U0_p_out_write;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_ap_continue = ap_const_logic_1;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_ap_start = ap_sig_start_in_sobel_AXIvideo2Mat_24_480_640_32_U0_ap_start;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_dout = img_0_cols_V_channel_dout;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_img_cols_V_empty_n = img_0_cols_V_channel_empty_n;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_0_V_full_n = img_0_data_stream_0_V_full_n;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_1_V_full_n = img_0_data_stream_1_V_full_n;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_img_data_stream_2_V_full_n = img_0_data_stream_2_V_full_n;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_dout = img_0_rows_V_channel_dout;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_img_rows_V_empty_n = img_0_rows_V_channel_empty_n;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TDATA = video_in_TDATA;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TDEST = video_in_TDEST;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TID = video_in_TID;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TKEEP = video_in_TKEEP;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TLAST = video_in_TLAST;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TSTRB = video_in_TSTRB;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TUSER = video_in_TUSER;
assign sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TVALID = video_in_TVALID;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR0C0 = C_XR0C0;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR0C0_out_full_n = C_XR0C0_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR0C1 = C_XR0C1;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR0C1_out_full_n = C_XR0C1_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR0C2 = C_XR0C2;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR0C2_out_full_n = C_XR0C2_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR1C0 = C_XR1C0;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR1C0_out_full_n = C_XR1C0_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR1C1 = C_XR1C1;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR1C1_out_full_n = C_XR1C1_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR1C2 = C_XR1C2;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR1C2_out_full_n = C_XR1C2_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR2C0 = C_XR2C0;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR2C0_out_full_n = C_XR2C0_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR2C1 = C_XR2C1;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR2C1_out_full_n = C_XR2C1_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR2C2 = C_XR2C2;
assign sobel_Block_Mat_exit49_proc88_U0_C_XR2C2_out_full_n = C_XR2C2_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR0C0 = C_YR0C0;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR0C0_out_full_n = C_YR0C0_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR0C1 = C_YR0C1;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR0C1_out_full_n = C_YR0C1_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR0C2 = C_YR0C2;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR0C2_out_full_n = C_YR0C2_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR1C0 = C_YR1C0;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR1C0_out_full_n = C_YR1C0_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR1C1 = C_YR1C1;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR1C1_out_full_n = C_YR1C1_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR1C2 = C_YR1C2;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR1C2_out_full_n = C_YR1C2_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR2C0 = C_YR2C0;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR2C0_out_full_n = C_YR2C0_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR2C1 = C_YR2C1;
assign sobel_Block_Mat_exit49_proc88_U0_C_YR2C1_out_full_n = C_YR2C1_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_ap_start = ap_sig_start_in_sobel_Block_Mat_exit49_proc88_U0_ap_start;
assign sobel_Block_Mat_exit49_proc88_U0_c_high_thresh = c_high_thresh;
assign sobel_Block_Mat_exit49_proc88_U0_c_high_thresh_out_full_n = c_high_thresh_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_c_invert = c_invert;
assign sobel_Block_Mat_exit49_proc88_U0_c_invert_out_full_n = c_invert_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_c_low_thresh = c_low_thresh;
assign sobel_Block_Mat_exit49_proc88_U0_c_low_thresh_out_full_n = c_low_thresh_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_cols = cols;
assign sobel_Block_Mat_exit49_proc88_U0_empty = {{threshold[(ap_const_lv32_8 - 32'd1) : ap_const_lv32_0]}};
assign sobel_Block_Mat_exit49_proc88_U0_empty_3 = {{cols[(ap_const_lv32_A - 32'd1) : ap_const_lv32_0]}};
assign sobel_Block_Mat_exit49_proc88_U0_empty_4 = {{rows[(ap_const_lv32_9 - 32'd1) : ap_const_lv32_0]}};
assign sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out2_full_n = img_0_cols_V_channel24_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_img_0_cols_V_out_full_n = img_0_cols_V_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out1_full_n = img_0_rows_V_channel23_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_img_0_rows_V_out_full_n = img_0_rows_V_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_p_out1_full_n = p_channel25_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_p_out2_full_n = p_channel26_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_p_out_full_n = p_channel_full_n;
assign sobel_Block_Mat_exit49_proc88_U0_rows = rows;
assign sobel_CONTROL_BUS_s_axi_U_ap_dummy_ce = ap_const_logic_1;
assign sobel_GaussianBlur_U0_ap_continue = ap_const_logic_1;
assign sobel_GaussianBlur_U0_p_dst_data_stream_0_V_full_n = img_1_data_stream_0_V_full_n;
assign sobel_GaussianBlur_U0_p_dst_data_stream_1_V_full_n = img_1_data_stream_1_V_full_n;
assign sobel_GaussianBlur_U0_p_dst_data_stream_2_V_full_n = img_1_data_stream_2_V_full_n;
assign sobel_GaussianBlur_U0_p_src_cols_V_dout = img_0_cols_V_channel24_dout;
assign sobel_GaussianBlur_U0_p_src_cols_V_empty_n = img_0_cols_V_channel24_empty_n;
assign sobel_GaussianBlur_U0_p_src_data_stream_0_V_dout = img_0_data_stream_0_V_dout;
assign sobel_GaussianBlur_U0_p_src_data_stream_0_V_empty_n = img_0_data_stream_0_V_empty_n;
assign sobel_GaussianBlur_U0_p_src_data_stream_1_V_dout = img_0_data_stream_1_V_dout;
assign sobel_GaussianBlur_U0_p_src_data_stream_1_V_empty_n = img_0_data_stream_1_V_empty_n;
assign sobel_GaussianBlur_U0_p_src_data_stream_2_V_dout = img_0_data_stream_2_V_dout;
assign sobel_GaussianBlur_U0_p_src_data_stream_2_V_empty_n = img_0_data_stream_2_V_empty_n;
assign sobel_GaussianBlur_U0_p_src_rows_V_dout = img_0_rows_V_channel23_dout;
assign sobel_GaussianBlur_U0_p_src_rows_V_empty_n = img_0_rows_V_channel23_empty_n;
assign sobel_Mat2AXIvideo_8_480_640_0_U0_ap_continue = ap_sig_hs_continue;
assign sobel_Mat2AXIvideo_8_480_640_0_U0_ap_start = (img_3_rows_V_channel_empty_n & img_3_cols_V_channel_empty_n);
assign sobel_Mat2AXIvideo_8_480_640_0_U0_img_cols_V_read = img_3_cols_V_channel_dout;
assign sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_dout = img_3_data_stream_0_V_dout;
assign sobel_Mat2AXIvideo_8_480_640_0_U0_img_data_stream_V_empty_n = img_3_data_stream_0_V_empty_n;
assign sobel_Mat2AXIvideo_8_480_640_0_U0_img_rows_V_read = img_3_rows_V_channel_dout;
assign sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TREADY = video_out_TREADY;
assign sobel_Threshold_480_640_0_0_U0_ap_continue = ap_const_logic_1;
assign sobel_Threshold_480_640_0_0_U0_ap_start = (img_2_rows_V_channel_empty_n & img_2_cols_V_channel_empty_n);
assign sobel_Threshold_480_640_0_0_U0_dst_data_stream_V_full_n = img_3_data_stream_0_V_full_n;
assign sobel_Threshold_480_640_0_0_U0_src_cols_V_read = img_2_cols_V_channel_dout;
assign sobel_Threshold_480_640_0_0_U0_src_data_stream_V_dout = img_2_data_stream_0_V_dout;
assign sobel_Threshold_480_640_0_0_U0_src_data_stream_V_empty_n = img_2_data_stream_0_V_empty_n;
assign sobel_Threshold_480_640_0_0_U0_src_rows_V_read = img_2_rows_V_channel_dout;
assign sobel_Threshold_480_640_0_0_U0_thresh_dout = p_channel26_dout;
assign sobel_Threshold_480_640_0_0_U0_thresh_empty_n = p_channel26_empty_n;
assign sobel_sobel_filter_core_U0_C_XR0C0_dout = C_XR0C0_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR0C0_empty_n = C_XR0C0_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_XR0C1_dout = C_XR0C1_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR0C1_empty_n = C_XR0C1_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_XR0C2_dout = C_XR0C2_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR0C2_empty_n = C_XR0C2_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_XR1C0_dout = C_XR1C0_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR1C0_empty_n = C_XR1C0_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_XR1C1_dout = C_XR1C1_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR1C1_empty_n = C_XR1C1_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_XR1C2_dout = C_XR1C2_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR1C2_empty_n = C_XR1C2_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_XR2C0_dout = C_XR2C0_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR2C0_empty_n = C_XR2C0_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_XR2C1_dout = C_XR2C1_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR2C1_empty_n = C_XR2C1_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_XR2C2_dout = C_XR2C2_channel_dout;
assign sobel_sobel_filter_core_U0_C_XR2C2_empty_n = C_XR2C2_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_YR0C0_dout = C_YR0C0_channel_dout;
assign sobel_sobel_filter_core_U0_C_YR0C0_empty_n = C_YR0C0_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_YR0C1_dout = C_YR0C1_channel_dout;
assign sobel_sobel_filter_core_U0_C_YR0C1_empty_n = C_YR0C1_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_YR0C2_dout = C_YR0C2_channel_dout;
assign sobel_sobel_filter_core_U0_C_YR0C2_empty_n = C_YR0C2_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_YR1C0_dout = C_YR1C0_channel_dout;
assign sobel_sobel_filter_core_U0_C_YR1C0_empty_n = C_YR1C0_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_YR1C1_dout = C_YR1C1_channel_dout;
assign sobel_sobel_filter_core_U0_C_YR1C1_empty_n = C_YR1C1_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_YR1C2_dout = C_YR1C2_channel_dout;
assign sobel_sobel_filter_core_U0_C_YR1C2_empty_n = C_YR1C2_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_YR2C0_dout = C_YR2C0_channel_dout;
assign sobel_sobel_filter_core_U0_C_YR2C0_empty_n = C_YR2C0_channel_empty_n;
assign sobel_sobel_filter_core_U0_C_YR2C1_dout = C_YR2C1_channel_dout;
assign sobel_sobel_filter_core_U0_C_YR2C1_empty_n = C_YR2C1_channel_empty_n;
assign sobel_sobel_filter_core_U0_ap_continue = ap_const_logic_1;
assign sobel_sobel_filter_core_U0_c_high_thresh_dout = c_high_thresh_channel_dout;
assign sobel_sobel_filter_core_U0_c_high_thresh_empty_n = c_high_thresh_channel_empty_n;
assign sobel_sobel_filter_core_U0_c_invert_dout = c_invert_channel_dout;
assign sobel_sobel_filter_core_U0_c_invert_empty_n = c_invert_channel_empty_n;
assign sobel_sobel_filter_core_U0_c_low_thresh_dout = c_low_thresh_channel_dout;
assign sobel_sobel_filter_core_U0_c_low_thresh_empty_n = c_low_thresh_channel_empty_n;
assign sobel_sobel_filter_core_U0_cols_dout = p_channel_dout;
assign sobel_sobel_filter_core_U0_cols_empty_n = p_channel_empty_n;
assign sobel_sobel_filter_core_U0_dst_data_stream_V_full_n = img_2_data_stream_0_V_full_n;
assign sobel_sobel_filter_core_U0_rows_dout = p_channel25_dout;
assign sobel_sobel_filter_core_U0_rows_empty_n = p_channel25_empty_n;
assign sobel_sobel_filter_core_U0_src_data_stream_0_V_dout = img_1_data_stream_0_V_dout;
assign sobel_sobel_filter_core_U0_src_data_stream_0_V_empty_n = img_1_data_stream_0_V_empty_n;
assign sobel_sobel_filter_core_U0_src_data_stream_1_V_dout = img_1_data_stream_1_V_dout;
assign sobel_sobel_filter_core_U0_src_data_stream_1_V_empty_n = img_1_data_stream_1_V_empty_n;
assign sobel_sobel_filter_core_U0_src_data_stream_2_V_dout = img_1_data_stream_2_V_dout;
assign sobel_sobel_filter_core_U0_src_data_stream_2_V_empty_n = img_1_data_stream_2_V_empty_n;
assign video_in_TREADY = sobel_AXIvideo2Mat_24_480_640_32_U0_video_in_TREADY;
assign video_out_TDATA = sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TDATA;
assign video_out_TDEST = sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TDEST;
assign video_out_TID = sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TID;
assign video_out_TKEEP = sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TKEEP;
assign video_out_TLAST = sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TLAST;
assign video_out_TSTRB = sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TSTRB;
assign video_out_TUSER = sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TUSER;
assign video_out_TVALID = sobel_Mat2AXIvideo_8_480_640_0_U0_video_out_TVALID;


endmodule //sobel

