#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Feb  7 12:46:53 2016
# Process ID: 8732
# Log file: /afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.runs/impl_1/uub_proto_wrapper.vdi
# Journal file: /afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source uub_proto_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_gpio_0_0/uub_proto_axi_gpio_0_0_board.xdc] for cell 'uub_proto_i/axi_gpio_0/U0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_gpio_0_0/uub_proto_axi_gpio_0_0_board.xdc] for cell 'uub_proto_i/axi_gpio_0/U0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_gpio_0_0/uub_proto_axi_gpio_0_0.xdc] for cell 'uub_proto_i/axi_gpio_0/U0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_gpio_0_0/uub_proto_axi_gpio_0_0.xdc] for cell 'uub_proto_i/axi_gpio_0/U0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_uartlite_0_0/uub_proto_axi_uartlite_0_0_board.xdc] for cell 'uub_proto_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_uartlite_0_0/uub_proto_axi_uartlite_0_0_board.xdc] for cell 'uub_proto_i/axi_uartlite_0/U0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_uartlite_0_0/uub_proto_axi_uartlite_0_0.xdc] for cell 'uub_proto_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_uartlite_0_0/uub_proto_axi_uartlite_0_0.xdc] for cell 'uub_proto_i/axi_uartlite_0/U0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_cdma_0_0/uub_proto_axi_cdma_0_0.xdc] for cell 'uub_proto_i/zync_block/axi_cdma_0/U0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_axi_cdma_0_0/uub_proto_axi_cdma_0_0.xdc] for cell 'uub_proto_i/zync_block/axi_cdma_0/U0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_proc_sys_reset_0_0/uub_proto_proc_sys_reset_0_0_board.xdc] for cell 'uub_proto_i/zync_block/proc_sys_reset_0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_proc_sys_reset_0_0/uub_proto_proc_sys_reset_0_0_board.xdc] for cell 'uub_proto_i/zync_block/proc_sys_reset_0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_proc_sys_reset_0_0/uub_proto_proc_sys_reset_0_0.xdc] for cell 'uub_proto_i/zync_block/proc_sys_reset_0'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_proc_sys_reset_0_0/uub_proto_proc_sys_reset_0_0.xdc] for cell 'uub_proto_i/zync_block/proc_sys_reset_0'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_processing_system7_0_0/uub_proto_processing_system7_0_0.xdc] for cell 'uub_proto_i/zync_block/processing_system7_0/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_processing_system7_0_0/uub_proto_processing_system7_0_0.xdc] for cell 'uub_proto_i/zync_block/processing_system7_0/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_0_0/adc_inputs_selectio_wiz_0_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_0/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_0_0/adc_inputs_selectio_wiz_0_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_0/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_1_0/adc_inputs_selectio_wiz_1_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_1/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_1_0/adc_inputs_selectio_wiz_1_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_1/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_2_0/adc_inputs_selectio_wiz_2_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_2/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_2_0/adc_inputs_selectio_wiz_2_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_2/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_3_0/adc_inputs_selectio_wiz_3_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_3/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_3_0/adc_inputs_selectio_wiz_3_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_3/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_4_0/adc_inputs_selectio_wiz_4_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_4/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_adc_inputs_0_1/src/adc_inputs_selectio_wiz_4_0/adc_inputs_selectio_wiz_4_0.xdc] for cell 'uub_proto_i/adc_inputs_0/inst/selectio_wiz_4/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/vivado_uub.xdc]
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/vivado_uub.xdc]
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/Timing_contraints_uub.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/Timing_contraints_uub.xdc:26]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1910.863 ; gain = 525.523 ; free physical = 10832 ; free virtual = 37941
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/Timing_contraints_uub.xdc]
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/uub_proto_wrapper.xdc]
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/constraints/uub_proto_wrapper.xdc]
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_0/uub_proto_auto_ds_0_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_0/uub_proto_auto_ds_0_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m01_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_1/uub_proto_auto_ds_1_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_1/uub_proto_auto_ds_1_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m02_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_2/uub_proto_auto_ds_2_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_2/uub_proto_auto_ds_2_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m03_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_3/uub_proto_auto_ds_3_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_3/uub_proto_auto_ds_3_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m04_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_4/uub_proto_auto_ds_4_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_ds_4/uub_proto_auto_ds_4_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/m05_couplers/auto_ds/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_us_0/uub_proto_auto_us_0_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_us_0/uub_proto_auto_us_0_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/s00_couplers/auto_us/inst'
Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_us_1/uub_proto_auto_us_1_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.srcs/sources_1/bd/uub_proto/ip/uub_proto_auto_us_1/uub_proto_auto_us_1_clocks.xdc] for cell 'uub_proto_i/zync_block/axi_interconnect_1/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 65 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1910.863 ; gain = 918.766 ; free physical = 11002 ; free virtual = 37988
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -191 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1927.895 ; gain = 7.027 ; free physical = 11002 ; free virtual = 37988
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 148983f08

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1932.895 ; gain = 0.000 ; free physical = 10992 ; free virtual = 37977

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 6076 cells.
Phase 2 Constant Propagation | Checksum: 160992619

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1932.895 ; gain = 0.000 ; free physical = 11004 ; free virtual = 37990

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 12795 unconnected nets.
INFO: [Opt 31-120] Instance uub_proto_i/trigger_memory_0/inst/sde_trigger_0/inst/sde_trigger_S00_AXI_inst/shwr_buf_status_sync (synchronizer_32bit__5) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance uub_proto_i/trigger_memory_0/inst/sde_trigger_0/inst/sde_trigger_S00_AXI_inst/shwr_buf_start_sync (synchronizer_32bit) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 8095 unconnected cells.
Phase 3 Sweep | Checksum: 1d6f67ab7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.895 ; gain = 0.000 ; free physical = 11001 ; free virtual = 37987

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1932.895 ; gain = 0.000 ; free physical = 11001 ; free virtual = 37987
Ending Logic Optimization Task | Checksum: 1d6f67ab7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1932.895 ; gain = 0.000 ; free physical = 11001 ; free virtual = 37987
Implement Debug Cores | Checksum: 109e2d2ca
Logic Optimization | Checksum: 109e2d2ca

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1d6f67ab7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1996.902 ; gain = 0.000 ; free physical = 10954 ; free virtual = 37940
Ending Power Optimization Task | Checksum: 1d6f67ab7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1996.902 ; gain = 64.008 ; free physical = 10954 ; free virtual = 37940
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1996.902 ; gain = 86.039 ; free physical = 10954 ; free virtual = 37940
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2036.910 ; gain = 0.000 ; free physical = 10950 ; free virtual = 37939
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.runs/impl_1/uub_proto_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -191 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f1f4c3f1

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2036.910 ; gain = 0.000 ; free physical = 10936 ; free virtual = 37935

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2036.910 ; gain = 0.000 ; free physical = 10936 ; free virtual = 37935
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2036.910 ; gain = 0.000 ; free physical = 10936 ; free virtual = 37935

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4ad83319

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2036.910 ; gain = 0.000 ; free physical = 10936 ; free virtual = 37935
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus TP are not locked:  'TP[4]' 
WARNING: [Place 30-568] A LUT 'uub_proto_i/time_tagging_0/inst/time_tagging_hw_v1_0_i/dqff19/regout[26]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	uub_proto_i/time_tagging_0/inst/time_tagging_hw_v1_0_i/dqff16/q1_reg {FDCE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus TP with more than one IO standard is found. Components associated with this bus are: 
	TP[6] of IOStandard LVCMOS25
	TP[5] of IOStandard LVCMOS25
	TP[4] of IOStandard LVCMOS25
	TP[3] of IOStandard LVCMOS25
	TP[2] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4ad83319

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10924 ; free virtual = 37923

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4ad83319

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10924 ; free virtual = 37923

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 0ab9063e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10924 ; free virtual = 37923
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f8c5174c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10924 ; free virtual = 37923

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 189e32cc7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10921 ; free virtual = 37920
Phase 2.2.1 Place Init Design | Checksum: 19a8c0791

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10870 ; free virtual = 37869
Phase 2.2 Build Placer Netlist Model | Checksum: 19a8c0791

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10870 ; free virtual = 37869

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 19a8c0791

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10870 ; free virtual = 37869
Phase 2.3 Constrain Clocks/Macros | Checksum: 19a8c0791

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10870 ; free virtual = 37869
Phase 2 Placer Initialization | Checksum: 19a8c0791

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2096.934 ; gain = 60.023 ; free physical = 10870 ; free virtual = 37869

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 260ef2750

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10829 ; free virtual = 37828

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 260ef2750

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10829 ; free virtual = 37828

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1fd52e5ae

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10829 ; free virtual = 37828

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2110ccb1f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10829 ; free virtual = 37828

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2110ccb1f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10829 ; free virtual = 37828

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1f4523309

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10828 ; free virtual = 37827

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 142d0b5db

Time (s): cpu = 00:01:03 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10828 ; free virtual = 37827

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1792b7186

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1792b7186

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1792b7186

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1792b7186

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Phase 4.6 Small Shape Detail Placement | Checksum: 1792b7186

Time (s): cpu = 00:01:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1792b7186

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Phase 4 Detail Placement | Checksum: 1792b7186

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: b66af5e8

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: b66af5e8

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.960. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 47b74685

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Phase 5.2.2 Post Placement Optimization | Checksum: 47b74685

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Phase 5.2 Post Commit Optimization | Checksum: 47b74685

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 47b74685

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 47b74685

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 47b74685

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Phase 5.5 Placer Reporting | Checksum: 47b74685

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: a07eca1f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Phase 5 Post Placement Optimization and Clean-Up | Checksum: a07eca1f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Ending Placer Task | Checksum: 8bd82947

Time (s): cpu = 00:01:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.371 ; gain = 167.461 ; free physical = 10826 ; free virtual = 37825
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10770 ; free virtual = 37824
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10807 ; free virtual = 37823
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10806 ; free virtual = 37822
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10806 ; free virtual = 37822
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10807 ; free virtual = 37823
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.07' and will expire in -191 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus TP[6:2] are not locked:  TP[4]
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus TP[6:2] with more than one IO standard is found. Components associated with this bus are:  TP[6] of IOStandard LVCMOS25; TP[5] of IOStandard LVCMOS25; TP[4] of IOStandard LVCMOS25; TP[3] of IOStandard LVCMOS25; TP[2] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7be1755d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10759 ; free virtual = 37776

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7be1755d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10755 ; free virtual = 37772

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7be1755d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10726 ; free virtual = 37743
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18b3359d1

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10692 ; free virtual = 37709
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.600  | TNS=0.000  | WHS=-0.338 | THS=-488.545|

Phase 2 Router Initialization | Checksum: 246c65855

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ff590772

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2378
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 267c2f4a0

Time (s): cpu = 00:01:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.716  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 6f54c89c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:33 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1d31b2ae5

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.716  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ef6339bf

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708
Phase 4 Rip-up And Reroute | Checksum: 1ef6339bf

Time (s): cpu = 00:01:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e1c69145

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.831  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e1c69145

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e1c69145

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708
Phase 5 Delay and Skew Optimization | Checksum: 1e1c69145

Time (s): cpu = 00:01:24 ; elapsed = 00:00:34 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 136c2cb31

Time (s): cpu = 00:01:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.188  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1f9271b6d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.35964 %
  Global Horizontal Routing Utilization  = 5.71662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1be5650cb

Time (s): cpu = 00:01:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1be5650cb

Time (s): cpu = 00:01:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f0cb2018

Time (s): cpu = 00:01:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.188  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f0cb2018

Time (s): cpu = 00:01:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:30 ; elapsed = 00:00:36 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2204.371 ; gain = 0.000 ; free physical = 10691 ; free virtual = 37708
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2211.059 ; gain = 0.000 ; free physical = 10618 ; free virtual = 37708
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.059 ; gain = 6.688 ; free physical = 10668 ; free virtual = 37705
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/auger.mtu.edu/common/scratch/dfnitz/svn_checkouts/beyond_2015_sde_pld/trunk/wp2/uub_proto2/uub_proto2.runs/impl_1/uub_proto_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 12:49:26 2016...
