INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brendan.Wu/Documents/ece281-lab3/thunderbird.sim/sim_1/impl/timing/xsim/thunderbird_fsm_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thunderbird_fsm
INFO: [VRFC 10-311] analyzing module top_basys3
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-lab3/src/hdl/thunderbird_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Brendan.Wu/Documents/ece281-lab3/src/hdl/thunderbird_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity thunderbird_fsm_tb
