--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml HW2_top.twx HW2_top.ncd -o HW2_top.twr HW2_top.pcf

Design file:              HW2_top.ncd
Physical constraint file: HW2_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.596ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CK_50MHz = PERIOD TIMEGRP "CK_50MHz" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.798ns (Tch)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.404ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.596ns (626.566MHz) (Tcp)
  Physical resource: clock_divider/half_ck_signal/CLK
  Logical resource: clock_divider/half_ck_signal/CK
  Location pin: SLICE_X37Y83.CLK
  Clock network: CK_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP         
"clock_divider/half_ck_signal" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 57101 paths analyzed, 2609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.325ns.
--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_14 (SLICE_X12Y40.F4), 543 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_14 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.305ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.037 - 0.057)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA10    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X13Y26.G1      net (fanout=1)        1.171   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<28>
    SLICE_X13Y26.Y       Tilo                  0.704   N92
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data211
    SLICE_X13Y26.F2      net (fanout=7)        0.711   IMem_rd_data<28>
    SLICE_X13Y26.X       Tilo                  0.704   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X19Y26.G1      net (fanout=2)        0.803   N92
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X24Y30.G2      net (fanout=18)       1.604   Fetch_unit_imp/N1
    SLICE_X24Y30.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<14>
                                                       Fetch_unit_imp/Mmux_PC_mux_out12_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out12
    SLICE_X26Y31.G2      net (fanout=1)        0.434   rdbk8_line<14>
    SLICE_X26Y31.F5      Tif5                  1.033   hostintf/Host_RDBK_data<14>
                                                       hostintf/Mmux_Host_RDBK_data_715
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_9
    SLICE_X26Y30.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f510
    SLICE_X26Y30.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f55
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_4
    SLICE_X26Y31.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f65
    SLICE_X26Y31.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<14>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_4
    SLICE_X12Y40.G1      net (fanout=1)        1.402   hostintf/Host_RDBK_data<14>
    SLICE_X12Y40.Y       Tilo                  0.759   hostintf/Tx_data_reg<14>
                                                       hostintf/Host_MIPS_rd_data<14>_SW0_SW0
    SLICE_X12Y40.F4      net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<14>_SW0_SW0/O
    SLICE_X12Y40.CLK     Tfck                  0.892   hostintf/Tx_data_reg<14>
                                                       hostintf/Host_MIPS_rd_data<14>
                                                       hostintf/Tx_data_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     17.305ns (10.237ns logic, 7.068ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_14 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.265ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.037 - 0.057)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA10    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X13Y26.G1      net (fanout=1)        1.171   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<28>
    SLICE_X13Y26.Y       Tilo                  0.704   N92
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data211
    SLICE_X13Y26.F2      net (fanout=7)        0.711   IMem_rd_data<28>
    SLICE_X13Y26.X       Tilo                  0.704   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X19Y26.G1      net (fanout=2)        0.803   N92
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X24Y30.F2      net (fanout=18)       1.564   Fetch_unit_imp/N1
    SLICE_X24Y30.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<14>
                                                       Fetch_unit_imp/Mmux_PC_mux_out12_G
                                                       Fetch_unit_imp/Mmux_PC_mux_out12
    SLICE_X26Y31.G2      net (fanout=1)        0.434   rdbk8_line<14>
    SLICE_X26Y31.F5      Tif5                  1.033   hostintf/Host_RDBK_data<14>
                                                       hostintf/Mmux_Host_RDBK_data_715
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_9
    SLICE_X26Y30.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f510
    SLICE_X26Y30.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f55
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_4
    SLICE_X26Y31.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f65
    SLICE_X26Y31.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<14>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_4
    SLICE_X12Y40.G1      net (fanout=1)        1.402   hostintf/Host_RDBK_data<14>
    SLICE_X12Y40.Y       Tilo                  0.759   hostintf/Tx_data_reg<14>
                                                       hostintf/Host_MIPS_rd_data<14>_SW0_SW0
    SLICE_X12Y40.F4      net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<14>_SW0_SW0/O
    SLICE_X12Y40.CLK     Tfck                  0.892   hostintf/Tx_data_reg<14>
                                                       hostintf/Host_MIPS_rd_data<14>
                                                       hostintf/Tx_data_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     17.265ns (10.237ns logic, 7.028ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_14 (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.170ns (Levels of Logic = 10)
  Clock Path Skew:      -0.035ns (0.037 - 0.072)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA2     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y24.F2      net (fanout=1)        1.423   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<2>
    SLICE_X12Y24.X       Tilo                  0.759   IMem_rd_data<2>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data231
    SLICE_X18Y27.F3      net (fanout=5)        0.941   IMem_rd_data<2>
    SLICE_X18Y27.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y26.G3      net (fanout=2)        0.076   Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X24Y30.G2      net (fanout=18)       1.604   Fetch_unit_imp/N1
    SLICE_X24Y30.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<14>
                                                       Fetch_unit_imp/Mmux_PC_mux_out12_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out12
    SLICE_X26Y31.G2      net (fanout=1)        0.434   rdbk8_line<14>
    SLICE_X26Y31.F5      Tif5                  1.033   hostintf/Host_RDBK_data<14>
                                                       hostintf/Mmux_Host_RDBK_data_715
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_9
    SLICE_X26Y30.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f510
    SLICE_X26Y30.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f55
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_4
    SLICE_X26Y31.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f65
    SLICE_X26Y31.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<14>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_4
    SLICE_X12Y40.G1      net (fanout=1)        1.402   hostintf/Host_RDBK_data<14>
    SLICE_X12Y40.Y       Tilo                  0.759   hostintf/Tx_data_reg<14>
                                                       hostintf/Host_MIPS_rd_data<14>_SW0_SW0
    SLICE_X12Y40.F4      net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<14>_SW0_SW0/O
    SLICE_X12Y40.CLK     Tfck                  0.892   hostintf/Tx_data_reg<14>
                                                       hostintf/Host_MIPS_rd_data<14>
                                                       hostintf/Tx_data_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     17.170ns (10.347ns logic, 6.823ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_5 (SLICE_X3Y48.F3), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.998ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA10    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X13Y26.G1      net (fanout=1)        1.171   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<28>
    SLICE_X13Y26.Y       Tilo                  0.704   N92
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data211
    SLICE_X13Y26.F2      net (fanout=7)        0.711   IMem_rd_data<28>
    SLICE_X13Y26.X       Tilo                  0.704   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X19Y26.G1      net (fanout=2)        0.803   N92
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X18Y26.F2      net (fanout=18)       1.376   Fetch_unit_imp/N1
    SLICE_X18Y26.X       Tilo                  0.759   Fetch_unit_imp/PC_reg<5>
                                                       Fetch_unit_imp/Mmux_PC_mux_out56
    SLICE_X16Y27.G2      net (fanout=1)        0.434   rdbk8_line<5>
    SLICE_X16Y27.F5      Tif5                  1.033   hostintf/Host_RDBK_data<5>
                                                       hostintf/Mmux_Host_RDBK_data_781
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_53
    SLICE_X16Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f554
    SLICE_X16Y26.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f527
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_26
    SLICE_X16Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f627
    SLICE_X16Y27.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<5>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_26
    SLICE_X3Y48.G1       net (fanout=1)        1.826   hostintf/Host_RDBK_data<5>
    SLICE_X3Y48.Y        Tilo                  0.704   hostintf/Tx_data_reg<5>
                                                       hostintf/Host_MIPS_rd_data<5>_SW0_SW0
    SLICE_X3Y48.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<5>_SW0_SW0/O
    SLICE_X3Y48.CLK      Tfck                  0.837   hostintf/Tx_data_reg<5>
                                                       hostintf/Host_MIPS_rd_data<5>
                                                       hostintf/Tx_data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     16.998ns (9.734ns logic, 7.264ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.863ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.138 - 0.140)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA2     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y24.F2      net (fanout=1)        1.423   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<2>
    SLICE_X12Y24.X       Tilo                  0.759   IMem_rd_data<2>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data231
    SLICE_X18Y27.F3      net (fanout=5)        0.941   IMem_rd_data<2>
    SLICE_X18Y27.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y26.G3      net (fanout=2)        0.076   Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X18Y26.F2      net (fanout=18)       1.376   Fetch_unit_imp/N1
    SLICE_X18Y26.X       Tilo                  0.759   Fetch_unit_imp/PC_reg<5>
                                                       Fetch_unit_imp/Mmux_PC_mux_out56
    SLICE_X16Y27.G2      net (fanout=1)        0.434   rdbk8_line<5>
    SLICE_X16Y27.F5      Tif5                  1.033   hostintf/Host_RDBK_data<5>
                                                       hostintf/Mmux_Host_RDBK_data_781
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_53
    SLICE_X16Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f554
    SLICE_X16Y26.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f527
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_26
    SLICE_X16Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f627
    SLICE_X16Y27.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<5>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_26
    SLICE_X3Y48.G1       net (fanout=1)        1.826   hostintf/Host_RDBK_data<5>
    SLICE_X3Y48.Y        Tilo                  0.704   hostintf/Tx_data_reg<5>
                                                       hostintf/Host_MIPS_rd_data<5>_SW0_SW0
    SLICE_X3Y48.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<5>_SW0_SW0/O
    SLICE_X3Y48.CLK      Tfck                  0.837   hostintf/Tx_data_reg<5>
                                                       hostintf/Host_MIPS_rd_data<5>
                                                       hostintf/Tx_data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     16.863ns (9.844ns logic, 7.019ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.864ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA11    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X12Y27.F3      net (fanout=1)        0.967   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<29>
    SLICE_X12Y27.X       Tilo                  0.759   IMem_rd_data<29>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data221
    SLICE_X13Y26.F1      net (fanout=3)        0.726   IMem_rd_data<29>
    SLICE_X13Y26.X       Tilo                  0.704   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X19Y26.G1      net (fanout=2)        0.803   N92
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X18Y26.F2      net (fanout=18)       1.376   Fetch_unit_imp/N1
    SLICE_X18Y26.X       Tilo                  0.759   Fetch_unit_imp/PC_reg<5>
                                                       Fetch_unit_imp/Mmux_PC_mux_out56
    SLICE_X16Y27.G2      net (fanout=1)        0.434   rdbk8_line<5>
    SLICE_X16Y27.F5      Tif5                  1.033   hostintf/Host_RDBK_data<5>
                                                       hostintf/Mmux_Host_RDBK_data_781
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_53
    SLICE_X16Y26.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f554
    SLICE_X16Y26.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f527
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_26
    SLICE_X16Y27.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f627
    SLICE_X16Y27.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<5>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_26
    SLICE_X3Y48.G1       net (fanout=1)        1.826   hostintf/Host_RDBK_data<5>
    SLICE_X3Y48.Y        Tilo                  0.704   hostintf/Tx_data_reg<5>
                                                       hostintf/Host_MIPS_rd_data<5>_SW0_SW0
    SLICE_X3Y48.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<5>_SW0_SW0/O
    SLICE_X3Y48.CLK      Tfck                  0.837   hostintf/Tx_data_reg<5>
                                                       hostintf/Host_MIPS_rd_data<5>
                                                       hostintf/Tx_data_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     16.864ns (9.789ns logic, 7.075ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Tx_data_reg_13 (SLICE_X2Y49.F3), 522 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_13 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.928ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA10    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X13Y26.G1      net (fanout=1)        1.171   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<28>
    SLICE_X13Y26.Y       Tilo                  0.704   N92
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data211
    SLICE_X13Y26.F2      net (fanout=7)        0.711   IMem_rd_data<28>
    SLICE_X13Y26.X       Tilo                  0.704   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X19Y26.G1      net (fanout=2)        0.803   N92
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X24Y28.G2      net (fanout=18)       0.876   Fetch_unit_imp/N1
    SLICE_X24Y28.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<13>
                                                       Fetch_unit_imp/Mmux_PC_mux_out10_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out10
    SLICE_X26Y29.G2      net (fanout=1)        0.434   rdbk8_line<13>
    SLICE_X26Y29.F5      Tif5                  1.033   hostintf/Host_RDBK_data<13>
                                                       hostintf/Mmux_Host_RDBK_data_712
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_7
    SLICE_X26Y28.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f58
    SLICE_X26Y28.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f54
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_3
    SLICE_X26Y29.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f64
    SLICE_X26Y29.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<13>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_3
    SLICE_X2Y49.G4       net (fanout=1)        1.753   hostintf/Host_RDBK_data<13>
    SLICE_X2Y49.Y        Tilo                  0.759   hostintf/Tx_data_reg<13>
                                                       hostintf/Host_MIPS_rd_data<13>_SW0_SW0
    SLICE_X2Y49.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<13>_SW0_SW0/O
    SLICE_X2Y49.CLK      Tfck                  0.892   hostintf/Tx_data_reg<13>
                                                       hostintf/Host_MIPS_rd_data<13>
                                                       hostintf/Tx_data_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.928ns (10.237ns logic, 6.691ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A (RAM)
  Destination:          hostintf/Tx_data_reg_13 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.888ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A to hostintf/Tx_data_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y3.DOA10    Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array2.A
    SLICE_X13Y26.G1      net (fanout=1)        1.171   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<28>
    SLICE_X13Y26.Y       Tilo                  0.704   N92
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data211
    SLICE_X13Y26.F2      net (fanout=7)        0.711   IMem_rd_data<28>
    SLICE_X13Y26.X       Tilo                  0.704   N92
                                                       Fetch_unit_imp/PC_Source<1>47_SW0
    SLICE_X19Y26.G1      net (fanout=2)        0.803   N92
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X24Y28.F2      net (fanout=18)       0.836   Fetch_unit_imp/N1
    SLICE_X24Y28.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<13>
                                                       Fetch_unit_imp/Mmux_PC_mux_out10_G
                                                       Fetch_unit_imp/Mmux_PC_mux_out10
    SLICE_X26Y29.G2      net (fanout=1)        0.434   rdbk8_line<13>
    SLICE_X26Y29.F5      Tif5                  1.033   hostintf/Host_RDBK_data<13>
                                                       hostintf/Mmux_Host_RDBK_data_712
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_7
    SLICE_X26Y28.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f58
    SLICE_X26Y28.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f54
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_3
    SLICE_X26Y29.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f64
    SLICE_X26Y29.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<13>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_3
    SLICE_X2Y49.G4       net (fanout=1)        1.753   hostintf/Host_RDBK_data<13>
    SLICE_X2Y49.Y        Tilo                  0.759   hostintf/Tx_data_reg<13>
                                                       hostintf/Host_MIPS_rd_data<13>_SW0_SW0
    SLICE_X2Y49.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<13>_SW0_SW0/O
    SLICE_X2Y49.CLK      Tfck                  0.892   hostintf/Tx_data_reg<13>
                                                       hostintf/Host_MIPS_rd_data<13>
                                                       hostintf/Tx_data_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.888ns (10.237ns logic, 6.651ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A (RAM)
  Destination:          hostintf/Tx_data_reg_13 (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.793ns (Levels of Logic = 10)
  Clock Path Skew:      -0.002ns (0.138 - 0.140)
  Source Clock:         CK rising at 0.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A to hostintf/Tx_data_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA2     Tbcko                 2.812   hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1
                                                       hostintf/IMem_in_host_intf/Regular_IMem/Mram_Memory_array1.A
    SLICE_X12Y24.F2      net (fanout=1)        1.423   hostintf/IMem_in_host_intf/MIPS_IMem_rd_data_regular<2>
    SLICE_X12Y24.X       Tilo                  0.759   IMem_rd_data<2>
                                                       hostintf/IMem_in_host_intf/Mmux_MIPS_IMem_rd_data231
    SLICE_X18Y27.F3      net (fanout=5)        0.941   IMem_rd_data<2>
    SLICE_X18Y27.X       Tilo                  0.759   Fetch_unit_imp/PC_Source<1>20
                                                       Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y26.G3      net (fanout=2)        0.076   Fetch_unit_imp/PC_Source<1>20
    SLICE_X19Y26.Y       Tilo                  0.704   Fetch_unit_imp/N0
                                                       Fetch_unit_imp/PC_Source<1>47_1
    SLICE_X21Y34.G2      net (fanout=3)        0.920   Fetch_unit_imp/PC_Source<1>47
    SLICE_X21Y34.Y       Tilo                  0.704   Fetch_unit_imp/PC_reg<1>
                                                       Fetch_unit_imp/Mmux_PC_mux_out1021
    SLICE_X24Y28.G2      net (fanout=18)       0.876   Fetch_unit_imp/N1
    SLICE_X24Y28.X       Tif5x                 1.152   Fetch_unit_imp/PC_reg<13>
                                                       Fetch_unit_imp/Mmux_PC_mux_out10_F
                                                       Fetch_unit_imp/Mmux_PC_mux_out10
    SLICE_X26Y29.G2      net (fanout=1)        0.434   rdbk8_line<13>
    SLICE_X26Y29.F5      Tif5                  1.033   hostintf/Host_RDBK_data<13>
                                                       hostintf/Mmux_Host_RDBK_data_712
                                                       hostintf/Mmux_Host_RDBK_data_5_f5_7
    SLICE_X26Y28.FXINB   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_5_f58
    SLICE_X26Y28.FX      Tinbfx                0.364   hostintf/Mmux_Host_RDBK_data_4_f54
                                                       hostintf/Mmux_Host_RDBK_data_3_f6_3
    SLICE_X26Y29.FXINA   net (fanout=1)        0.000   hostintf/Mmux_Host_RDBK_data_3_f64
    SLICE_X26Y29.Y       Tif6y                 0.409   hostintf/Host_RDBK_data<13>
                                                       hostintf/Mmux_Host_RDBK_data_2_f7_3
    SLICE_X2Y49.G4       net (fanout=1)        1.753   hostintf/Host_RDBK_data<13>
    SLICE_X2Y49.Y        Tilo                  0.759   hostintf/Tx_data_reg<13>
                                                       hostintf/Host_MIPS_rd_data<13>_SW0_SW0
    SLICE_X2Y49.F3       net (fanout=1)        0.023   hostintf/Host_MIPS_rd_data<13>_SW0_SW0/O
    SLICE_X2Y49.CLK      Tfck                  0.892   hostintf/Tx_data_reg<13>
                                                       hostintf/Host_MIPS_rd_data<13>
                                                       hostintf/Tx_data_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     16.793ns (10.347ns logic, 6.446ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_19 (SLICE_X0Y45.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_23 (FF)
  Destination:          hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_23 to hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y45.YQ       Tcko                  0.470   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<24>
                                                       hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_23
    SLICE_X0Y45.BY       net (fanout=2)        0.554   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<23>
    SLICE_X0Y45.CLK      Tdh         (-Th)     0.127   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<18>
                                                       hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.343ns logic, 0.554ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8 (SLICE_X0Y47.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_12 (FF)
  Destination:          hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.934ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_12 to hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.YQ       Tcko                  0.470   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<13>
                                                       hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg_12
    SLICE_X0Y47.BY       net (fanout=2)        0.591   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<12>
    SLICE_X0Y47.CLK      Tdh         (-Th)     0.127   hostintf/DMem_in_host_intf/kbintf/scan_code_shift_reg<7>
                                                       hostintf/DMem_in_host_intf/kbintf/Mshreg_scan_code_shift_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.343ns logic, 0.591ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd66 (SLICE_X1Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd67 (FF)
  Destination:          hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.950ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.006 - 0.010)
  Source Clock:         CK rising at 30.000ns
  Destination Clock:    CK rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd67 to hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.XQ        Tcko                  0.473   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd67
                                                       hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd67
    SLICE_X1Y10.BX       net (fanout=2)        0.384   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd67
    SLICE_X1Y10.CLK      Tckdi       (-Th)    -0.093   hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd66
                                                       hostintf/Flash_intf_in_host_intf/CrntState_FSM_FFd66
    -------------------------------------------------  ---------------------------
    Total                                      0.950ns (0.566ns logic, 0.384ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_divider_half_ck_signal = PERIOD TIMEGRP
        "clock_divider/half_ck_signal" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X31Y25.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_2/SR
  Location pin: SLICE_X31Y25.SR
  Clock network: RESET
--------------------------------------------------------------------------------
Slack: 26.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Fetch_unit_imp/PC_plus_4_pID<2>/SR
  Logical resource: Fetch_unit_imp/PC_plus_4_pID_3/SR
  Location pin: SLICE_X31Y25.SR
  Clock network: RESET
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CK_50MHz       |    2.226|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 57101 paths, 0 nets, and 6101 connections

Design statistics:
   Minimum period:  17.325ns{1}   (Maximum frequency:  57.720MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 14 18:43:37 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



