$date
	Fri Jan  7 21:52:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_dec3to8 $end
$scope module U0 $end
$var wire 1 ! en $end
$upscope $end
$upscope $end
$scope module tb_dec3to8 $end
$scope module U0 $end
$var wire 3 " Din [2:0] $end
$upscope $end
$upscope $end
$scope module tb_dec3to8 $end
$scope module U0 $end
$var reg 8 # Y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#10
b1 #
1!
#15
b10 #
b1 "
#20
b100 #
b10 "
#25
b1000 #
b11 "
#30
b10000 #
b100 "
#35
b100000 #
b101 "
#40
b1000000 #
b110 "
#45
b10000000 #
b111 "
#55
