$date
	Thu Sep 13 16:26:59 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0043 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 # p2 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 $ p3 $end
$upscope $end
$scope module Exemplo0043 $end
$var wire 1 % p4 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z%
z$
z#
x"
0!
$end
#12
1!
#24
0!
#36
1"
1!
#39
x"
#44
x"
#48
0"
0!
#52
x"
#60
1!
#64
x"
#72
0!
#84
1!
#89
0"
#92
x"
#96
x"
0!
#108
1"
1!
#112
x"
#120
0!
#132
1!
#144
0!
#156
1!
#168
0!
#180
1"
1!
#183
x"
#188
x"
#192
0"
0!
#196
x"
#204
1!
#208
x"
#216
0!
#228
1!
#233
0"
#236
x"
#240
x"
0!
#252
1"
1!
#256
x"
#264
0!
#276
1!
#288
0!
#300
1!
#312
0!
#324
1"
1!
#327
x"
#332
x"
#336
0"
0!
#340
x"
#348
1!
#352
x"
#360
0!
#372
1!
#377
0"
#380
x"
#384
x"
0!
#396
1"
1!
#400
x"
#408
0!
#420
1!
#432
0!
#444
1!
#456
0!
#468
1"
1!
#471
x"
#476
x"
#480
0"
0!
