
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2845.473 ; gain = 2.016 ; free physical = 331616 ; free virtual = 414377
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb" "*.svh"]] 
# }
# synth_design -top crc_ip \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top crc_ip -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65046
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.621 ; gain = 0.000 ; free physical = 296336 ; free virtual = 379097
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'crc_ip' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_ip.v:75]
INFO: [Synth 8-6157] synthesizing module 'host_interface' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/host_interface.v:75]
INFO: [Synth 8-6155] done synthesizing module 'host_interface' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/host_interface.v:75]
INFO: [Synth 8-6157] synthesizing module 'crc_unit' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_unit.v:75]
INFO: [Synth 8-6157] synthesizing module 'crc_datapath' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'bit_reversal' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/bit_reversal.v:78]
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bit_reversal' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/bit_reversal.v:78]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_datapath.v:226]
INFO: [Synth 8-6157] synthesizing module 'crc_parallel' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_parrallel.v:75]
	Parameter CRC_SIZE bound to: 32 - type: integer 
	Parameter FRAME_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crc_comb' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_comb.v:83]
	Parameter CRC_SIZE bound to: 32 - type: integer 
	Parameter MASK bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc_comb' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_comb.v:83]
INFO: [Synth 8-6155] done synthesizing module 'crc_parallel' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_parrallel.v:75]
INFO: [Synth 8-6155] done synthesizing module 'crc_datapath' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_datapath.v:75]
INFO: [Synth 8-6157] synthesizing module 'crc_control_unit' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_control_unit.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_control_unit.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_control_unit.v:258]
INFO: [Synth 8-155] case statement is not full and has no default [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_control_unit.v:292]
INFO: [Synth 8-6155] done synthesizing module 'crc_control_unit' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_control_unit.v:76]
INFO: [Synth 8-6155] done synthesizing module 'crc_unit' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_unit.v:75]
INFO: [Synth 8-6155] done synthesizing module 'crc_ip' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/crc_ip.v:75]
WARNING: [Synth 8-7129] Port HADDR[31] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[30] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[29] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[28] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[27] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[26] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[25] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[24] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[23] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[22] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[21] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[20] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[19] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[18] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[17] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[16] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[15] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[14] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[13] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[12] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[11] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[10] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[9] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[8] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[7] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[6] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[5] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[1] in module host_interface is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[0] in module host_interface is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2845.621 ; gain = 0.000 ; free physical = 310368 ; free virtual = 393131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2845.621 ; gain = 0.000 ; free physical = 313033 ; free virtual = 395804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 313963 ; free virtual = 396731
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'hsize_pp_reg' and it is trimmed from '3' to '2' bits. [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/host_interface.v:165]
INFO: [Synth 8-802] inferred FSM for state register 'state_full_reg' in module 'crc_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_byte_reg' in module 'crc_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reset_reg' in module 'crc_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               11 |                               00
                 WRITE_1 |                               01 |                               01
                 WRITE_2 |                               10 |                               10
                  BYPASS |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_full_reg' using encoding 'sequential' in module 'crc_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00100 |                              100
                  BYTE_0 |                            00010 |                              000
                  BYTE_1 |                            10000 |                              001
                  BYTE_2 |                            01000 |                              010
                  BYTE_3 |                            00001 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_byte_reg' using encoding 'one-hot' in module 'crc_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                NO_RESET |                              000 |                              000
                    WAIT |                              001 |                              010
                   RESET |                              010 |                              001
                   WRITE |                              011 |                              011
                 RESET_2 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reset_reg' using encoding 'sequential' in module 'crc_control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 315048 ; free virtual = 397859
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     31 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   4 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design crc_ip has port HRESP driven by constant 0
WARNING: [Synth 8-7129] Port HADDR[31] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[30] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[29] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[28] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[27] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[26] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[25] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[24] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[23] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[22] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[21] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[20] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[19] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[18] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[17] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[16] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[15] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[14] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[13] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[12] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[11] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[10] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[9] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[8] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[7] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[6] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[5] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[1] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HADDR[0] in module crc_ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSIZE[2] in module crc_ip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 322336 ; free virtual = 405328
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 323489 ; free virtual = 406480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 325622 ; free virtual = 408603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332276 ; free virtual = 415246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332275 ; free virtual = 415245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332270 ; free virtual = 415240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332269 ; free virtual = 415239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332268 ; free virtual = 415238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332269 ; free virtual = 415239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |    23|
|4     |LUT3 |    62|
|5     |LUT4 |    68|
|6     |LUT5 |   106|
|7     |LUT6 |   159|
|8     |FDRE |    86|
|9     |FDSE |   114|
|10    |IBUF |    44|
|11    |OBUF |    34|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+-----------------+------+
|      |Instance         |Module           |Cells |
+------+-----------------+-----------------+------+
|1     |top              |                 |   698|
|2     |  CRC_UNIT       |crc_unit         |   479|
|3     |    CONTROL_UNIT |crc_control_unit |    62|
|4     |    DATAPATH     |crc_datapath     |   417|
|5     |  HOST_INTERFACE |host_interface   |   140|
+------+-----------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332267 ; free virtual = 415238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332272 ; free virtual = 415242
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2853.480 ; gain = 7.859 ; free physical = 332272 ; free virtual = 415243
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2874.582 ; gain = 0.000 ; free physical = 333266 ; free virtual = 416236
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.582 ; gain = 0.000 ; free physical = 326644 ; free virtual = 409614
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7d75402d
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 2874.582 ; gain = 29.109 ; free physical = 326478 ; free virtual = 409448
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/util_temp_crc_ip_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/timing_temp_crc_ip_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2972.250 ; gain = 97.668 ; free physical = 322032 ; free virtual = 405113
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/power_temp_crc_ip_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/crcahb/power_temp_crc_ip_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:49:51 2022...
real 94.30
user 102.74
sys 6.48
