// Seed: 4055588772
module module_0 ();
  always @(~(1'b0) or negedge 1) begin : LABEL_0
    id_1 <= id_1;
    id_1 <= 1;
  end
  module_2 modCall_1 ();
  assign modCall_1.id_5 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_6 = id_3;
  wire id_7;
  always if (id_1) assign id_3 = 1 * 1 - 1;
endmodule
module module_2;
  always @(posedge id_1) begin : LABEL_0
    id_1 = id_1;
    $display(id_1, 1);
    id_1 <= 1'b0;
    id_1 <= id_1;
  end
  wire id_2;
  assign id_3 = 1;
  initial id_1 <= 1;
  wire id_4;
  tri  id_5;
  wire id_6;
  assign id_5 = 1;
endmodule
