
---------- Begin Simulation Statistics ----------
simSeconds                                   0.389453                       # Number of seconds simulated (Second)
simTicks                                 389452926250                       # Number of ticks simulated (Tick)
finalTick                                389452926250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    619.80                       # Real time elapsed on the host (Second)
hostTickRate                                628356406                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                  407638176                       # Number of bytes of host memory used (Byte)
simInsts                                    244711433                       # Number of instructions simulated (Count)
simOps                                      269284020                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   394826                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     434472                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles         234813529                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.instsAdded        142890121                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus0.nonSpecInstsAdded      1137868                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus0.instsIssued       141668073                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus0.squashedInstsIssued       109753                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus0.squashedInstsExamined     17192285                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus0.squashedOperandsExamined     12182624                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus0.squashedNonSpecRemoved       128178                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::samples    169698981                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::mean     0.834820                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::stdev     1.757933                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::0    126880796     74.77%     74.77% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::1      9626712      5.67%     80.44% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::2      8820900      5.20%     85.64% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::3      7362371      4.34%     89.98% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::4      5632979      3.32%     93.30% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::5      4069825      2.40%     95.70% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::6      3639472      2.14%     97.84% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::7      1732833      1.02%     98.86% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::8      1933093      1.14%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.numIssuedDist::total    169698981                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntAlu      1035471     52.21%     52.21% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntMult         3465      0.17%     52.39% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IntDiv        10767      0.54%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatAdd            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatCmp            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatCvt            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMult            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMultAcc            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatDiv            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMisc           88      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatSqrt            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAdd            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAddAcc            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAlu            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdCmp            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdCvt            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMisc            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMult            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdMultAcc            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShift            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShiftAcc            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdDiv            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSqrt            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatAdd            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatAlu            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatCmp            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatCvt            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatDiv            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMisc            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMult            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceAdd            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceAlu            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdReduceCmp            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAes            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdAesMix            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha1Hash            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha256Hash            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShaSigma2            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdShaSigma3            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::SimdPredAlu            0      0.00%     52.93% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::MemRead       549841     27.72%     80.66% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::MemWrite       383621     19.34%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::No_OpClass        16747      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntAlu    104551569     73.80%     73.81% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntMult       668326      0.47%     74.28% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IntDiv         7809      0.01%     74.29% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatAdd            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatCvt            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMult            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     74.29% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMisc        24406      0.02%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAlu            3      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMisc          100      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMult            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShift            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAes            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.31% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::MemRead     22980694     16.22%     90.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::MemWrite     13418419      9.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.statIssuedInstType_0::total    141668073                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus0.issueRate          0.603322                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus0.fuBusy              1983253                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus0.fuBusyRate         0.013999                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus0.intInstQueueReads    455054038                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus0.intInstQueueWrites    161177041                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus0.intInstQueueWakeupAccesses    135303677                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus0.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.vecInstQueueReads        74095                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus0.vecInstQueueWrites        54725                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus0.vecInstQueueWakeupAccesses        34737                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus0.intAluAccesses    143597000                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus0.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus0.vecAluAccesses        37579                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus0.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus0.squashCycles         913888                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus0.blockCycles        12528728                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus0.unblockCycles       3500146                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus0.dispatchedInsts    144708184                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus0.dispSquashedInsts        58106                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus0.dispLoadInsts      19980606                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus0.dispStoreInsts     13570543                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus0.dispNonSpecInsts       305526                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus0.iqFullEvents         111341                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus0.lsqFullEvents       3282670                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus0.memOrderViolationEvents        12240                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus0.predictedTakenIncorrect        80526                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus0.predictedNotTakenIncorrect       180181                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus0.branchMispredicts       260707                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus0.numInsts          139427455                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus0.numLoadInsts       22779337                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus0.numSquashedInsts      2024817                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus0.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus0.numNop               680195                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus0.numRefs            36014798                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus0.numBranches        27745463                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus0.numStoreInsts      13235461                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus0.numRate            0.593779                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus0.instsToCommit     135426047                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus0.writebackCount    135338414                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus0.producerInst       76703337                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus0.consumerInst      134428116                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus0.wbRate             0.576365                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.wbFanout           0.570590                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus0.timesIdled           431784                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus0.idleCycles         65114548                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus0.quiesceCycles    1322993074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.committedInsts    116879202                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus0.committedOps      126835704                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus0.cpi                2.009027                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.totalCpi           2.009027                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                0.497753                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.totalIpc           0.497753                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus0.intRegfileReads    164319563                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus0.intRegfileWrites     98344623                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus0.vecRegfileReads        27828                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus0.vecRegfileWrites         7087                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus0.vecPredRegfileReads           18                       # number of predicate regfile reads (Count)
testsys.cpu_cluster.cpus0.ccRegfileReads     45330876                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus0.ccRegfileWrites     44129517                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus0.miscRegfileReads    754293316                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus0.miscRegfileWrites       435073                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.insertedLoads     19980606                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.insertedStores     13570543                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.conflictingLoads      1014646                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__0.conflictingStores      1058547                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups     37612265                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted     24960458                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect       302562                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups     16962111                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits     16655648                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.981932                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed      4935817                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect         4906                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups       635530                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits       595029                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses        40501                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted         7194                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.commit.commitSquashedInsts     17266453                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus0.commit.commitNonSpecStalls      1009690                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus0.commit.branchMispredicts       233481                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::samples    167304122                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::mean     0.761696                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::stdev     1.944464                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::0    131945734     78.87%     78.87% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::1     13527635      8.09%     86.95% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::2      4408462      2.63%     89.59% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::3      2426891      1.45%     91.04% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::4      2326958      1.39%     92.43% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::5      3021827      1.81%     94.23% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::6      1586339      0.95%     95.18% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::7       607522      0.36%     95.55% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::8      7452754      4.45%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.numCommittedDist::total    167304122                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus0.commit.instsCommitted    117478417                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.commit.opsCommitted    127434919                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.commit.memRefs     30601864                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus0.commit.loads       17631154                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus0.commit.amos           57910                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus0.commit.membars       845640                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus0.commit.branches     26151833                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus0.commit.vectorInstructions        21213                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus0.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus0.commit.integer    112644672                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus0.commit.functionCalls      3159458                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::No_OpClass        15051      0.01%      0.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntAlu     96137527     75.44%     75.45% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntMult       661986      0.52%     75.97% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IntDiv         5903      0.00%     75.98% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     75.98% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     75.98% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     75.98% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMult            0      0.00%     75.98% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.98% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     75.98% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMisc        12508      0.01%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAlu            3      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMisc           77      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMult            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShift            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.99% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::MemRead     17631154     13.84%     89.82% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::MemWrite     12970710     10.18%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.committedInstType_0::total    127434919                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.commit.commitEligibleSamples      7452754                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data     21468374                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total     21468374                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data     21526235                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total     21526235                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data      8952604                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total      8952604                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data      9457704                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total      9457704                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data 399331536270                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total 399331536270                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data 399331536270                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total 399331536270                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data     30420978                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total     30420978                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data     30983939                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total     30983939                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.294290                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.294290                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.305245                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.305245                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 44605.070912                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 44605.070912                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 42222.883722                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 42222.883722                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs     20899705                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets       120343                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs       623700                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets          821                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs    33.509227                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets   146.580999                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks      1878934                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total      1878934                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data      7344093                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total      7344093                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data      7344093                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total      7344093                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data      1608511                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total      1608511                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data      2112451                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total      2112451                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data         5780                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total         5780                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data  60436298151                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total  60436298151                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data 137845686401                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total 137845686401                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    171014750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total    171014750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.052875                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.052875                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.068179                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.068179                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 37572.822412                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 37572.822412                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 65253.909511                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 65253.909511                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 29587.326990                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 29587.326990                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements      2033785                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data    709326000                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::total    709326000                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrHits::cpu_cluster.cpus0.data        11780                       # number of CleanInvalidReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrHits::total        11780                       # number of CleanInvalidReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data         1747                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::total         1747                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data    706317500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::total    706317500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 404303.091013                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::total 404303.091013                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.missLatency::cpu_cluster.cpus0.data     17643750                       # number of CleanSharedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.missLatency::total     17643750                       # number of CleanSharedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus0.data        14115                       # number of CleanSharedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMisses::total        14115                       # number of CleanSharedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus0.data     10600365                       # number of CleanSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissLatency::total     10600365                       # number of CleanSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data          751                       # average CleanSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMshrMissLatency::total          751                       # average CleanSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data       119812                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::total       119812                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data   1587512000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::total   1587512000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 13250.025039                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::total 13250.025039                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data        58234                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total        58234                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data         4427                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total         4427                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data     31455250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total     31455250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data        62661                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total        62661                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.070650                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.070650                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data  7105.319630                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total  7105.319630                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus0.data         4102                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::total         4102                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus0.data          325                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::total          325                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus0.data      4942000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::total      4942000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus0.data     0.005187                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::total     0.005187                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 15206.153846                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::total 15206.153846                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data     14013030                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total     14013030                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data      3692582                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total      3692582                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data 122047283750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total 122047283750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data     17705612                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total     17705612                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.208554                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.208554                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 33052.017193                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 33052.017193                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data      2923296                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total      2923296                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data       769286                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total       769286                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         1687                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total         1687                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data  14527431250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total  14527431250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    171014750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total    171014750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.043449                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.043449                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 18884.304732                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 18884.304732                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 101372.110255                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 101372.110255                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::cpu_cluster.cpus0.data        56395                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::total        56395                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::cpu_cluster.cpus0.data       503611                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::total       503611                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::cpu_cluster.cpus0.data       560006                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::total       560006                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::cpu_cluster.cpus0.data     0.899296                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::total     0.899296                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus0.data       502472                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::total       502472                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus0.data  77372185500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::total  77372185500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus0.data     0.897262                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::total     0.897262                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 153983.078659                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::total 153983.078659                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::cpu_cluster.cpus0.data         1466                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::total         1466                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::cpu_cluster.cpus0.data         1489                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::total         1489                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::cpu_cluster.cpus0.data         2955                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::total         2955                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::cpu_cluster.cpus0.data     0.503892                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::total     0.503892                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus0.data         1468                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::total         1468                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus0.data     37202750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::total     37202750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus0.data     0.496785                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::total     0.496785                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus0.data 25342.472752                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::total 25342.472752                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data        46226                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total        46226                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.misses::cpu_cluster.cpus0.data           30                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.misses::total           30                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missLatency::cpu_cluster.cpus0.data       101500                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missLatency::total       101500                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data        46256                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total        46256                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missRate::cpu_cluster.cpus0.data     0.000649                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missRate::total     0.000649                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus0.data  3383.333333                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMissLatency::total  3383.333333                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus0.data           30                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMisses::total           30                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus0.data        94000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissLatency::total        94000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus0.data     0.000649                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissRate::total     0.000649                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus0.data  3133.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMshrMissLatency::total  3133.333333                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data        53005                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total        53005                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data         4905                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total         4905                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data     36697250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total     36697250                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data        57910                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total        57910                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.084700                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.084700                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data  7481.600408                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total  7481.600408                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::cpu_cluster.cpus0.data            5                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::total            5                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data         4900                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total         4900                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data     35362000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total     35362000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.084614                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.084614                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data  7216.734694                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total  7216.734694                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data         3263                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total         3263                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data       154812                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total       154812                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data  11104726309                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total  11104726309                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data       158075                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total       158075                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.979358                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.979358                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data 71730.397573                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total 71730.397573                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus0.data          382                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::total          382                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data       154430                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total       154430                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data  11054910809                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total  11054910809                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.976941                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.976941                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data 71585.254219                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total 71585.254219                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data      7452081                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total      7452081                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data      5105210                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total      5105210                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data 266179526211                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total 266179526211                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data     12557291                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total     12557291                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.406553                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.406553                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data 52138.800600                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total 52138.800600                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data      4420415                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total      4420415                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data       684795                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total       684795                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         4093                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total         4093                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data  34853956092                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total  34853956092                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.054534                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.054534                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data 50896.919650                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total 50896.919650                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   473.002284                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs     23826554                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs      2060358                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs    11.564279                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick  14820377500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   473.002284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.923833                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.923833                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          343                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::3          343                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.669922                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses     64656798                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses     64656798                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.decode.idleCycles     14001002                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus0.decode.blockedCycles    128570818                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus0.decode.runCycles     20923453                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus0.decode.unblockCycles      5289820                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus0.decode.squashCycles       913888                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus0.decode.branchResolved     14770137                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus0.decode.branchMispred        71474                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus0.decode.decodedInsts    157656081                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus0.decode.squashedInsts       281848                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker       228639                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total       228639                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker       228639                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total       228639                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker        73439                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total        73439                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker        73439                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total        73439                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    985279811                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total    985279811                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    985279811                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total    985279811                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker       302078                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total       302078                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker       302078                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total       302078                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.243113                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.243113                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.243113                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.243113                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 13416.302115                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 13416.302115                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 13416.302115                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 13416.302115                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks        25238                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total        25238                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        73439                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total        73439                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        73439                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total        73439                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    911840811                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total    911840811                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    911840811                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total    911840811                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.243113                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.243113                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.243113                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.243113                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 12416.302115                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 12416.302115                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 12416.302115                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 12416.302115                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements        25238                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker       228639                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total       228639                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker        73439                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total        73439                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker    985279811                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total    985279811                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker       302078                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total       302078                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.243113                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.243113                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 13416.302115                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 13416.302115                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        73439                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total        73439                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    911840811                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total    911840811                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.243113                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.243113                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 12416.302115                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 12416.302115                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse    15.257510                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs       302078                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs        73439                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     4.113319                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick  14820207500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker    15.257510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.953594                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total     0.953594                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses      2490063                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses      2490063                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch.icacheStallCycles     11805644                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus0.fetch.insts       166028190                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus0.fetch.branches     37612265                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus0.fetch.predictedBranches     22186494                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus0.fetch.cycles      156090950                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus0.fetch.squashCycles      1968783                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus0.fetch.tlbCycles       529387                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus0.fetch.miscStallCycles        27543                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingTrapStallCycles        51142                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus0.fetch.pendingQuiesceStallCycles       207856                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus0.fetch.icacheWaitRetryStallCycles         2064                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus0.fetch.cacheLines     30864941                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus0.fetch.icacheSquashes        70777                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus0.fetch.tlbSquashes         3321                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::samples    169698981                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::mean     1.047596                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::stdev     2.222652                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::0    127136295     74.92%     74.92% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::1      7323058      4.32%     79.23% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::2      9528395      5.61%     84.85% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::3      3028790      1.78%     86.63% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::4      4989277      2.94%     89.57% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::5      3367039      1.98%     91.56% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::6      3691799      2.18%     93.73% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::7      1708045      1.01%     94.74% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::8      8926283      5.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.nisnDist::total    169698981                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus0.fetch.branchRate     0.160179                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus0.fetch.rate         0.707064                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst     30403184                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total     30403184                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst     30403184                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total     30403184                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst       221966                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total       221966                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst       221966                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total       221966                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst   6409920707                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total   6409920707                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst   6409920707                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total   6409920707                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst     30625150                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total     30625150                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst     30625150                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total     30625150                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.007248                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.007248                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.007248                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.007248                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 28877.939446                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 28877.939446                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 28877.939446                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 28877.939446                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs        35459                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets         1874                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs          709                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets           17                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs    50.012694                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets   110.235294                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks       192911                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total       192911                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrHits::cpu_cluster.cpus0.inst        28199                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrHits::total        28199                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrHits::cpu_cluster.cpus0.inst        28199                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrHits::total        28199                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst       193767                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total       193767                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst       193767                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total       193767                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheable::cpu_cluster.cpus0.inst       239761                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheable::total       239761                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst   5261907716                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total   5261907716                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst   5261907716                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total   5261907716                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst  14698784000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::total  14698784000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.006327                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.006327                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.006327                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.006327                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 27155.850666                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 27155.850666                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 27155.850666                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 27155.850666                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 61305.983876                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::total 61305.983876                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements       192911                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst     30403184                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total     30403184                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst       221966                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total       221966                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst   6409920707                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total   6409920707                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst     30625150                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total     30625150                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.007248                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.007248                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 28877.939446                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 28877.939446                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrHits::cpu_cluster.cpus0.inst        28199                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrHits::total        28199                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst       193767                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total       193767                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst       239761                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::total       239761                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst   5261907716                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total   5261907716                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst  14698784000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::total  14698784000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.006327                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.006327                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 27155.850666                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 27155.850666                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 61305.983876                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::total 61305.983876                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse   729.667267                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs     30596951                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs       193767                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs   157.905892                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick  14820034500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst   729.667267                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst     0.950088                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total     0.950088                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::3          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses     92069217                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses     92069217                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker        37694                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total        37694                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker        37694                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total        37694                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         6082                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total         6082                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         6082                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total         6082                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker    203580668                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total    203580668                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker    203580668                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total    203580668                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker        43776                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total        43776                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker        43776                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total        43776                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.138935                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.138935                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.138935                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.138935                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 33472.651759                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 33472.651759                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 33472.651759                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 33472.651759                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks         5995                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total         5995                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         6082                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total         6082                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         6082                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total         6082                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    197498668                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total    197498668                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    197498668                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total    197498668                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.138935                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.138935                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.138935                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.138935                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 32472.651759                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 32472.651759                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 32472.651759                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 32472.651759                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements         5995                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker        37694                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total        37694                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker         6082                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total         6082                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker    203580668                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total    203580668                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker        43776                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total        43776                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.138935                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.138935                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 33472.651759                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 33472.651759                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         6082                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total         6082                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    197498668                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total    197498668                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.138935                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.138935                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 32472.651759                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 32472.651759                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse    15.182298                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs        43776                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs         6082                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     7.197632                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick  14819853500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker    15.182298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.948894                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total     0.948894                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses       356290                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses       356290                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.lsq0.forwLoads       629069                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus0.lsq0.squashedLoads      2349452                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.ignoredResponses          538                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.memOrderViolation        12240                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus0.lsq0.squashedStores       599833                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus0.lsq0.rescheduledLoads      1198457                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus0.lsq0.blockedByCache       669955                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::samples     17083837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::mean    38.633361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::stdev   131.028162                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::0-9     12414099     72.67%     72.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::10-19      2069983     12.12%     84.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::20-29       371252      2.17%     86.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::30-39       146133      0.86%     87.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::40-49        28254      0.17%     87.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::50-59        21850      0.13%     88.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::60-69       136941      0.80%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::70-79        33026      0.19%     89.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::80-89        49037      0.29%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::90-99       835724      4.89%     94.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::100-109         1977      0.01%     94.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::110-119         3395      0.02%     94.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::120-129         2125      0.01%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::130-139         1748      0.01%     94.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::140-149         1830      0.01%     94.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::150-159         4747      0.03%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::160-169         3089      0.02%     94.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::170-179         4957      0.03%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::180-189         9008      0.05%     94.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::190-199         6375      0.04%     94.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::200-209        17585      0.10%     94.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::210-219        46279      0.27%     94.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::220-229        63515      0.37%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::230-239        26774      0.16%     95.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::240-249        13520      0.08%     95.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::250-259        11159      0.07%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::260-269         7711      0.05%     95.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::270-279        20938      0.12%     95.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::280-289        11243      0.07%     95.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::290-299        14010      0.08%     95.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::overflows       705553      4.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::max_value         3347                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.lsq0.loadToUse::total     17083837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits     20196515                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses       116875                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits     13113513                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses        99947                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts        69113                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries        48761                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults            2                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults          702                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults          611                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses     20313390                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses     13213460                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits       33310028                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses       216822                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses     33526850                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks       216120                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor       216120                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          510                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        68603                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.squashedBefore       133998                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples        82122                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::mean  1400.705657                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::stdev 13635.668875                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0-65535        81416     99.14%     99.14% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::65536-131071          471      0.57%     99.71% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::131072-196607          139      0.17%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::196608-262143           70      0.09%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::262144-327679           16      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::327680-393215            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::393216-458751            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total        82122                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples       189040                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 15049.283220                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean  6353.477103                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 37874.152076                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535       175518     92.85%     92.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071         8219      4.35%     97.19% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607         3241      1.71%     98.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143         1429      0.76%     99.67% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679          399      0.21%     99.88% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215          142      0.08%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751           42      0.02%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::458752-524287           33      0.02%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823           10      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::720896-786431            7      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total       189040                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples  48461231616                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::mean     0.448027                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::stdev     0.859106                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0-3  48340856366     99.75%     99.75% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::4-7     60521000      0.12%     99.88% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::8-11     19597250      0.04%     99.92% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::12-15     10097750      0.02%     99.94% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::16-19      8927750      0.02%     99.96% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::20-23      5561000      0.01%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::24-27      4625250      0.01%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::28-31      2380500      0.00%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::32-35      8156750      0.02%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::36-39       508000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total  48461231616                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB        68603     99.26%     99.26% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB          510      0.74%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total        69113                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data       216120                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total       216120                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data        69113                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total        69113                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total       285233                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits     30630071                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses        12503                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts        10522                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries          900                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults         1772                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses     30642574                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits       30630071                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses        12503                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses     30642574                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks        12503                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor        12503                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          304                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        10218                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.squashedBefore         1302                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples        11201                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::mean   942.371217                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::stdev 10200.763936                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0-65535        11137     99.43%     99.43% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::65536-131071           55      0.49%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::131072-196607            6      0.05%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::196608-262143            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::262144-327679            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::524288-589823            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total        11201                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples        11824                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 24963.421854                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 10910.466764                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 41720.109443                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-65535         9909     83.80%     83.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-131071         1706     14.43%     98.23% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-196607          120      1.01%     99.25% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::196608-262143           36      0.30%     99.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::262144-327679           29      0.25%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::327680-393215           13      0.11%     99.91% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::393216-458751            2      0.02%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::458752-524287            5      0.04%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::524288-589823            3      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total        11824                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples   5015240406                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::mean     0.675093                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::stdev     0.476060                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0   1641409520     32.73%     32.73% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::1   3365655386     67.11%     99.84% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::2      6015750      0.12%     99.96% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::3      1369000      0.03%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::4       215250      0.00%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::5       352750      0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::6       222750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total   5015240406                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB        10218     97.11%     97.11% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB          304      2.89%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total        10522                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst        12503                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total        12503                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst        10522                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total        10522                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total        23025                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         4968                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         2484                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 133151614.058374                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 56608099.504133                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows           73      2.94%      2.94% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         2411     97.06%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162677156                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         2484                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON  58704316929                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 330748609321                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.rename.squashCycles       913888                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus0.rename.idleCycles     16923812                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus0.rename.blockCycles     21531434                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus0.rename.serializeStallCycles     35892927                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus0.rename.runCycles     23236410                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus0.rename.unblockCycles     71200510                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus0.rename.renamedInsts    150490899                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus0.rename.ROBFullEvents       204808                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus0.rename.IQFullEvents      2593423                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus0.rename.LQFullEvents       649415                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus0.rename.SQFullEvents     65775398                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus0.rename.renamedOperands    159093107                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus0.rename.lookups    232607450                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus0.rename.intLookups    176857549                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus0.rename.vecLookups        30987                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus0.rename.committedMaps    131219174                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus0.rename.undoneMaps     27873933                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus0.rename.serializing      1977529                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus0.rename.tempSerializing      1532458                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus0.rename.skidInsts     25990596                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus0.rob.reads         303870184                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus0.rob.writes        291796373                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus0.thread_0.numInsts    116879202                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps    126835704                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles          54142570                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.instsAdded         28370463                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus1.nonSpecInstsAdded       219703                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus1.instsIssued        27310623                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus1.squashedInstsIssued        71266                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus1.squashedInstsExamined      4142037                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus1.squashedOperandsExamined      3009068                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus1.squashedNonSpecRemoved        19727                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::samples     35112660                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::mean     0.777800                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::stdev     1.504261                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::0     25538859     72.73%     72.73% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::1      2241399      6.38%     79.12% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::2      1298047      3.70%     82.81% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::3      4032531     11.48%     94.30% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::4       819193      2.33%     96.63% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::5       478441      1.36%     97.99% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::6       368464      1.05%     99.04% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::7       190032      0.54%     99.59% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::8       145694      0.41%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.numIssuedDist::total     35112660                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntAlu        92884     26.79%     26.79% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntMult         1988      0.57%     27.36% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IntDiv        18326      5.29%     32.65% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatAdd            0      0.00%     32.65% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatCmp            0      0.00%     32.65% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatCvt            0      0.00%     32.65% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMult            0      0.00%     32.65% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMultAcc            0      0.00%     32.65% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatDiv            0      0.00%     32.65% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMisc          142      0.04%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatSqrt            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAdd            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAddAcc            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAlu            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdCmp            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdCvt            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMisc            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMult            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdMultAcc            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShift            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShiftAcc            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdDiv            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSqrt            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatAdd            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatAlu            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatCmp            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatCvt            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatDiv            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMisc            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMult            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceAdd            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceAlu            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdReduceCmp            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAes            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdAesMix            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha1Hash            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha256Hash            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShaSigma2            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdShaSigma3            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::SimdPredAlu            0      0.00%     32.69% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::MemRead       140339     40.48%     73.17% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::MemWrite        93022     26.83%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::No_OpClass        21293      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntAlu     18348973     67.19%     67.26% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntMult        51821      0.19%     67.45% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IntDiv        13369      0.05%     67.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMult            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     67.50% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMisc        51455      0.19%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAdd            6      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAlu           10      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdCmp            4      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMisc          330      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMult            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShift            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAes            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::MemRead      6553725     24.00%     91.69% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::MemWrite      2269637      8.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.statIssuedInstType_0::total     27310623                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus1.issueRate          0.504421                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus1.fuBusy               346701                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus1.fuBusyRate         0.012695                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus1.intInstQueueReads     89994631                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus1.intInstQueueWrites     32631251                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus1.intInstQueueWakeupAccesses     26564260                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus1.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.vecInstQueueReads       157242                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus1.vecInstQueueWrites       115401                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus1.vecInstQueueWakeupAccesses        73646                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus1.intAluAccesses     27556368                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus1.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus1.vecAluAccesses        79663                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus1.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus1.squashCycles         197687                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus1.blockCycles         3088666                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus1.unblockCycles        519400                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus1.dispatchedInsts     28852201                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus1.dispSquashedInsts        41965                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus1.dispLoadInsts       6619148                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus1.dispStoreInsts      2406087                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus1.dispNonSpecInsts       183048                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus1.iqFullEvents          21771                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus1.lsqFullEvents        481270                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus1.memOrderViolationEvents        14899                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus1.predictedTakenIncorrect        64020                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus1.predictedNotTakenIncorrect       144455                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus1.branchMispredicts       208475                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus1.numInsts           26973524                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus1.numLoadInsts        6406508                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus1.numSquashedInsts       240183                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus1.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus1.numNop               262035                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus1.numRefs             8618429                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus1.numBranches         6439822                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus1.numStoreInsts       2211921                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus1.numRate            0.498194                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus1.instsToCommit      26697451                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus1.writebackCount     26637906                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus1.producerInst       12241915                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus1.consumerInst       18978966                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus1.wbRate             0.491996                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.wbFanout           0.645025                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus1.timesIdled           111938                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus1.idleCycles         19029910                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus1.quiesceCycles    1503664030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.committedInsts     22326123                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus1.committedOps       24448129                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus1.cpi                2.425077                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.totalCpi           2.425077                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.412358                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.totalIpc           0.412358                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus1.intRegfileReads     27024266                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus1.intRegfileWrites     15826464                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus1.vecRegfileReads        58366                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus1.vecRegfileWrites        15788                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus1.vecPredRegfileReads           18                       # number of predicate regfile reads (Count)
testsys.cpu_cluster.cpus1.ccRegfileReads     13529062                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus1.ccRegfileWrites      3974859                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus1.miscRegfileReads    168776897                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus1.miscRegfileWrites       221654                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.insertedLoads      6619148                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.insertedStores      2406087                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.conflictingLoads       551025                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__0.conflictingStores       568237                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups      8053428                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted      6316687                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect       269537                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups      5841041                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits      5440401                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.931409                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed       619341                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect         5370                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups        97259                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits        24614                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses        72645                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted        10176                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.commit.commitSquashedInsts      4173168                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus1.commit.commitNonSpecStalls       199976                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus1.commit.branchMispredicts       179733                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::samples     34426834                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::mean     0.716761                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::stdev     1.611270                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::0     26277553     76.33%     76.33% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::1      2188422      6.36%     82.69% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::2       813715      2.36%     85.05% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::3      3541092     10.29%     95.33% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::4       366237      1.06%     96.40% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::5       238196      0.69%     97.09% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::6       158408      0.46%     97.55% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::7       115383      0.34%     97.89% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::8       727828      2.11%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.numCommittedDist::total     34426834                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus1.commit.instsCommitted     22553803                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.commit.opsCommitted     24675809                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.commit.memRefs      7769892                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus1.commit.loads        5731323                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus1.commit.amos           59567                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus1.commit.membars        88366                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus1.commit.branches      5974064                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus1.commit.vectorInstructions        46029                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus1.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus1.commit.integer     20019074                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus1.commit.functionCalls       370868                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::No_OpClass        19297      0.08%      0.08% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntAlu     16806533     68.11%     68.19% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntMult        42297      0.17%     68.36% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IntDiv        10012      0.04%     68.40% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     68.40% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     68.40% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     68.40% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMult            0      0.00%     68.40% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.40% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     68.40% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMisc        27489      0.11%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAdd            5      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAlu           10      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdCmp            4      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMisc          270      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMult            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShift            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAes            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.51% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::MemRead      5731323     23.23%     91.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::MemWrite      2038569      8.26%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.committedInstType_0::total     24675809                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.commit.commitEligibleSamples       727828                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data      7645088                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total      7645088                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data      7647042                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total      7647042                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data       505480                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total       505480                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data       507473                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total       507473                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data  13230237390                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total  13230237390                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data  13230237390                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total  13230237390                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data      8150568                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total      8150568                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data      8154515                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total      8154515                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.062018                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.062018                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.062232                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.062232                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data 26173.611993                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total 26173.611993                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data 26070.820300                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total 26070.820300                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs       133887                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets       129316                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs        19914                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets         1416                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs     6.723260                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets    91.324859                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks       137554                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total       137554                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data       278194                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total       278194                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data       278194                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total       278194                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data       227286                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total       227286                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data       229255                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total       229255                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data         1858                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total         1858                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data   6145956699                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total   6145956699                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data   6221193449                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total   6221193449                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data     64633000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total     64633000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.027886                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.027886                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.028114                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.028114                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 27040.630303                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total 27040.630303                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 27136.566047                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total 27136.566047                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 34786.329386                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 34786.329386                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements       206722                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data        28750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissLatency::total        28750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data        14375                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.avgMshrMissLatency::total        14375                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data         2050                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total         2050                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::cpu_cluster.cpus1.data          170                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::total          170                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus1.data      1814250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::total      1814250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data         2220                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total         2220                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::cpu_cluster.cpus1.data     0.076577                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::total     0.076577                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus1.data 10672.058824                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::total 10672.058824                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus1.data          128                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrHits::total          128                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus1.data           42                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::total           42                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus1.data       434500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::total       434500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus1.data     0.018919                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::total     0.018919                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 10345.238095                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::total 10345.238095                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data      5864022                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total      5864022                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data       309838                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total       309838                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data   9275339750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total   9275339750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data      6173860                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total      6173860                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.050185                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.050185                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data 29936.094830                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total 29936.094830                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data       160874                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total       160874                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data       148964                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total       148964                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data          961                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total          961                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data   4633339000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total   4633339000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data     64633000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total     64633000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.024128                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.024128                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data 31103.749899                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total 31103.749899                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 67255.983351                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 67255.983351                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::cpu_cluster.cpus1.data         1084                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::total         1084                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::cpu_cluster.cpus1.data           80                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::total           80                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::cpu_cluster.cpus1.data         1164                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::total         1164                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::cpu_cluster.cpus1.data     0.068729                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::total     0.068729                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus1.data           78                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::total           78                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus1.data      1563500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::total      1563500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus1.data     0.067010                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::total     0.067010                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 20044.871795                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::total 20044.871795                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::cpu_cluster.cpus1.data          870                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::total          870                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::cpu_cluster.cpus1.data         1913                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::total         1913                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::cpu_cluster.cpus1.data         2783                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::total         2783                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::cpu_cluster.cpus1.data     0.687388                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::total     0.687388                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus1.data         1891                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::total         1891                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus1.data     73673250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::total     73673250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus1.data     0.679483                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::total     0.679483                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus1.data 38959.941830                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::total 38959.941830                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::cpu_cluster.cpus1.data         1940                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::total         1940                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.misses::cpu_cluster.cpus1.data            8                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.misses::total            8                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missLatency::cpu_cluster.cpus1.data        39750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missLatency::total        39750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::cpu_cluster.cpus1.data         1948                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::total         1948                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missRate::cpu_cluster.cpus1.data     0.004107                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missRate::total     0.004107                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus1.data  4968.750000                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMissLatency::total  4968.750000                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus1.data            7                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMisses::total            7                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus1.data        38000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissLatency::total        38000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus1.data     0.003593                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissRate::total     0.003593                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus1.data  5428.571429                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMshrMissLatency::total  5428.571429                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data        52320                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total        52320                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data         7247                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total         7247                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data     51533500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total     51533500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data        59567                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total        59567                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.121661                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.121661                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data  7111.011453                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total  7111.011453                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::cpu_cluster.cpus1.data           14                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::total           14                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data         7233                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total         7233                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data     49606750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total     49606750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.121426                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.121426                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data  6858.392092                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total  6858.392092                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::cpu_cluster.cpus1.data         2536                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::total         2536                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::cpu_cluster.cpus1.data        35923                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::total        35923                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::cpu_cluster.cpus1.data    669672916                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::total    669672916                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::cpu_cluster.cpus1.data        38459                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::total        38459                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::cpu_cluster.cpus1.data     0.934060                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::total     0.934060                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus1.data 18641.898394                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::total 18641.898394                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus1.data          373                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrHits::total          373                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus1.data        35550                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::total        35550                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus1.data    649883916                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::total    649883916                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus1.data     0.924361                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::total     0.924361                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus1.data 18280.841519                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::total 18280.841519                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data      1778530                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total      1778530                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data       159719                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total       159719                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data   3285224724                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total   3285224724                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data      1938249                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total      1938249                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.082404                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.082404                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data 20568.778442                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total 20568.778442                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data       116947                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total       116947                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data        42772                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total        42772                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data          897                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total          897                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data    862733783                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total    862733783                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.022067                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.022067                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data 20170.527050                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total 20170.527050                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   300.016087                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs      7947865                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs       223009                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs    35.639212                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick 126656852500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   300.016087                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.585969                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.585969                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::1          343                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::2           27                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses     16659513                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses     16659513                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.decode.idleCycles      6116639                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus1.decode.blockedCycles     21930974                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus1.decode.runCycles      6181629                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus1.decode.unblockCycles       685731                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus1.decode.squashCycles       197687                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus1.decode.branchResolved      5236030                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus1.decode.branchMispred        92496                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus1.decode.decodedInsts     30468635                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus1.decode.squashedInsts       365719                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker       114325                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total       114325                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker       114325                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total       114325                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        43521                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total        43521                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        43521                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total        43521                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1390692729                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total   1390692729                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1390692729                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total   1390692729                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker       157846                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total       157846                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker       157846                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total       157846                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.275718                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.275718                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.275718                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.275718                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31954.521472                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 31954.521472                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31954.521472                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 31954.521472                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks        43207                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total        43207                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        43521                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total        43521                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        43521                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total        43521                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1347171729                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total   1347171729                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1347171729                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total   1347171729                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.275718                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.275718                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.275718                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.275718                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30954.521472                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 30954.521472                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30954.521472                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 30954.521472                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements        43207                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker       114325                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total       114325                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        43521                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total        43521                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker   1390692729                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total   1390692729                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker       157846                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total       157846                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.275718                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.275718                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 31954.521472                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 31954.521472                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        43521                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total        43521                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1347171729                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total   1347171729                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.275718                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.275718                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30954.521472                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 30954.521472                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse    10.784972                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs       157846                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs        43521                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     3.626893                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick 126656668500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker    10.784972                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker     0.674061                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total     0.674061                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::0            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::1           10                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses      1306289                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses      1306289                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch.icacheStallCycles      8131868                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus1.fetch.insts        31187018                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus1.fetch.branches      8053428                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus1.fetch.predictedBranches      6084356                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus1.fetch.cycles       25542594                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus1.fetch.squashCycles       578017                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus1.fetch.tlbCycles       920611                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus1.fetch.miscStallCycles         9945                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingDrainCycles            8                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingTrapStallCycles        81153                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus1.fetch.pendingQuiesceStallCycles       135625                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus1.fetch.icacheWaitRetryStallCycles         1848                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus1.fetch.cacheLines      3828421                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus1.fetch.icacheSquashes        98408                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus1.fetch.tlbSquashes         4752                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::samples     35112660                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::mean     0.979473                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::stdev     2.034127                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::0     26490285     75.44%     75.44% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::1       763038      2.17%     77.62% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::2       767459      2.19%     79.80% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::3      4038291     11.50%     91.30% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::4       583725      1.66%     92.97% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::5       412902      1.18%     94.14% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::6       312899      0.89%     95.03% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::7       250222      0.71%     95.75% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::8      1493839      4.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.nisnDist::total     35112660                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus1.fetch.branchRate     0.148745                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus1.fetch.rate         0.576017                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst      3504482                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total      3504482                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst      3504482                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total      3504482                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst       323877                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total       323877                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst       323877                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total       323877                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst   9452450953                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total   9452450953                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst   9452450953                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total   9452450953                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst      3828359                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total      3828359                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst      3828359                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total      3828359                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.084599                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.084599                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.084599                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.084599                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 29185.310945                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 29185.310945                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 29185.310945                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 29185.310945                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs        36022                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets         1926                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs          793                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets           19                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs    45.424968                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets   101.368421                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks       285191                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total       285191                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrHits::cpu_cluster.cpus1.inst        37834                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrHits::total        37834                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrHits::cpu_cluster.cpus1.inst        37834                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrHits::total        37834                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst       286043                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total       286043                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst       286043                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total       286043                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheable::cpu_cluster.cpus1.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheable::total           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst   8048603211                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total   8048603211                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst   8048603211                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total   8048603211                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      3114250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::total      3114250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.074717                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.074717                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.074717                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.074717                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 28137.738770                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 28137.738770                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 28137.738770                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 28137.738770                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 66260.638298                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::total 66260.638298                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements       285191                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst      3504482                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total      3504482                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst       323877                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total       323877                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst   9452450953                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total   9452450953                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst      3828359                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total      3828359                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.084599                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.084599                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 29185.310945                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 29185.310945                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrHits::cpu_cluster.cpus1.inst        37834                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrHits::total        37834                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst       286043                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total       286043                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::total           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst   8048603211                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total   8048603211                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      3114250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::total      3114250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.074717                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.074717                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 28137.738770                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 28137.738770                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 66260.638298                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::total 66260.638298                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse   513.517933                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs      3790525                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs       286043                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs    13.251592                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick 126656419500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst   513.517933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst     0.668643                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total     0.668643                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::0          196                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::1          511                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::2           61                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses     11771120                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses     11771120                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker        50355                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total        50355                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker        50355                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total        50355                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker         8883                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total         8883                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker         8883                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total         8883                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker    368591867                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total    368591867                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker    368591867                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total    368591867                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker        59238                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total        59238                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker        59238                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total        59238                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.149954                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.149954                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.149954                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.149954                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 41494.074862                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 41494.074862                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 41494.074862                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 41494.074862                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks         8760                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total         8760                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8883                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total         8883                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8883                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total         8883                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    359708867                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total    359708867                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    359708867                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total    359708867                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.149954                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.149954                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.149954                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.149954                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 40494.074862                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 40494.074862                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 40494.074862                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 40494.074862                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements         8760                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker        50355                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total        50355                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker         8883                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total         8883                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker    368591867                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total    368591867                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker        59238                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total        59238                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.149954                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.149954                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 41494.074862                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 41494.074862                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8883                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total         8883                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    359708867                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total    359708867                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.149954                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.149954                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 40494.074862                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 40494.074862                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse    10.795704                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs        59238                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs         8883                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     6.668693                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick 126656223500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker    10.795704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker     0.674731                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total     0.674731                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::0            7                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::1            9                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses       482787                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses       482787                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.lsq0.forwLoads        65507                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus1.lsq0.squashedLoads       887825                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.ignoredResponses          728                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.memOrderViolation        14899                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus1.lsq0.squashedStores       367518                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus1.lsq0.rescheduledLoads        92499                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus1.lsq0.blockedByCache        19781                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::samples      5726982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::mean    10.129699                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::stdev    55.308390                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::0-9      5448573     95.14%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::10-19       123212      2.15%     97.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::20-29        23206      0.41%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::30-39         4328      0.08%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::40-49         6566      0.11%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::50-59         6022      0.11%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::60-69         2611      0.05%     98.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::70-79         2281      0.04%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::80-89         1178      0.02%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::90-99         1264      0.02%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::100-109          946      0.02%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::110-119         1171      0.02%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::120-129          792      0.01%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::130-139          677      0.01%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::140-149          645      0.01%     98.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::150-159          474      0.01%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::160-169          505      0.01%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::170-179          491      0.01%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::180-189          926      0.02%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::190-199         1653      0.03%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::200-209         3045      0.05%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::210-219        10109      0.18%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::220-229        16176      0.28%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::230-239         2930      0.05%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::240-249         2357      0.04%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::250-259         1465      0.03%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::260-269         1452      0.03%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::270-279         6152      0.11%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::280-289         1720      0.03%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::290-299         1813      0.03%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::overflows        52242      0.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::max_value         2831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.lsq0.loadToUse::total      5726982                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits      6342039                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses        71608                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits      2212545                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses        26363                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts        31082                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries         1136                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults          519                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults         1146                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses      6413647                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses      2238908                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits        8554584                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses        97971                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses      8652555                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks        97452                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor        97452                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          827                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        30255                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.squashedBefore        51207                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples        46245                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::mean  3209.557790                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::stdev 19455.048351                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0-32767        44965     97.23%     97.23% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::32768-65535          359      0.78%     98.01% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::65536-98303          539      1.17%     99.17% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::98304-131071           93      0.20%     99.38% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::131072-163839          115      0.25%     99.62% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::163840-196607           82      0.18%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::196608-229375           35      0.08%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::229376-262143           31      0.07%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::262144-294911            6      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::294912-327679            6      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::327680-360447            4      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::360448-393215            2      0.00%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::393216-425983            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::425984-458751            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::458752-491519            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total        46245                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples        65896                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 42419.763719                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 17081.794473                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 64079.801859                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-65535        48439     73.51%     73.51% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-131071        11097     16.84%     90.35% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-196607         4018      6.10%     96.45% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-262143         1653      2.51%     98.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-327679          323      0.49%     99.44% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-393215          166      0.25%     99.70% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-458751          129      0.20%     99.89% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::458752-524287           31      0.05%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::524288-589823            4      0.01%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::589824-655359           35      0.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total        65896                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::samples  58738272458                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::mean     0.722982                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::stdev     0.729652                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::0-3  58588518708     99.75%     99.75% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::4-7    107277750      0.18%     99.93% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::8-11     15281000      0.03%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::12-15      7638750      0.01%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::16-19      4824750      0.01%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::20-23      3186250      0.01%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::24-27      1075500      0.00%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::28-31       629000      0.00%     99.98% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::32-35      9663250      0.02%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::36-39        92750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::40-43         1250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::44-47        83500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::total  58738272458                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB        30255     97.34%     97.34% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB          827      2.66%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total        31082                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        97452                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total        97452                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data        31082                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total        31082                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total       128534                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits      3835633                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses        16875                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts        14074                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries         1080                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults         2873                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses      3852508                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits        3835633                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses        16875                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses      3852508                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks        16875                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor        16875                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          402                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        13672                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.squashedBefore         1750                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples        15125                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::mean   891.008264                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::stdev  8122.472354                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0-32767        14970     98.98%     98.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::32768-65535           80      0.53%     99.50% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::65536-98303           65      0.43%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::98304-131071            3      0.02%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::131072-163839            3      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::163840-196607            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::196608-229375            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::262144-294911            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total        15125                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples        15824                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 30870.465748                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 13133.008013                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 44096.725038                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-32767        11197     70.76%     70.76% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::32768-65535         1367      8.64%     79.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-98303         2655     16.78%     96.18% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::98304-131071          217      1.37%     97.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-163839          150      0.95%     98.50% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::163840-196607           89      0.56%     99.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-229375           44      0.28%     99.34% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::229376-262143           30      0.19%     99.53% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::262144-294911           22      0.14%     99.67% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::294912-327679           21      0.13%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::327680-360447           19      0.12%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::360448-393215            4      0.03%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::393216-425983            6      0.04%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::425984-458751            1      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::458752-491519            2      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total        15824                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::samples  32967114432                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::mean     0.915442                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::stdev     0.280321                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::0   2800913074      8.50%      8.50% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::1  30156585108     91.47%     99.97% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::2      7047500      0.02%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::3      2075000      0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::4       217750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::5       115500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::6        97750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::7         5000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::8         7500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::9        50250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::total  32967114432                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB        13672     97.14%     97.14% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB          402      2.86%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total        14074                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst        16875                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total        16875                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst        14074                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total        14074                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total        30949                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions         3838                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples         1919                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 195891759.013028                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 2107755897.460954                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows           15      0.78%      0.78% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10         1903     99.17%     99.95% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::5e+10-1e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value  79685284500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total         1919                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON  13536640704                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 375916285546                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.rename.squashCycles       197687                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus1.rename.idleCycles      6541383                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus1.rename.blockCycles      4867081                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus1.rename.serializeStallCycles     15168320                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus1.rename.runCycles      6431268                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus1.rename.unblockCycles      1906921                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus1.rename.renamedInsts     29569541                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus1.rename.ROBFullEvents        50233                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus1.rename.IQFullEvents       327403                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus1.rename.LQFullEvents       422465                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus1.rename.SQFullEvents       716241                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus1.rename.renamedOperands     22736609                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus1.rename.lookups     45666100                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus1.rename.intLookups     29548206                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus1.rename.vecLookups        65132                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus1.rename.committedMaps     17816727                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus1.rename.undoneMaps      4919882                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus1.rename.serializing       394592                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus1.rename.tempSerializing       100986                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus1.rename.skidInsts      3550792                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus1.rob.reads          62522415                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus1.rob.writes         58383587                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus1.thread_0.numInsts     22326123                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps     24448129                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles          84433073                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.instsAdded         45947938                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus2.nonSpecInstsAdded       231305                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus2.instsIssued        43959317                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus2.squashedInstsIssued       118693                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus2.squashedInstsExamined      7306534                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus2.squashedOperandsExamined      5373190                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus2.squashedNonSpecRemoved        23498                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::samples     62655361                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::mean     0.701605                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::stdev     1.579135                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::0     48877245     78.01%     78.01% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::1      3000137      4.79%     82.80% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::2      1915197      3.06%     85.85% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::3      4582794      7.31%     93.17% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::4      1345737      2.15%     95.32% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::5      1030674      1.64%     96.96% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::6       909031      1.45%     98.41% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::7       566468      0.90%     99.32% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::8       428078      0.68%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.numIssuedDist::total     62655361                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntAlu       333787     42.21%     42.21% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntMult         1668      0.21%     42.42% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IntDiv        11575      1.46%     43.89% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatAdd            0      0.00%     43.89% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatCmp            0      0.00%     43.89% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatCvt            0      0.00%     43.89% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMult            0      0.00%     43.89% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMultAcc            0      0.00%     43.89% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatDiv            0      0.00%     43.89% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMisc          152      0.02%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatSqrt            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAdd            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAddAcc            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAlu            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdCmp            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdCvt            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMisc            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMult            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdMultAcc            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShift            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShiftAcc            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdDiv            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSqrt            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatAdd            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatAlu            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatCmp            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatCvt            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatDiv            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMisc            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMult            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceAdd            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceAlu            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdReduceCmp            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAes            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdAesMix            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha1Hash            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha256Hash            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShaSigma2            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdShaSigma3            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::SimdPredAlu            0      0.00%     43.90% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::MemRead       257896     32.61%     76.52% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::MemWrite       185689     23.48%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::No_OpClass         6680      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntAlu     30436484     69.24%     69.25% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntMult        73231      0.17%     69.42% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IntDiv        10316      0.02%     69.44% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatAdd            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatCvt            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMult            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     69.44% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMisc        38997      0.09%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAdd           26      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAlu            1      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMisc          412      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMult            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShift            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAes            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.53% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::MemRead      9163964     20.85%     90.38% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::MemWrite      4229206      9.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.statIssuedInstType_0::total     43959317                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus2.issueRate          0.520641                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus2.fuBusy               790767                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus2.fuBusyRate         0.017989                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus2.intInstQueueReads    151356661                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus2.intInstQueueWrites     53408530                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus2.intInstQueueWakeupAccesses     42678869                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus2.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.vecInstQueueReads       126794                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus2.vecInstQueueWrites        93772                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus2.vecInstQueueWakeupAccesses        59279                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus2.intAluAccesses     44679057                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus2.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus2.vecAluAccesses        64347                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus2.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus2.squashCycles         300006                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus2.blockCycles        18209982                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus2.unblockCycles        631616                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus2.dispatchedInsts     46642540                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus2.dispSquashedInsts        58381                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus2.dispLoadInsts       9111658                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus2.dispStoreInsts      4494659                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus2.dispNonSpecInsts       204249                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus2.iqFullEvents          28281                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus2.lsqFullEvents        582867                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus2.memOrderViolationEvents        16919                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus2.predictedTakenIncorrect       116568                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus2.predictedNotTakenIncorrect       215691                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus2.branchMispredicts       332259                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus2.numInsts           43411680                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus2.numLoadInsts        8934627                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus2.numSquashedInsts       414058                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus2.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus2.numNop               463297                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus2.numRefs            13069274                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus2.numBranches         9588888                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus2.numStoreInsts       4134647                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus2.numRate            0.514155                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus2.instsToCommit      42842616                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus2.writebackCount     42738148                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus2.producerInst       21383373                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus2.consumerInst       35274576                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus2.wbRate             0.506178                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.wbFanout           0.606198                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus2.timesIdled           127927                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus2.idleCycles         21777712                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus2.quiesceCycles    1473373523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.committedInsts     34675836                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus2.committedOps       38872709                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus2.cpi                2.434925                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.totalCpi           2.434925                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.410690                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.totalIpc           0.410690                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus2.intRegfileReads     46902913                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus2.intRegfileWrites     27943554                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus2.vecRegfileReads        47134                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus2.vecRegfileWrites        12510                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus2.vecPredRegfileReads           18                       # number of predicate regfile reads (Count)
testsys.cpu_cluster.cpus2.ccRegfileReads     17136202                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus2.ccRegfileWrites      7588614                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus2.miscRegfileReads    261506242                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus2.miscRegfileWrites       315082                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.insertedLoads      9111658                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.insertedStores      4494659                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.conflictingLoads       991773                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__0.conflictingStores      1043557                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups     12036069                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted      8924836                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect       387900                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups      7628529                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits      7141297                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.936130                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed      1204216                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect         5698                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups       123651                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits        36559                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses        87092                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted        11348                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.commit.commitSquashedInsts      7354668                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus2.commit.commitNonSpecStalls       207807                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus2.commit.branchMispredicts       281050                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::samples     61496996                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::mean     0.638826                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::stdev     1.699692                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::0     50152871     81.55%     81.55% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::1      3052633      4.96%     86.52% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::2      1223190      1.99%     88.51% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::3      3731487      6.07%     94.57% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::4       538843      0.88%     95.45% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::5       360595      0.59%     96.04% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::6       287865      0.47%     96.50% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::7       289212      0.47%     96.97% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::8      1860300      3.03%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.numCommittedDist::total     61496996                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus2.commit.instsCommitted     35089022                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.commit.opsCommitted     39285895                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.commit.memRefs     11571869                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus2.commit.loads        7757658                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus2.commit.amos          122688                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus2.commit.membars       149148                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus2.commit.branches      8764861                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus2.commit.vectorInstructions        36992                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus2.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus2.commit.integer     33394088                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus2.commit.functionCalls       764973                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::No_OpClass         2329      0.01%      0.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntAlu     27619773     70.30%     70.31% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntMult        63778      0.16%     70.47% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IntDiv         7582      0.02%     70.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     70.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMisc        20174      0.05%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAdd           22      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAlu            1      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMisc          367      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMult            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShift            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::MemRead      7757658     19.75%     90.29% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::MemWrite      3814211      9.71%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.committedInstType_0::total     39285895                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.commit.commitEligibleSamples      1860300                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data     11291845                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total     11291845                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data     11296581                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total     11296581                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data       740500                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total       740500                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data       745273                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total       745273                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data  24389163009                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total  24389163009                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data  24389163009                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total  24389163009                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data     12032345                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total     12032345                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data     12041854                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total     12041854                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.061542                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.061542                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.061890                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.061890                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 32936.074286                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 32936.074286                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 32725.139659                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 32725.139659                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs       262190                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets       262200                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs        24752                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets         1610                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs    10.592679                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets   162.857143                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks       217738                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total       217738                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data       406696                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total       406696                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data       406696                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total       406696                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data       333804                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total       333804                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data       338556                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total       338556                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data        17091                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total        17091                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data  10481446815                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total  10481446815                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data  10552316565                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total  10552316565                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data   1810511500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total   1810511500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.027742                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.027742                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.028115                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.028115                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 31400.003640                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 31400.003640                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 31168.600069                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 31168.600069                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 105933.620034                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 105933.620034                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements       322894                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus2.data         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMisses::total         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus2.data     66153032                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissLatency::total     66153032                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus2.data 16150.642578                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.avgMshrMissLatency::total 16150.642578                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data        28500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissLatency::total        28500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data        14250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.avgMshrMissLatency::total        14250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::cpu_cluster.cpus2.data         1508                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::total         1508                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::cpu_cluster.cpus2.data          162                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::total          162                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus2.data      1290250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::total      1290250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::cpu_cluster.cpus2.data         1670                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::total         1670                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::cpu_cluster.cpus2.data     0.097006                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::total     0.097006                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus2.data  7964.506173                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::total  7964.506173                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus2.data          118                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::total          118                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus2.data           44                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::total           44                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus2.data       268750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::total       268750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus2.data     0.026347                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::total     0.026347                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus2.data  6107.954545                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::total  6107.954545                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data      7932321                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total      7932321                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data       421764                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total       421764                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data  15115146250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total  15115146250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data      8354085                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total      8354085                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.050486                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.050486                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 35837.924171                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 35837.924171                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data       203107                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total       203107                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data       218657                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total       218657                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data         8576                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total         8576                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data   7488791000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total   7488791000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data   1810511500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total   1810511500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.026174                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.026174                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 34249.033875                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 34249.033875                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 211113.747668                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 211113.747668                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.hits::cpu_cluster.cpus2.data          608                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.hits::total          608                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.misses::cpu_cluster.cpus2.data           76                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.misses::total           76                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.accesses::cpu_cluster.cpus2.data          684                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.accesses::total          684                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.missRate::cpu_cluster.cpus2.data     0.111111                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.missRate::total     0.111111                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus2.data           72                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMisses::total           72                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus2.data       641000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissLatency::total       641000                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus2.data     0.105263                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissRate::total     0.105263                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus2.data  8902.777778                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.avgMshrMissLatency::total  8902.777778                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::cpu_cluster.cpus2.data         4128                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::total         4128                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::cpu_cluster.cpus2.data         4697                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::total         4697                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::cpu_cluster.cpus2.data         8825                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::total         8825                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::cpu_cluster.cpus2.data     0.532238                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::total     0.532238                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus2.data         4680                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::total         4680                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus2.data     70228750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::total     70228750                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus2.data     0.530312                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::total     0.530312                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus2.data 15006.143162                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::total 15006.143162                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.missLatency::cpu_cluster.cpus2.data         7500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.missLatency::total         7500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMissLatency::cpu_cluster.cpus2.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.mshrMissLatency::cpu_cluster.cpus2.data         6750                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.mshrMissLatency::total         6750                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMshrMissLatency::cpu_cluster.cpus2.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::cpu_cluster.cpus2.data         1445                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::total         1445                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.misses::cpu_cluster.cpus2.data           15                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.misses::total           15                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missLatency::cpu_cluster.cpus2.data        44250                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missLatency::total        44250                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::cpu_cluster.cpus2.data         1460                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::total         1460                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missRate::cpu_cluster.cpus2.data     0.010274                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missRate::total     0.010274                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus2.data         2950                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMissLatency::total         2950                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus2.data           14                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMisses::total           14                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus2.data        41500                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissLatency::total        41500                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus2.data     0.009589                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissRate::total     0.009589                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus2.data  2964.285714                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMshrMissLatency::total  2964.285714                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data       114814                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total       114814                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data         7874                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total         7874                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data     63935750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total     63935750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data       122688                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total       122688                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.064179                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.064179                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data  8119.856490                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total  8119.856490                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::cpu_cluster.cpus2.data            9                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::total            9                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data         7865                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total         7865                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data     61829000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total     61829000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.064106                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.064106                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data  7861.284170                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total  7861.284170                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::cpu_cluster.cpus2.data        27975                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::total        27975                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::cpu_cluster.cpus2.data        55737                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::total        55737                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::cpu_cluster.cpus2.data    839522424                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::total    839522424                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::cpu_cluster.cpus2.data        83712                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::total        83712                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::cpu_cluster.cpus2.data     0.665819                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::total     0.665819                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus2.data 15062.210453                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::total 15062.210453                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus2.data         1521                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::total         1521                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus2.data        54216                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::total        54216                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus2.data    780711674                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::total    780711674                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus2.data     0.647649                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::total     0.647649                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus2.data 14400.023499                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::total 14400.023499                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data      3331549                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total      3331549                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data       262999                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total       262999                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data   8434494335                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total   8434494335                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data      3594548                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total      3594548                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.073166                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.073166                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 32070.442606                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 32070.442606                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data       202068                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total       202068                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data        60931                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total        60931                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data         8515                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total         8515                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data   2211944141                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total   2211944141                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.016951                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.016951                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 36302.442780                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 36302.442780                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   286.397969                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs     11767206                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs       336048                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs    35.016444                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick 158717996500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   286.397969                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.559371                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.559371                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          399                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::3          399                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024     0.779297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses     24679588                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses     24679588                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.decode.idleCycles      7293560                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus2.decode.blockedCycles     45161831                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus2.decode.runCycles      8797996                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus2.decode.unblockCycles      1101968                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus2.decode.squashCycles       300006                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus2.decode.branchResolved      6844082                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus2.decode.branchMispred       110591                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus2.decode.decodedInsts     49465633                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus2.decode.squashedInsts       448808                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker       152516                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total       152516                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker       152516                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total       152516                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker        50191                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total        50191                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker        50191                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total        50191                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1567452559                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total   1567452559                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1567452559                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total   1567452559                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker       202707                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total       202707                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker       202707                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total       202707                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.247604                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.247604                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.247604                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.247604                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 31229.753522                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 31229.753522                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 31229.753522                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 31229.753522                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks        49948                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total        49948                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        50191                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total        50191                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        50191                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total        50191                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1517261559                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total   1517261559                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1517261559                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total   1517261559                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.247604                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.247604                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.247604                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.247604                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 30229.753522                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 30229.753522                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 30229.753522                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 30229.753522                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements        49948                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker       152516                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total       152516                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker        50191                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total        50191                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker   1567452559                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total   1567452559                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker       202707                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total       202707                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.247604                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.247604                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 31229.753522                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 31229.753522                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        50191                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total        50191                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1517261559                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total   1517261559                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.247604                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.247604                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 30229.753522                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 30229.753522                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse     9.478286                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs       202707                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs        50191                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     4.038712                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick 158717798500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker     9.478286                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker     0.592393                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total     0.592393                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses      1671847                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses      1671847                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch.icacheStallCycles      8884877                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus2.fetch.insts        48814819                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus2.fetch.branches     12036069                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus2.fetch.predictedBranches      8382072                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus2.fetch.cycles       52023912                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus2.fetch.squashCycles       817955                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus2.fetch.tlbCycles       944949                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus2.fetch.miscStallCycles         9402                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingTrapStallCycles       262527                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus2.fetch.pendingQuiesceStallCycles       117620                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus2.fetch.icacheWaitRetryStallCycles         3093                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus2.fetch.cacheLines      6490441                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus2.fetch.icacheSquashes       115098                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus2.fetch.tlbSquashes         4749                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::samples     62655361                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::mean     0.877432                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::stdev     2.031097                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::0     49753722     79.41%     79.41% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::1      1309707      2.09%     81.50% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::2      1341493      2.14%     83.64% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::3      4555686      7.27%     90.91% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::4       978145      1.56%     92.47% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::5       866635      1.38%     93.86% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::6       631705      1.01%     94.86% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::7       466032      0.74%     95.61% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::8      2752236      4.39%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.nisnDist::total     62655361                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus2.fetch.branchRate     0.142552                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus2.fetch.rate         0.578148                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst      6113242                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total      6113242                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst      6113242                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total      6113242                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst       377126                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total       377126                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst       377126                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total       377126                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst  10932087945                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total  10932087945                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst  10932087945                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total  10932087945                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst      6490368                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total      6490368                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst      6490368                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total      6490368                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.058105                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.058105                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.058105                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.058105                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 28987.892495                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 28987.892495                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 28987.892495                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 28987.892495                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs        48404                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets         6289                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs          955                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets           59                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs    50.684817                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets   106.593220                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks       330723                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total       330723                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrHits::cpu_cluster.cpus2.inst        45554                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrHits::total        45554                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrHits::cpu_cluster.cpus2.inst        45554                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrHits::total        45554                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst       331572                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total       331572                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst       331572                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total       331572                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheable::cpu_cluster.cpus2.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheable::total           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst   9179212710                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total   9179212710                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst   9179212710                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total   9179212710                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      3246250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::total      3246250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.051087                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.051087                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.051087                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.051087                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 27683.919963                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 27683.919963                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 27683.919963                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 27683.919963                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 69069.148936                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::total 69069.148936                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements       330723                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst      6113242                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total      6113242                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst       377126                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total       377126                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst  10932087945                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total  10932087945                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst      6490368                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total      6490368                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.058105                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.058105                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 28987.892495                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 28987.892495                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrHits::cpu_cluster.cpus2.inst        45554                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrHits::total        45554                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst       331572                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total       331572                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::total           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst   9179212710                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total   9179212710                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      3246250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::total      3246250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.051087                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.051087                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 27683.919963                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 27683.919963                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 69069.148936                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::total 69069.148936                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse   451.969141                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs      6444814                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs       331572                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs    19.437148                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick 158717555500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst   451.969141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst     0.588501                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total     0.588501                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::3          768                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses     19802676                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses     19802676                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker        50800                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total        50800                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker        50800                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total        50800                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker         8528                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total         8528                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker         8528                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total         8528                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker    382197222                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total    382197222                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker    382197222                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total    382197222                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker        59328                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total        59328                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker        59328                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total        59328                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.143743                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.143743                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.143743                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.143743                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 44816.747420                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 44816.747420                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 44816.747420                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 44816.747420                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks         8440                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total         8440                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         8528                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total         8528                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         8528                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total         8528                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    373669222                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total    373669222                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    373669222                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total    373669222                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.143743                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.143743                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.143743                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.143743                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 43816.747420                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 43816.747420                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 43816.747420                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 43816.747420                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements         8440                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker        50800                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total        50800                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker         8528                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total         8528                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker    382197222                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total    382197222                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker        59328                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total        59328                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.143743                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.143743                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 44816.747420                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 44816.747420                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker         8528                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total         8528                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    373669222                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total    373669222                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.143743                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.143743                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 43816.747420                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 43816.747420                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse     9.478540                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs        59328                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs         8528                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     6.956848                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick 158717451250                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker     9.478540                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker     0.592409                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total     0.592409                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses       483152                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses       483152                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.lsq0.forwLoads       158256                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus2.lsq0.squashedLoads      1354000                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.ignoredResponses         1566                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.memOrderViolation        16919                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus2.lsq0.squashedStores       680448                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus2.lsq0.rescheduledLoads       318293                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus2.lsq0.blockedByCache        24143                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::samples      7747464                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::mean    13.419138                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::stdev    81.838295                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::0-9      7245218     93.52%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::10-19       227560      2.94%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::20-29        40755      0.53%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::30-39        14166      0.18%     97.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::40-49        12027      0.16%     97.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::50-59        10419      0.13%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::60-69         4647      0.06%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::70-79         3537      0.05%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::80-89         1527      0.02%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::90-99         2936      0.04%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::100-109          972      0.01%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::110-119         1356      0.02%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::120-129          894      0.01%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::130-139          804      0.01%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::140-149          674      0.01%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::150-159         1007      0.01%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::160-169          917      0.01%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::170-179         1027      0.01%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::180-189         1271      0.02%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::190-199         2428      0.03%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::200-209         4409      0.06%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::210-219        14690      0.19%     98.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::220-229        26023      0.34%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::230-239         6077      0.08%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::240-249         5025      0.06%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::250-259         2908      0.04%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::260-269         3696      0.05%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::270-279        11769      0.15%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::280-289         3004      0.04%     98.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::290-299         2994      0.04%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::overflows        92727      1.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::max_value         3178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.lsq0.loadToUse::total      7747464                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits      8855370                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses       102842                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits      4135971                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses        32055                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts        40823                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries         1289                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults          779                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults          973                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses      8958212                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses      4168026                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits       12991341                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses       134897                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses     13126238                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks       134118                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor       134118                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          913                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        39910                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.squashedBefore        67319                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples        66799                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::mean  2678.007904                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::stdev 18096.917399                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0-65535        65649     98.28%     98.28% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::65536-131071          768      1.15%     99.43% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::131072-196607          277      0.41%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::196608-262143           78      0.12%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::262144-327679           12      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::327680-393215            9      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::393216-458751            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total        66799                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples        84744                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 37023.455938                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 14522.737428                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 60417.267542                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-65535        65622     77.44%     77.44% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-131071        11953     14.10%     91.54% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-196607         4491      5.30%     96.84% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-262143         1844      2.18%     99.02% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-327679          468      0.55%     99.57% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-393215          218      0.26%     99.83% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::393216-458751           98      0.12%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::458752-524287           40      0.05%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::524288-589823            6      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::589824-655359            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total        84744                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::samples  22137273590                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::mean     0.427021                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::stdev     1.045802                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::0-3  21991364340     99.34%     99.34% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::4-7    100997500      0.46%     99.80% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::8-11     17674500      0.08%     99.88% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::12-15     10382250      0.05%     99.92% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::16-19      3438250      0.02%     99.94% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::20-23      2121500      0.01%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::24-27       969750      0.00%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::28-31      1052000      0.00%     99.96% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::32-35      9137000      0.04%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::36-39        78000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::40-43         1750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::44-47        29250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::48-51         5250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::52-55        22250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::total  22137273590                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB        39910     97.76%     97.76% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB          913      2.24%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total        40823                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data       134118                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total       134118                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data        40823                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total        40823                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total       174941                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits      6497285                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses        18829                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts        13753                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries         1213                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults         2500                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses      6516114                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits        6497285                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses        18829                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses      6516114                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks        18829                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor        18829                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          379                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        13374                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.squashedBefore         1800                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples        17029                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::mean  1321.657173                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::stdev 11506.749362                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0-32767        16790     98.60%     98.60% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::32768-65535          106      0.62%     99.22% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::65536-98303           84      0.49%     99.71% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::98304-131071           17      0.10%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::131072-163839           16      0.09%     99.91% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::163840-196607            8      0.05%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::196608-229375            2      0.01%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::229376-262143            2      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::262144-294911            3      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::327680-360447            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total        17029                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples        15553                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 33631.839516                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 14042.744938                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 47204.737989                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-65535        12001     77.16%     77.16% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::65536-131071         3049     19.60%     96.77% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::131072-196607          328      2.11%     98.87% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::196608-262143           82      0.53%     99.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::262144-327679           52      0.33%     99.74% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::327680-393215           32      0.21%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::393216-458751            5      0.03%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::458752-524287            2      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::524288-589823            1      0.01%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::589824-655359            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total        15553                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::samples   9242307702                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::mean     1.216976                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::0  -1981760294    -21.44%    -21.44% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::1  11206471496    121.25%     99.81% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::2     13086750      0.14%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::3      3553000      0.04%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::4       654000      0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::5       153250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::6        83000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::7        51250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::8        15250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::total   9242307702                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB        13374     97.24%     97.24% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB          379      2.76%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total        13753                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst        18829                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total        18829                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst        13753                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total        13753                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total        32582                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         3168                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1584                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 232540155.070707                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 2453740714.094092                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows           15      0.95%      0.95% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         1568     98.99%     99.94% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::5e+10-1e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value  79685274500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1584                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON  21109320618                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 368343605632                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.rename.squashCycles       300006                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus2.rename.idleCycles      7964204                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus2.rename.blockCycles     21765340                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus2.rename.serializeStallCycles     20092406                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus2.rename.runCycles      9191766                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus2.rename.unblockCycles      3341639                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus2.rename.renamedInsts     48004637                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus2.rename.ROBFullEvents       659624                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus2.rename.IQFullEvents       499729                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus2.rename.LQFullEvents      1027871                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus2.rename.SQFullEvents      1121225                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus2.rename.renamedOperands     40786876                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus2.rename.lookups     72553371                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus2.rename.intLookups     51520176                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.vecLookups        53278                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.vecPredLookups            1                       # Number of vector predicate rename lookups (Count)
testsys.cpu_cluster.cpus2.rename.committedMaps     31932576                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus2.rename.undoneMaps      8854300                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus2.rename.serializing       485876                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus2.rename.tempSerializing        74523                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus2.rename.skidInsts      5476493                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus2.rob.reads         106258731                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus2.rob.writes         94446558                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus2.thread_0.numInsts     34675836                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps     38872709                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles         174224166                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.instsAdded         91288220                       # Number of instructions added to the IQ (excludes non-spec) (Count)
testsys.cpu_cluster.cpus3.nonSpecInstsAdded       448400                       # Number of non-speculative instructions added to the IQ (Count)
testsys.cpu_cluster.cpus3.instsIssued        88079419                       # Number of instructions issued (Count)
testsys.cpu_cluster.cpus3.squashedInstsIssued       186742                       # Number of squashed instructions issued (Count)
testsys.cpu_cluster.cpus3.squashedInstsExamined     12609142                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
testsys.cpu_cluster.cpus3.squashedOperandsExamined      9313516                       # Number of squashed operands that are examined and possibly removed from graph (Count)
testsys.cpu_cluster.cpus3.squashedNonSpecRemoved        30875                       # Number of squashed non-spec instructions that were removed (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::samples    142704574                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::mean     0.617215                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::stdev     1.469971                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::0    112407170     78.77%     78.77% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::1      9066201      6.35%     85.12% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::2      5781644      4.05%     89.17% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::3      6413732      4.49%     93.67% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::4      3271983      2.29%     95.96% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::5      2130579      1.49%     97.45% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::6      1816932      1.27%     98.73% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::7       964349      0.68%     99.40% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::8       851984      0.60%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.numIssuedDist::total    142704574                       # Number of insts issued each cycle (Count)
testsys.cpu_cluster.cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntAlu       572059     28.78%     28.78% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntMult         2776      0.14%     28.92% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IntDiv        58021      2.92%     31.84% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatAdd            0      0.00%     31.84% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatCmp            0      0.00%     31.84% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatCvt            0      0.00%     31.84% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMult            0      0.00%     31.84% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMultAcc            0      0.00%     31.84% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatDiv            0      0.00%     31.84% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMisc          140      0.01%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatSqrt            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAdd            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAddAcc            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAlu            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdCmp            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdCvt            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMisc            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMult            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdMultAcc            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShift            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShiftAcc            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdDiv            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSqrt            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatAdd            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatAlu            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatCmp            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatCvt            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatDiv            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMisc            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMult            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceAdd            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceAlu            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdReduceCmp            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAes            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdAesMix            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha1Hash            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha256Hash            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShaSigma2            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdShaSigma3            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::SimdPredAlu            0      0.00%     31.85% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::MemRead       951380     47.87%     79.72% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::MemWrite       403072     20.28%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::No_OpClass        20436      0.02%      0.02% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntAlu     58632290     66.57%     66.59% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntMult        77458      0.09%     66.68% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IntDiv        19337      0.02%     66.70% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatAdd            0      0.00%     66.70% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     66.70% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatCvt            0      0.00%     66.70% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMult            0      0.00%     66.70% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.70% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     66.70% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMisc        35614      0.04%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAdd           22      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAlu            4      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdCmp            4      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMisc          569      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMult            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShift            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAes            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.74% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::MemRead     18907923     21.47%     88.21% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::MemWrite     10385762     11.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.statIssuedInstType_0::total     88079419                       # Number of instructions issued per FU type, per thread (Count)
testsys.cpu_cluster.cpus3.issueRate          0.505552                       # Inst issue rate ((Count/Cycle))
testsys.cpu_cluster.cpus3.fuBusy              1987448                       # FU busy when requested (Count)
testsys.cpu_cluster.cpus3.fuBusyRate         0.022564                       # FU busy rate (busy events/executed inst) ((Count/Count))
testsys.cpu_cluster.cpus3.intInstQueueReads    320907758                       # Number of integer instruction queue reads (Count)
testsys.cpu_cluster.cpus3.intInstQueueWrites    104294337                       # Number of integer instruction queue writes (Count)
testsys.cpu_cluster.cpus3.intInstQueueWakeupAccesses     85715766                       # Number of integer instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
testsys.cpu_cluster.cpus3.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
testsys.cpu_cluster.cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.vecInstQueueReads       129844                       # Number of vector instruction queue reads (Count)
testsys.cpu_cluster.cpus3.vecInstQueueWrites        94171                       # Number of vector instruction queue writes (Count)
testsys.cpu_cluster.cpus3.vecInstQueueWakeupAccesses        60300                       # Number of vector instruction queue wakeup accesses (Count)
testsys.cpu_cluster.cpus3.intAluAccesses     89980291                       # Number of integer alu accesses (Count)
testsys.cpu_cluster.cpus3.fpAluAccesses             0                       # Number of floating point alu accesses (Count)
testsys.cpu_cluster.cpus3.vecAluAccesses        66140                       # Number of vector alu accesses (Count)
testsys.cpu_cluster.cpus3.idleCycles                0                       # Number of cycles IEW is idle (Cycle)
testsys.cpu_cluster.cpus3.squashCycles         510640                       # Number of cycles IEW is squashing (Cycle)
testsys.cpu_cluster.cpus3.blockCycles        40437304                       # Number of cycles IEW is blocking (Cycle)
testsys.cpu_cluster.cpus3.unblockCycles       1543567                       # Number of cycles IEW is unblocking (Cycle)
testsys.cpu_cluster.cpus3.dispatchedInsts     92597679                       # Number of instructions dispatched to IQ (Count)
testsys.cpu_cluster.cpus3.dispSquashedInsts        85081                       # Number of squashed instructions skipped by dispatch (Count)
testsys.cpu_cluster.cpus3.dispLoadInsts      18711443                       # Number of dispatched load instructions (Count)
testsys.cpu_cluster.cpus3.dispStoreInsts     10842256                       # Number of dispatched store instructions (Count)
testsys.cpu_cluster.cpus3.dispNonSpecInsts       399525                       # Number of dispatched non-speculative instructions (Count)
testsys.cpu_cluster.cpus3.iqFullEvents         152410                       # Number of times the IQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus3.lsqFullEvents       1264006                       # Number of times the LSQ has become full, causing a stall (Count)
testsys.cpu_cluster.cpus3.memOrderViolationEvents        43483                       # Number of memory order violations (Count)
testsys.cpu_cluster.cpus3.predictedTakenIncorrect       179285                       # Number of branches that were predicted taken incorrectly (Count)
testsys.cpu_cluster.cpus3.predictedNotTakenIncorrect       354324                       # Number of branches that were predicted not taken incorrectly (Count)
testsys.cpu_cluster.cpus3.branchMispredicts       533609                       # Number of branch mispredicts detected at execute (Count)
testsys.cpu_cluster.cpus3.numInsts           87065209                       # Number of executed instructions (Count)
testsys.cpu_cluster.cpus3.numLoadInsts       18456873                       # Number of load instructions executed (Count)
testsys.cpu_cluster.cpus3.numSquashedInsts       696589                       # Number of squashed instructions skipped in execute (Count)
testsys.cpu_cluster.cpus3.numSwp                    0                       # Number of swp insts executed (Count)
testsys.cpu_cluster.cpus3.numNop               861059                       # Number of nop insts executed (Count)
testsys.cpu_cluster.cpus3.numRefs            28637528                       # Number of memory reference insts executed (Count)
testsys.cpu_cluster.cpus3.numBranches        15589056                       # Number of branches executed (Count)
testsys.cpu_cluster.cpus3.numStoreInsts      10180655                       # Number of stores executed (Count)
testsys.cpu_cluster.cpus3.numRate            0.499731                       # Inst execution rate ((Count/Cycle))
testsys.cpu_cluster.cpus3.instsToCommit      85945971                       # Cumulative count of insts sent to commit (Count)
testsys.cpu_cluster.cpus3.writebackCount     85776066                       # Cumulative count of insts written-back (Count)
testsys.cpu_cluster.cpus3.producerInst       47757588                       # Number of instructions producing a value (Count)
testsys.cpu_cluster.cpus3.consumerInst       74548407                       # Number of instructions consuming a value (Count)
testsys.cpu_cluster.cpus3.wbRate             0.492332                       # Insts written-back per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.wbFanout           0.640625                       # Average fanout of values written-back ((Count/Count))
testsys.cpu_cluster.cpus3.timesIdled           186285                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
testsys.cpu_cluster.cpus3.idleCycles         31519592                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
testsys.cpu_cluster.cpus3.quiesceCycles    1383582448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.committedInsts     70830272                       # Number of Instructions Simulated (Count)
testsys.cpu_cluster.cpus3.committedOps       79127478                       # Number of Ops (including micro ops) Simulated (Count)
testsys.cpu_cluster.cpus3.cpi                2.459742                       # CPI: Cycles Per Instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.totalCpi           2.459742                       # CPI: Total CPI of All Threads ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.406547                       # IPC: Instructions Per Cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.totalIpc           0.406547                       # IPC: Total IPC of All Threads ((Count/Cycle))
testsys.cpu_cluster.cpus3.intRegfileReads    101240286                       # Number of integer regfile reads (Count)
testsys.cpu_cluster.cpus3.intRegfileWrites     60963597                       # Number of integer regfile writes (Count)
testsys.cpu_cluster.cpus3.vecRegfileReads        48408                       # number of vector regfile reads (Count)
testsys.cpu_cluster.cpus3.vecRegfileWrites        12336                       # number of vector regfile writes (Count)
testsys.cpu_cluster.cpus3.vecPredRegfileReads           18                       # number of predicate regfile reads (Count)
testsys.cpu_cluster.cpus3.ccRegfileReads     23906748                       # number of cc regfile reads (Count)
testsys.cpu_cluster.cpus3.ccRegfileWrites     14281200                       # number of cc regfile writes (Count)
testsys.cpu_cluster.cpus3.miscRegfileReads    541436896                       # number of misc regfile reads (Count)
testsys.cpu_cluster.cpus3.miscRegfileWrites       620390                       # number of misc regfile writes (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.insertedLoads     18711443                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.insertedStores     10842256                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.conflictingLoads      5619122                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__0.conflictingStores      3945417                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
testsys.cpu_cluster.cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups     19671582                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted     13766329                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect       619962                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups     11238056                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits     10447927                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.929692                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed      2359750                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect         9860                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups       197772                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits        90893                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses       106879                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted        17421                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.commit.commitSquashedInsts     12689531                       # The number of squashed insts skipped by commit (Count)
testsys.cpu_cluster.cpus3.commit.commitNonSpecStalls       417525                       # The number of times commit has been forced to stall to communicate backwards (Count)
testsys.cpu_cluster.cpus3.commit.branchMispredicts       463314                       # The number of times a branch was mispredicted (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::samples    140707769                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::mean     0.567869                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::stdev     1.629405                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::0    116355255     82.69%     82.69% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::1      9137419      6.49%     89.19% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::2      2681051      1.91%     91.09% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::3      4389941      3.12%     94.21% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::4      2099186      1.49%     95.70% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::5      1000501      0.71%     96.41% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::6       470315      0.33%     96.75% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::7       579749      0.41%     97.16% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::8      3994352      2.84%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.numCommittedDist::total    140707769                       # Number of insts commited each cycle (Count)
testsys.cpu_cluster.cpus3.commit.instsCommitted     71606336                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.commit.opsCommitted     79903542                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.commit.memRefs     25900790                       # Number of memory references committed (Count)
testsys.cpu_cluster.cpus3.commit.loads       16340855                       # Number of loads committed (Count)
testsys.cpu_cluster.cpus3.commit.amos          234595                       # Number of atomic instructions committed (Count)
testsys.cpu_cluster.cpus3.commit.membars       277360                       # Number of memory barriers committed (Count)
testsys.cpu_cluster.cpus3.commit.branches     14238161                       # Number of branches committed (Count)
testsys.cpu_cluster.cpus3.commit.vectorInstructions        39231                       # Number of committed Vector instructions. (Count)
testsys.cpu_cluster.cpus3.commit.floating            0                       # Number of committed floating point instructions. (Count)
testsys.cpu_cluster.cpus3.commit.integer     71594451                       # Number of committed integer instructions. (Count)
testsys.cpu_cluster.cpus3.commit.functionCalls      1561890                       # Number of function calls committed. (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::No_OpClass         2361      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntAlu     53899345     67.46%     67.46% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntMult        67353      0.08%     67.54% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IntDiv        15278      0.02%     67.56% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     67.56% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     67.56% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     67.56% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMult            0      0.00%     67.56% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.56% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     67.56% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMisc        17887      0.02%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAdd           16      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAlu            4      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdCmp            4      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMisc          504      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMult            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShift            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::MemRead     16340855     20.45%     88.04% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::MemWrite      9559935     11.96%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.committedInstType_0::total     79903542                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.commit.commitEligibleSamples      3994352                       # number cycles where commit BW limit reached (Cycle)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data     20859728                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total     20859728                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data     20867798                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total     20867798                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data      1583250                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total      1583250                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data      1591771                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total      1591771                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data  63302949959                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total  63302949959                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data  63302949959                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total  63302949959                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data     22442978                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total     22442978                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data     22459569                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total     22459569                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.070545                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.070545                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.070873                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.070873                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 39982.914864                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 39982.914864                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 39768.880046                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 39768.880046                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs      1778142                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets       378474                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs       108708                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets         1875                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs    16.357048                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets   201.852800                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks       470696                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total       470696                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data       661280                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total       661280                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data       661280                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total       661280                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data       921970                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total       921970                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data       929958                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total       929958                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data        17798                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total        17798                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data  40067782667                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total  40067782667                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data  40187254417                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total  40187254417                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data   1809071750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total   1809071750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.041081                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.041081                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.041406                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.041406                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 43458.878995                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 43458.878995                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 43214.053126                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 43214.053126                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 101644.665131                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total 101644.665131                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements       908402                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data        28000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissLatency::total        28000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data        14000                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.avgMshrMissLatency::total        14000                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::cpu_cluster.cpus3.data         1298                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::total         1298                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::cpu_cluster.cpus3.data          179                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::total          179                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus3.data      1698250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::total      1698250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::cpu_cluster.cpus3.data         1477                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::total         1477                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::cpu_cluster.cpus3.data     0.121192                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::total     0.121192                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus3.data  9487.430168                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::total  9487.430168                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus3.data          125                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrHits::total          125                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus3.data           54                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::total           54                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus3.data       236000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::total       236000                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus3.data     0.036561                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::total     0.036561                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus3.data  4370.370370                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::total  4370.370370                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data     12097629                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total     12097629                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data      1029211                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total      1029211                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data  46072123500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total  46072123500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data     13126840                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total     13126840                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.078405                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.078405                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 44764.507472                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 44764.507472                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data       387711                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total       387711                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data       641500                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total       641500                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data         8792                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total         8792                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data  29120428000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total  29120428000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data   1809071750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total   1809071750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.048869                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.048869                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 45394.275916                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 45394.275916                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 205763.392857                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 205763.392857                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.hits::cpu_cluster.cpus3.data          767                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.hits::total          767                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.misses::cpu_cluster.cpus3.data           79                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.misses::total           79                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.accesses::cpu_cluster.cpus3.data          846                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.accesses::total          846                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.missRate::cpu_cluster.cpus3.data     0.093381                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.missRate::total     0.093381                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus3.data           77                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMisses::total           77                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus3.data       422500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissLatency::total       422500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus3.data     0.091017                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissRate::total     0.091017                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus3.data  5487.012987                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.avgMshrMissLatency::total  5487.012987                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data         7303                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total         7303                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data         8442                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total         8442                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data        15745                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total        15745                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.536170                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.536170                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data         7911                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total         7911                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data    119049250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total    119049250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.502445                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.502445                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 15048.571609                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 15048.571609                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.missLatency::cpu_cluster.cpus3.data         6750                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.missLatency::total         6750                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.avgMissLatency::cpu_cluster.cpus3.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.mshrMissLatency::cpu_cluster.cpus3.data         6250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.mshrMissLatency::total         6250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.avgMshrMissLatency::cpu_cluster.cpus3.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::cpu_cluster.cpus3.data         1087                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::total         1087                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.misses::cpu_cluster.cpus3.data           12                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.misses::total           12                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missLatency::cpu_cluster.cpus3.data        71750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missLatency::total        71750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::cpu_cluster.cpus3.data         1099                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::total         1099                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missRate::cpu_cluster.cpus3.data     0.010919                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missRate::total     0.010919                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus3.data  5979.166667                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMissLatency::total  5979.166667                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus3.data           12                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMisses::total           12                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus3.data        69250                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissLatency::total        69250                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus3.data     0.010919                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissRate::total     0.010919                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus3.data  5770.833333                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMshrMissLatency::total  5770.833333                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data       219694                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total       219694                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data        14901                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total        14901                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data    166518000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total    166518000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data       234595                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total       234595                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.063518                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.063518                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data 11174.954701                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total 11174.954701                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrHits::cpu_cluster.cpus3.data           20                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrHits::total           20                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data        14881                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total        14881                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data    161999500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total    161999500                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.063433                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.063433                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data 10886.331564                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total 10886.331564                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data        28383                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total        28383                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data       189377                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total       189377                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data   8214488792                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total   8214488792                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data       217760                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total       217760                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.869659                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.869659                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data 43376.380405                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total 43376.380405                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus3.data         3785                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrHits::total         3785                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data       185592                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total       185592                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data   8060448042                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total   8060448042                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.852278                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.852278                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data 43431.010184                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total 43431.010184                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data      8733716                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total      8733716                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data       364662                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total       364662                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data   9016337667                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total   9016337667                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data      9098378                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total      9098378                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.040080                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.040080                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 24725.191183                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 24725.191183                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data       269784                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total       269784                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data        94878                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total        94878                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data         9006                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total         9006                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data   2886906625                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total   2886906625                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.010428                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.010428                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 30427.566190                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 30427.566190                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   206.668205                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs     22044337                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs       929477                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs    23.716926                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick 190780694500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   206.668205                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.403649                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.403649                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          460                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::2          460                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.898438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses     46322961                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses     46322961                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.decode.idleCycles     11756397                       # Number of cycles decode is idle (Cycle)
testsys.cpu_cluster.cpus3.decode.blockedCycles    113332626                       # Number of cycles decode is blocked (Cycle)
testsys.cpu_cluster.cpus3.decode.runCycles     13538615                       # Number of cycles decode is running (Cycle)
testsys.cpu_cluster.cpus3.decode.unblockCycles      3566296                       # Number of cycles decode is unblocking (Cycle)
testsys.cpu_cluster.cpus3.decode.squashCycles       510640                       # Number of cycles decode is squashing (Cycle)
testsys.cpu_cluster.cpus3.decode.branchResolved      9877125                       # Number of times decode resolved a branch (Count)
testsys.cpu_cluster.cpus3.decode.branchMispred       164842                       # Number of times decode detected a branch misprediction (Count)
testsys.cpu_cluster.cpus3.decode.decodedInsts     97463711                       # Number of instructions handled by decode (Count)
testsys.cpu_cluster.cpus3.decode.squashedInsts       701265                       # Number of squashed instructions handled by decode (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker       376340                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total       376340                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker       376340                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total       376340                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker       116311                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total       116311                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker       116311                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total       116311                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   3412669939                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total   3412669939                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   3412669939                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total   3412669939                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker       492651                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total       492651                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker       492651                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total       492651                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.236092                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.236092                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.236092                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.236092                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29340.904463                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 29340.904463                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29340.904463                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 29340.904463                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks       115783                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total       115783                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker       116311                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total       116311                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker       116311                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total       116311                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   3296358939                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total   3296358939                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   3296358939                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total   3296358939                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.236092                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.236092                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.236092                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.236092                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 28340.904463                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 28340.904463                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 28340.904463                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 28340.904463                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements       115783                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker       376340                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total       376340                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker       116311                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total       116311                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker   3412669939                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total   3412669939                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker       492651                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total       492651                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.236092                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.236092                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29340.904463                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 29340.904463                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker       116311                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total       116311                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   3296358939                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total   3296358939                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.236092                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.236092                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 28340.904463                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 28340.904463                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse     8.157419                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs       492651                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs       116311                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     4.235635                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick 190780501500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker     8.157419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.509839                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.509839                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses      4057519                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses      4057519                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch.icacheStallCycles     13989536                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
testsys.cpu_cluster.cpus3.fetch.insts        95701396                       # Number of instructions fetch has processed (Count)
testsys.cpu_cluster.cpus3.fetch.branches     19671582                       # Number of branches that fetch encountered (Count)
testsys.cpu_cluster.cpus3.fetch.predictedBranches     12898570                       # Number of branches that fetch has predicted taken (Count)
testsys.cpu_cluster.cpus3.fetch.cycles      123627139                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
testsys.cpu_cluster.cpus3.fetch.squashCycles      1346981                       # Number of cycles fetch has spent squashing (Cycle)
testsys.cpu_cluster.cpus3.fetch.tlbCycles      1426637                       # Number of cycles fetch has spent waiting for tlb (Cycle)
testsys.cpu_cluster.cpus3.fetch.miscStallCycles        19862                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingTrapStallCycles      2817150                       # Number of stall cycles due to pending traps (Cycle)
testsys.cpu_cluster.cpus3.fetch.pendingQuiesceStallCycles       146125                       # Number of stall cycles due to pending quiesce instructions (Cycle)
testsys.cpu_cluster.cpus3.fetch.icacheWaitRetryStallCycles         4631                       # Number of stall cycles due to full MSHR (Cycle)
testsys.cpu_cluster.cpus3.fetch.cacheLines     13012235                       # Number of cache lines fetched (Count)
testsys.cpu_cluster.cpus3.fetch.icacheSquashes       163643                       # Number of outstanding Icache misses that were squashed (Count)
testsys.cpu_cluster.cpus3.fetch.tlbSquashes         7306                       # Number of outstanding ITLB misses that were squashed (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::samples    142704574                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::mean     0.753523                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::stdev     1.973312                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::0    119101173     83.46%     83.46% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::1      2596873      1.82%     85.28% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::2      2640630      1.85%     87.13% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::3      5879010      4.12%     91.25% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::4      2162651      1.52%     92.77% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::5      1847566      1.29%     94.06% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::6      1315207      0.92%     94.98% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::7      1055334      0.74%     95.72% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::8      6106130      4.28%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.nisnDist::total    142704574                       # Number of instructions fetched each cycle (Total) (Count)
testsys.cpu_cluster.cpus3.fetch.branchRate     0.112910                       # Number of branch fetches per cycle (Ratio)
testsys.cpu_cluster.cpus3.fetch.rate         0.549300                       # Number of inst fetches per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst     12459211                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total     12459211                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst     12459211                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total     12459211                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst       552925                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total       552925                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst       552925                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total       552925                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst  16117933418                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total  16117933418                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst  16117933418                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total  16117933418                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst     13012136                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total     13012136                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst     13012136                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total     13012136                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.042493                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.042493                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.042493                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.042493                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 29150.306855                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 29150.306855                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 29150.306855                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 29150.306855                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs        75838                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets         6077                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs         1567                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets           56                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs    48.396937                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets   108.517857                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks       487696                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total       487696                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrHits::cpu_cluster.cpus3.inst        64367                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrHits::total        64367                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrHits::cpu_cluster.cpus3.inst        64367                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrHits::total        64367                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst       488558                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total       488558                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst       488558                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total       488558                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheable::cpu_cluster.cpus3.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheable::total           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst  13586144188                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total  13586144188                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst  13586144188                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total  13586144188                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      3507250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::total      3507250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.037546                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.037546                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.037546                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.037546                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 27808.661792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 27808.661792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 27808.661792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 27808.661792                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 74622.340426                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::total 74622.340426                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements       487696                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst     12459211                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total     12459211                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst       552925                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total       552925                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst  16117933418                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total  16117933418                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst     13012136                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total     13012136                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.042493                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.042493                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 29150.306855                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 29150.306855                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrHits::cpu_cluster.cpus3.inst        64367                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrHits::total        64367                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst       488558                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total       488558                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::total           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst  13586144188                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total  13586144188                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      3507250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::total      3507250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.037546                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.037546                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 27808.661792                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 27808.661792                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 74622.340426                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::total 74622.340426                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse   390.804908                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs     12947769                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs       488558                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs    26.502010                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick 190780360500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst   390.804908                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst     0.508861                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total     0.508861                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::2          765                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses     39524966                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses     39524966                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker        87622                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total        87622                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker        87622                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total        87622                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker        12620                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total        12620                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker        12620                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total        12620                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker    564609130                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total    564609130                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker    564609130                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total    564609130                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker       100242                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total       100242                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker       100242                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total       100242                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.125895                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.125895                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.125895                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.125895                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 44739.233756                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 44739.233756                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 44739.233756                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 44739.233756                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks        12430                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total        12430                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker        12620                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total        12620                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker        12620                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total        12620                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    551989130                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total    551989130                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    551989130                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total    551989130                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.125895                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.125895                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.125895                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.125895                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 43739.233756                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 43739.233756                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 43739.233756                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 43739.233756                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements        12430                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker        87622                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total        87622                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker        12620                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total        12620                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker    564609130                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total    564609130                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker       100242                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total       100242                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.125895                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.125895                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 44739.233756                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 44739.233756                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker        12620                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total        12620                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    551989130                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total    551989130                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.125895                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.125895                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 43739.233756                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 43739.233756                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse     8.160107                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs       100242                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs        12620                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     7.943106                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick 190780256250                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker     8.160107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     0.510007                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     0.510007                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses       814556                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses       814556                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.lsq0.forwLoads      4450697                       # Number of loads that had data forwarded from stores (Count)
testsys.cpu_cluster.cpus3.lsq0.squashedLoads      2370588                       # Number of loads squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.ignoredResponses         7390                       # Number of memory responses ignored because the instruction is squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.memOrderViolation        43483                       # Number of memory ordering violations (Count)
testsys.cpu_cluster.cpus3.lsq0.squashedStores      1282321                       # Number of stores squashed (Count)
testsys.cpu_cluster.cpus3.lsq0.rescheduledLoads       689089                       # Number of loads that were rescheduled (Count)
testsys.cpu_cluster.cpus3.lsq0.blockedByCache       108160                       # Number of times an access to memory failed due to the cache being blocked (Count)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::samples     16322868                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::mean    16.172706                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::stdev    78.572068                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::0-9     15099779     92.51%     92.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::10-19       454768      2.79%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::20-29        72642      0.45%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::30-39        26668      0.16%     95.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::40-49        16902      0.10%     96.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::50-59        22532      0.14%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::60-69         8297      0.05%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::70-79         7217      0.04%     96.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::80-89         2547      0.02%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::90-99         5463      0.03%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::100-109         1456      0.01%     96.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::110-119         2070      0.01%     96.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::120-129         1267      0.01%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::130-139         1272      0.01%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::140-149          869      0.01%     96.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::150-159         1049      0.01%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::160-169         1320      0.01%     96.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::170-179         1624      0.01%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::180-189         2902      0.02%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::190-199         4982      0.03%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::200-209         7801      0.05%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::210-219        28098      0.17%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::220-229       133902      0.82%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::230-239        19970      0.12%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::240-249        25054      0.15%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::250-259        22243      0.14%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::260-269         7289      0.04%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::270-279        26405      0.16%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::280-289        13766      0.08%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::290-299        13338      0.08%     98.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::overflows       289376      1.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::max_value         3307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.lsq0.loadToUse::total     16322868                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits     18303844                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses       234468                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits     10182839                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses        85275                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts       105927                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries         1780                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults            5                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults         1499                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults         1323                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses     18538312                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses     10268114                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits       28486683                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses       319743                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses     28806426                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks       318244                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor       318244                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         2359                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3       103567                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.squashedBefore       163770                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples       154474                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::mean  2739.266802                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::stdev 18366.142378                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0-32767       150882     97.67%     97.67% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::32768-65535          812      0.53%     98.20% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::65536-98303         1503      0.97%     99.17% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::98304-131071          241      0.16%     99.33% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::131072-163839          572      0.37%     99.70% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::163840-196607          211      0.14%     99.84% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::196608-229375           92      0.06%     99.90% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::229376-262143           68      0.04%     99.94% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::262144-294911           25      0.02%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::294912-327679           23      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::327680-360447           22      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::360448-393215            9      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::393216-425983           12      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::425984-458751            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::491520-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total       154474                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples       225661                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 32378.337418                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 12469.746334                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 56761.995239                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-65535       182029     80.66%     80.66% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-131071        27994     12.41%     93.07% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-196607         9902      4.39%     97.46% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-262143         3876      1.72%     99.18% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-327679         1003      0.44%     99.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::327680-393215          396      0.18%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-458751          312      0.14%     99.93% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::458752-524287          111      0.05%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::524288-589823           29      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::589824-655359            9      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total       225661                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::samples  58487812208                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::mean     0.617011                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::stdev     1.040454                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::0-3  58172690458     99.46%     99.46% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::4-7    221375500      0.38%     99.84% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::8-11     30809250      0.05%     99.89% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::12-15     12972500      0.02%     99.91% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::16-19     11595000      0.02%     99.93% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::20-23      3714500      0.01%     99.94% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::24-27      2494500      0.00%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::28-31      1548500      0.00%     99.95% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::32-35     29852250      0.05%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::36-39       357500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::40-43       275500      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::44-47       126750      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::total  58487812208                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB       103568     97.77%     97.77% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB         2359      2.23%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total       105927                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data       318244                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total       318244                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data       105927                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total       105927                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total       424171                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits     13024983                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses        37684                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts        20687                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries         1686                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults         6335                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses     13062667                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits       13024983                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses        37684                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses     13062667                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks        37684                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor        37684                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          529                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        20158                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.squashedBefore         2597                       # Table walks squashed before starting (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples        35087                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::mean   827.792345                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::stdev  8897.074292                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0-32767        34781     99.13%     99.13% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::32768-65535          140      0.40%     99.53% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::65536-98303          113      0.32%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::98304-131071           14      0.04%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::131072-163839           21      0.06%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::163840-196607            7      0.02%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::196608-229375            4      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::229376-262143            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::294912-327679            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total        35087                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples        23284                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 32588.816355                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 13605.552007                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 46497.915885                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-65535        18049     77.52%     77.52% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-131071         4568     19.62%     97.14% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-196607          401      1.72%     98.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::196608-262143          125      0.54%     99.39% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-327679           95      0.41%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::327680-393215           34      0.15%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::393216-458751            9      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::458752-524287            2      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total        23284                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::samples  54190012662                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::mean     0.966683                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::stdev     0.183007                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::0   1831223418      3.38%      3.38% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::1  52339255494     96.58%     99.96% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::2     15193250      0.03%     99.99% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::3      3136250      0.01%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::4       575000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::5       535250      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::6        94000      0.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::total  54190012662                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB        20158     97.44%     97.44% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB          529      2.56%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total        20687                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst        37684                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total        37684                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst        20687                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total        20687                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total        58371                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         2876                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         1438                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 240539514.270515                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 2709882596.746545                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::underflows          104      7.23%      7.23% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         1333     92.70%     99.93% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::5e+10-1e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value  79685148500                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         1438                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON  43557104729                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 345895821521                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.rename.squashCycles       510640                       # Number of cycles rename is squashing (Cycle)
testsys.cpu_cluster.cpus3.rename.idleCycles     13516146                       # Number of cycles rename is idle (Cycle)
testsys.cpu_cluster.cpus3.rename.blockCycles     51831488                       # Number of cycles rename is blocking (Cycle)
testsys.cpu_cluster.cpus3.rename.serializeStallCycles     52026390                       # count of cycles rename stalled for serializing inst (Cycle)
testsys.cpu_cluster.cpus3.rename.runCycles     15228671                       # Number of cycles rename is running (Cycle)
testsys.cpu_cluster.cpus3.rename.unblockCycles      9591239                       # Number of cycles rename is unblocking (Cycle)
testsys.cpu_cluster.cpus3.rename.renamedInsts     94887696                       # Number of instructions processed by rename (Count)
testsys.cpu_cluster.cpus3.rename.ROBFullEvents       249949                       # Number of times rename has blocked due to ROB full (Count)
testsys.cpu_cluster.cpus3.rename.IQFullEvents      5422756                       # Number of times rename has blocked due to IQ full (Count)
testsys.cpu_cluster.cpus3.rename.LQFullEvents      1667837                       # Number of times rename has blocked due to LQ full (Count)
testsys.cpu_cluster.cpus3.rename.SQFullEvents      1714045                       # Number of times rename has blocked due to SQ full (Count)
testsys.cpu_cluster.cpus3.rename.renamedOperands     84363531                       # Number of destination operands rename has renamed (Count)
testsys.cpu_cluster.cpus3.rename.lookups    139951816                       # Number of register rename lookups that rename has made (Count)
testsys.cpu_cluster.cpus3.rename.intLookups    109023595                       # Number of integer rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.vecLookups        55106                       # Number of vector rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.vecPredLookups            1                       # Number of vector predicate rename lookups (Count)
testsys.cpu_cluster.cpus3.rename.committedMaps     69291235                       # Number of HB maps that are committed (Count)
testsys.cpu_cluster.cpus3.rename.undoneMaps     15072296                       # Number of HB maps that are undone due to squashing (Count)
testsys.cpu_cluster.cpus3.rename.serializing       924293                       # count of serializing insts renamed (Count)
testsys.cpu_cluster.cpus3.rename.tempSerializing       156944                       # count of temporary serializing insts renamed (Count)
testsys.cpu_cluster.cpus3.rename.skidInsts     19127834                       # count of insts added to the skid buffer (Count)
testsys.cpu_cluster.cpus3.rob.reads         229276448                       # The number of ROB reads (Count)
testsys.cpu_cluster.cpus3.rob.writes        187192771                       # The number of ROB writes (Count)
testsys.cpu_cluster.cpus3.thread_0.numInsts     70830272                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps     79127478                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker        16372                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker         3762                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst       128152                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data       657175                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        28103                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker         4508                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst       183341                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data       101166                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker        33079                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker         3975                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst       213619                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data       147794                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker        80313                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker         5906                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst       314658                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data       304086                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total      2226009                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker        16372                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker         3762                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst       128152                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data       657175                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        28103                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker         4508                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst       183341                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data       101166                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker        33079                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker         3975                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst       213619                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data       147794                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker        80313                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker         5906                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst       314658                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data       304086                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total      2226009                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker         8445                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         2154                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst        65612                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data      1035618                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        14432                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker         4136                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst       102702                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data        64521                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker        16320                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker         4364                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst       117952                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data       115368                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker        34812                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker         6372                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst       173898                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data       411222                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total      2177928                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker         8445                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         2154                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst        65612                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data      1035618                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        14432                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker         4136                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst       102702                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data        64521                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker        16320                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker         4364                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst       117952                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data       115368                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker        34812                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker         6372                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst       173898                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data       411222                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total      2177928                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    707892941                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker    175536000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst   4740004968                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data 118476667543                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1182566247                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker    330497750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst   7296915716                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data   5055813234                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1328343996                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker    347049999                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst   8304184480                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data   9041444968                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2849919733                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker    512347249                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst  12296423915                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data  30543864136                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total 203189472875                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    707892941                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker    175536000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst   4740004968                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data 118476667543                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1182566247                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker    330497750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst   7296915716                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data   5055813234                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1328343996                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker    347049999                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst   8304184480                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data   9041444968                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2849919733                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker    512347249                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst  12296423915                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data  30543864136                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total 203189472875                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker        24817                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         5916                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst       193764                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data      1692793                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker        42535                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker         8644                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst       286043                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data       165687                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker        49399                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker         8339                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst       331571                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data       263162                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker       115125                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker        12278                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst       488556                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data       715308                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total      4403937                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker        24817                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         5916                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst       193764                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data      1692793                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker        42535                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker         8644                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst       286043                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data       165687                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker        49399                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker         8339                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst       331571                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data       263162                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker       115125                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker        12278                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst       488556                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data       715308                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total      4403937                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.340291                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.364097                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.338618                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.611781                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.339297                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.478482                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.359044                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.389415                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.330371                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.523324                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.355737                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.438392                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.302384                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.518977                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.355943                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.574888                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.494541                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.340291                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.364097                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.338618                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.611781                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.339297                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.478482                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.359044                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.389415                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.330371                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.523324                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.355737                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.438392                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.302384                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.518977                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.355943                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.574888                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.494541                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 83823.912493                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81493.036212                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 72242.958117                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 114401.900646                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 81940.565895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 79907.579787                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 71049.402310                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 78359.189008                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 81393.627206                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79525.664299                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 70403.083288                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 78370.475071                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 81866.015541                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 80406.034055                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 70710.553974                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 74275.851331                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 93294.853124                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 83823.912493                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81493.036212                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 72242.958117                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 114401.900646                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 81940.565895                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 79907.579787                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 71049.402310                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 78359.189008                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 81393.627206                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79525.664299                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 70403.083288                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 78370.475071                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 81866.015541                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 80406.034055                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 70710.553974                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 74275.851331                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 93294.853124                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs         1200                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs           58                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs    20.689655                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks      1569334                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total      1569334                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker           25                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.itb_walker            6                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst           64                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data        23455                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.dtb_walker           39                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker           11                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst           86                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data         2790                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.dtb_walker           41                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst          149                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.data        16382                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker           62                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.itb_walker           12                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst          132                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data        10170                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total        53453                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker           25                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.itb_walker            6                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst           64                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data        23455                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.dtb_walker           39                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker           11                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst           86                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data         2790                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.dtb_walker           41                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst          149                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.data        16382                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker           62                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.itb_walker           12                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst          132                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data        10170                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total        53453                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         8420                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         2148                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst        65548                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data      1012163                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        14393                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4125                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst       102616                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data        61731                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        16279                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         4335                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst       117803                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data        98986                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        34750                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         6360                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst       173766                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data       401052                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total      2124475                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         8420                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         2148                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst        65548                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data      1012163                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        14393                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4125                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst       102616                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data        61731                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        16279                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         4335                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst       117803                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data        98986                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        34750                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         6360                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst       173766                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data       401052                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher       178618                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total      2303093                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.inst       239761                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data         5780                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data         1858                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data        17091                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.inst           47                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data        17798                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total       282429                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    696023697                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    172588500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst   4654533009                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data 116162446994                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1162429000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    324832003                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst   7164099782                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data   4821326250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1305371998                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    339692256                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst   8147433808                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data   7851557486                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2802539739                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    503636005                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst  12071218764                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data  29282039165                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total 197461768456                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    696023697                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    172588500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst   4654533009                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data 116162446994                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1162429000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    324832003                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst   7164099782                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data   4821326250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1305371998                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    339692256                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst   8147433808                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data   7851557486                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2802539739                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    503636005                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst  12071218764                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data  29282039165                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  18792775017                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total 216254543473                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst  13320154249                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data    165941000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      2842250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data     61746000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      2974250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data   1784768000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      3234500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data   1782672750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total  17124332999                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.339284                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.363083                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.338288                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.597925                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.338380                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.477210                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.358743                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.372576                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.329541                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.519847                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.355287                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.376141                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.301846                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.518000                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.355673                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.560670                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.482404                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.339284                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.363083                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.338288                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.597925                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.338380                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.477210                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.358743                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.372576                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.329541                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.519847                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.355287                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.376141                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.301846                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.518000                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.355673                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.560670                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.522962                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 82663.146912                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80348.463687                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 71009.535135                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 114766.541549                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 80763.496144                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 78747.152242                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 69814.646663                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 78102.189338                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 80187.480681                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 78360.382007                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 69161.513781                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 79319.878427                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80648.625583                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 79188.051101                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 69468.243293                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 73013.073529                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 92946.148322                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 82663.146912                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80348.463687                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 71009.535135                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 114766.541549                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 80763.496144                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 78747.152242                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 69814.646663                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 78102.189338                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 80187.480681                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 78360.382007                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 69161.513781                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 79319.878427                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80648.625583                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 79188.051101                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 69468.243293                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 73013.073529                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 105212.100779                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 93897.442905                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 55555.967188                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 28709.515571                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 60473.404255                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 33232.508073                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 63281.914894                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 104427.359429                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 68819.148936                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 100161.408585                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 60632.346533                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements           1648328                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks       632541                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total       632541                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data       982749                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.missLatency::total       982749                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data        13527                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus2.data         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::total        17623                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data    221087749                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus2.data     56861000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::total    277948749                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 16344.181932                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus2.data 13882.080078                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::total 15771.931510                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher       178618                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total       178618                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  18792775017                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  18792775017                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 105212.100779                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 105212.100779                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus0.data         4441                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data        10388                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus2.data        28471                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data        40677                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total        83977                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data       346363                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data        26288                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus2.data        27850                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data       149428                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total       549929                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus0.data       818497                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus1.data      1412497                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus2.data      1109246                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus3.data      6406988                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::total      9747228                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data       350804                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data        36676                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus2.data        56321                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data       190105                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total       633906                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data     0.987341                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.716763                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus2.data     0.494487                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.786029                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.867525                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus0.data     2.363119                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus1.data    53.731627                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus2.data    39.829300                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus3.data    42.876757                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::total    17.724521                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus0.data           25                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus1.data           25                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus2.data           17                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus3.data           18                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::total           85                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data       466150                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data        26265                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data        27835                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data       149412                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total       669662                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data  14192377956                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data    535487794                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data    590547982                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data   7397759374                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total  22716173106                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     1.328805                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.716136                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data     0.494221                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.785945                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     1.056406                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 30445.946489                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data 20387.884790                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data 21216.022346                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 49512.484767                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 33921.848792                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker        16372                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker         3762                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst       128152                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        28103                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker         4508                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst       183341                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker        33079                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker         3975                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst       213619                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker        80313                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker         5906                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst       314658                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total      1015788                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker         8445                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker         2154                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst        65612                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        14432                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker         4136                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst       102702                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker        16320                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker         4364                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst       117952                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker        34812                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker         6372                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst       173898                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total       551199                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker    707892941                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker    175536000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst   4740004968                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker   1182566247                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker    330497750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst   7296915716                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker   1328343996                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker    347049999                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst   8304184480                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker   2849919733                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker    512347249                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst  12296423915                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total  40071682994                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker        24817                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         5916                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst       193764                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker        42535                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker         8644                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst       286043                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker        49399                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker         8339                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst       331571                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker       115125                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker        12278                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst       488556                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total      1566987                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.340291                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.364097                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.338618                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.339297                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.478482                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.359044                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.330371                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.523324                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.355737                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.302384                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.518977                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.355943                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.351757                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 83823.912493                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 81493.036212                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 72242.958117                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 81940.565895                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 79907.579787                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 71049.402310                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 81393.627206                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 79525.664299                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 70403.083288                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 81866.015541                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 80406.034055                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 70710.553974                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 72699.121359                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker           25                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.itb_walker            6                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst           64                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.dtb_walker           39                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker           11                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst           86                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.dtb_walker           41                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.itb_walker           29                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst          149                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker           62                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.itb_walker           12                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst          132                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total          656                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker         8420                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         2148                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst        65548                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        14393                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4125                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst       102616                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        16279                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker         4335                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst       117803                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        34750                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker         6360                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst       173766                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total       550543                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker    696023697                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    172588500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst   4654533009                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1162429000                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    324832003                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst   7164099782                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1305371998                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    339692256                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst   8147433808                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   2802539739                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    503636005                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst  12071218764                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total  39344398561                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.339284                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.363083                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.338288                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.338380                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.477210                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.358743                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.329541                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.519847                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.355287                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.301846                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.518000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.355673                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.351339                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 82663.146912                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 80348.463687                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 71009.535135                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 80763.496144                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 78747.152242                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 69814.646663                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 80187.480681                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 78360.382007                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 69161.513781                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 80648.625583                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 79188.051101                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 69468.243293                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 71464.714947                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data        33906                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data        23936                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data        30766                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data        55842                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total       144450                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data       901399                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data         8728                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data        23261                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data        29905                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total       963293                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data 107728584470                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data    739732498                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data   2061703236                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data   2680508908                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total 113210529112                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data       935305                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data        32664                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data        54027                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data        85747                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total      1107743                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.963749                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.267205                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.430544                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.348759                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.869600                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 119512.651412                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 84753.952566                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 88633.473883                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 89634.138372                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 117524.500969                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus0.data         8271                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus1.data         2067                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus2.data        11252                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data         8268                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total        29858                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data       893128                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data         6661                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data        12009                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data        21637                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total       933435                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data 106088814523                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data    602693753                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data   1226850490                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data   1982041912                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total 109900400678                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.954906                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.203925                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.222278                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.252335                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.842646                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 118783.438122                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 90480.971776                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 102160.920143                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 91604.284882                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 117737.604309                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst       239761                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         1687                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data          961                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data         8576                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst           47                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data         8792                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total       259918                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst  13320154249                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data    165941000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      2842250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data     61746000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      2974250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data   1784768000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      3234500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data   1782672750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total  17124332999                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 55555.967188                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 98364.552460                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 60473.404255                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 64251.821020                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 63281.914894                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 208111.940299                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 68819.148936                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 202760.776843                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 65883.597900                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data       623269                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data        77230                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data       117028                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data       248244                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total      1065771                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data       134219                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data        55793                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data        92107                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data       381317                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total       663436                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data  10748083073                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data   4316080736                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data   6979741732                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data  27863355228                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total  49907260769                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data       757488                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data       133023                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data       209135                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data       629561                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total      1729207                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.177190                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.419424                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.440419                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.605687                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.383665                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 80078.700281                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 77358.821644                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 75778.624122                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 73071.369039                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 75225.433605                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data        15184                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data          723                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus2.data         5130                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data         1902                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total        22939                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data       119035                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data        55070                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data        86977                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data       379415                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total       640497                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data  10073632471                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data   4218632497                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data   6624706996                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data  27299997253                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total  48216969217                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.157144                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.413989                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.415889                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.602666                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.370399                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 84627.483270                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 76604.911876                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 76166.193315                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 71952.867580                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 75280.554346                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus0.data            4                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus1.data            2                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus2.data            2                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus3.data            4                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::total           12                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::total           12                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus0.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus3.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus0.data            4                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus2.data            2                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus3.data            4                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total           12                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data        47000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data        26000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data        24000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data        52250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       149250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data        11750                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data        13000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data        12000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 13062.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 12437.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data          470                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data          368                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data          373                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data          702                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total         1913                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data        50841                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data         2533                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data         2180                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data         3468                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total        59022                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data     24500500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data     11554500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data     12791250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data     19315000                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total     68161250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data        51311                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data         2901                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data         2553                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data         4170                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total        60935                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.990840                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.873147                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.853897                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.831655                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.968606                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data   481.904369                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  4561.587051                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  5867.545872                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  5569.492503                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1154.844804                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data        50841                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data         2533                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data         2180                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data         3468                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total        59022                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data    731730603                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data     31640000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data     27397000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data     43322749                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    834090352                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.990840                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.873147                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.853897                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.831655                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.968606                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 14392.529710                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12491.117252                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12567.431193                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12492.142157                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 14131.855105                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteClean.hits::writebacks        14168                       # number of WriteClean hits (Count)
testsys.cpu_cluster.l2.WriteClean.hits::total        14168                       # number of WriteClean hits (Count)
testsys.cpu_cluster.l2.WriteClean.accesses::writebacks        14168                       # number of WriteClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WriteClean.accesses::total        14168                       # number of WriteClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         4093                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data          897                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data         8515                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data         9006                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total        22511                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks      1059177                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total      1059177                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks      1059177                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total      1059177                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks      2704921                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total      2704921                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks      2704921                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total      2704921                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses      2124475                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued       402655                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused       117438                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful        50176                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss           26                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.124613                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.023073                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache        43856                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR       180180                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            1                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate       224037                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified       597634                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit       149768                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand        23678                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            4                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage       188446                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15181.363418                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs         6312054                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs       3858144                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.636034                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick    14820798000                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 14109.053911                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.data    17.625187                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus1.data     1.587777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus2.data    14.341090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus3.data     9.729932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher  1029.025520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.861148                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.data     0.001076                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus1.data     0.000097                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus2.data     0.000875                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus3.data     0.000594                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.062807                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.926597                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022          326                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          227                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        15386                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::0           14                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::1           20                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2          264                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3           28                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::0            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::1           37                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2          159                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3           27                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0          251                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1         1652                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2         9818                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3         3557                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4          108                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.019897                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.013855                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.939087                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses     159071344                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses    159071344                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq       259918                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp      3672882                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadRespWithInvalidate            2                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq        22511                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp        22511                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty      4274255                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean      1566322                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteClean        27616                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict      2964104                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq       321788                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq        99175                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           58                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp        99233                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::SCUpgradeFailReq            5                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeFailResp            5                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq      1121031                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp      1121031                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq      1619515                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1793451                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanSharedReq        14115                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanInvalidResp        17623                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq       754341                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp       754341                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1059964                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      6568608                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        17993                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       123494                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       857371                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       652262                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        26287                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       129263                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       993960                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1033805                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        25307                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       149538                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1464904                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2798842                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        37328                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       347219                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total     16286145                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     40091904                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    230388465                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       762304                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      3203520                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     36561984                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     19414088                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1113856                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      5487488                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     42389824                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     30814156                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1073856                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      6358208                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     62483136                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     75942974                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1581312                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     14778112                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total    572445187                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops            4257311                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic    108761536                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples      9833010                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.472908                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.946053                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0      6868483     69.85%     69.85% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1      2101641     21.37%     91.22% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2       385519      3.92%     95.15% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3       278574      2.83%     97.98% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4       147298      1.50%     99.48% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5        10508      0.11%     99.58% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6         7922      0.08%     99.66% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7        16130      0.16%     99.83% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8        13437      0.14%     99.96% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9         2963      0.03%     99.99% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10          516      0.01%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11           19      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           11                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total      9833010                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy   3985045324                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy    216883517                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy    992637198                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy      4277944                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy     25128616                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy    244610013                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy    427930009                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy      6323944                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy     58212022                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy      3048719                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy     36735684                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy    143241699                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy    106494085                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy      4452953                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy     21793119                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy    166003215                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy    164121912                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests     10882306                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      5181001                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests      1107378                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops      2131547                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops      1605943                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops       525604                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                17083                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp               17083                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq               17106                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp              17106                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1600                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          146                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio          658                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        65890                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total        68378                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                   68378                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1298                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          292                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio         1011                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        65910                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total        68655                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                    68655                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy             1623756                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer13.occupancy             541750                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer16.occupancy               4000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer17.occupancy               5000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy           54427016                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer19.occupancy              16500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer19.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer20.occupancy              16250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer20.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer21.occupancy              16250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer21.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer8.occupancy              140251                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy           51272000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples   1580063.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples      8420.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples      2148.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples    305302.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples   1004633.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples     14392.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples      4125.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples    102655.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples     61881.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples     16278.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples      4335.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples    117841.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples     99444.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples     34750.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples      6359.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples    173804.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples    401420.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples    167702.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.030075433000                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds        70812                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds        70812                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState            5014083                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState           1523317                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                    2528078                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                   1585426                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                  2528078                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                 1585426                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                  2931                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                 5021                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.47                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     25.69                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                     1895                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                   34                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6              2528044                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   4                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                2587                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6             1582835                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                1145005                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                 481649                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                 126905                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                  66566                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                  37401                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                  29362                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                  24870                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                  58756                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                 258520                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                  50104                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                 40956                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                 38862                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                 38570                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                 37521                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                 52333                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                 18821                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                  3762                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                  4260                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                  2436                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                  1904                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                  1545                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                  1385                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                  1064                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                  1130                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                   450                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                   360                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                   299                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                   232                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                    75                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                    40                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     4                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                  3878                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                  5300                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                 12383                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                 18158                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                 38147                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                 61209                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                 63294                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                 66152                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                 65227                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                 70530                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                 76625                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                 86543                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                 80161                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                 73879                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                 76088                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                 70464                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                 65560                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                 66195                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                 12747                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                  9950                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                  8204                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                 10222                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                  7223                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                 13385                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                 13094                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                  6941                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                  7791                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                  6943                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                 28800                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                 47986                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                 51017                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                 44996                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                  9346                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                 12330                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                 10307                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                 13472                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                 10052                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                 10660                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                  8185                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                 27524                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                  9450                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                  3347                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                  8740                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                 14703                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                 10244                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                 17046                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                 16100                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                  3594                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                126198                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples        70812                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean     35.659874                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev  1003.428828                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-16383        70811    100.00%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::262144-278527            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total        70812                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples        70812                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     22.318322                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    17.305696                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev    52.885336                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::0-127        69978     98.82%     98.82% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::128-255          153      0.22%     99.04% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::256-383           74      0.10%     99.14% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::384-511           84      0.12%     99.26% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::512-639          521      0.74%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::896-1023            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::5376-5503            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total        70812                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                 187584                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys              161795088                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys           101322152                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             415441962.54450405                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             260165337.50463763                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 389451447500                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                     94676.33                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker       538880                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker       137472                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst     19539328                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data     64274656                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker       921088                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker       264000                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst      6569920                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data      3959920                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker      1041792                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker       277440                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst      7541824                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data      6364016                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker      2224000                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker       406976                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst     11123456                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data     25690480                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher     10732928                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks    101124032                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus0.data         2700                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus1.data           12                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus2.data            8                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus3.data            8                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 1383684.557691778289                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 352987.461985978589                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 50171218.863707281649                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 165038318.286355406046                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 2365081.728539200965                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 677873.966802682378                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 16869612.621122267097                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 10167904.085686659440                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 2675013.922815530561                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 712383.914203546243                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 19365174.817453306168                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 16340912.010286891833                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 5710574.629428657703                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 1044994.073914729059                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 28561747.133617796004                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 65965559.040397636592                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 27558986.661998409778                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 259656623.905005246401                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus0.data 6932.801933209252                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus1.data 30.812453036486                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus2.data 20.541635357657                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus3.data 20.541635357657                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker         8420                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker         2148                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst       305302                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data      1007107                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker        14393                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker         4125                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst       102655                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data        61906                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker        16279                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker         4335                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst       117842                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data        99478                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker        34750                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker         6360                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst       173805                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data       401460                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher       167713                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks      1582835                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus0.data         2585                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus1.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus2.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus3.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker    389754008                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker     96844250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst   7563642531                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data  81227592969                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker    655429751                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker    179461750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst   3638878522                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data   2681035910                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker    732036257                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker    186928501                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst   4102414063                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data   4408326387                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker   1577615754                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker    279352264                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst   6099549822                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data  15381000324                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher  13450395730                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 9308206563936                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus0.data 405742285999                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus1.data     23435750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus2.data       256500                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus3.data     66720500                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     46289.07                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     45085.78                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     24774.30                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     80654.38                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     45538.09                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     43505.88                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     35447.65                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     43308.18                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     44968.13                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     43120.76                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     34812.83                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     44314.59                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     45399.01                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     43923.31                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     35094.21                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     38312.66                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     80198.89                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks   5880718.18                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus0.data 156960265.38                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus1.data  11717875.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus2.data    128250.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus3.data  33360250.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker       538880                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker       137472                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst     19539328                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data     64454624                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker       921152                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker       264000                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst      6569920                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data      3961536                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker      1041856                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker       277440                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst      7541888                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data      6366032                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker      2224000                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker       407040                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst     11123520                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data     25692768                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher     10733632                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total     161795088                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst     19539328                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst      6569920                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst      7541888                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst     11123520                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total     44774656                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks    101301440                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data        20676                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total    101322152                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker         8420                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker         2148                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst       305302                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data      1007107                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker        14393                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker         4125                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst       102655                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data        61906                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker        16279                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker         4335                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst       117842                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data        99478                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker        34750                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker         6360                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst       173805                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data       401460                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher       167713                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total        2528078                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks      1582835                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data         2585                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total       1585426                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker      1383685                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker       352987                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst     50171219                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data    165500423                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker      2365246                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker       677874                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst     16869613                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data     10172053                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker      2675178                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker       712384                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst     19365339                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data     16346089                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker      5710575                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker      1045158                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst     28561911                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data     65971434                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher     27560794                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total        415441963                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst     50171219                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst     16869613                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst     19365339                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst     28561911                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total    114968082                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks    260112155                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data        53090                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data           31                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data           31                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data           31                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total       260165338                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks    260112155                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker      1383685                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker       352987                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst     50171219                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data    165553513                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker      2365246                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker       677874                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst     16869613                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data     10172084                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker      2675178                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker       712384                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst     19365339                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data     16346119                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker      5710575                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker      1045158                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst     28561911                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data     65971465                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher     27560794                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total       675607300                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts             2525147                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts            1580405                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0       376069                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1       127695                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2       147576                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3       123692                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4       128149                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5       130605                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6       156728                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7       147937                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8       160975                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9       128330                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10       140257                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11       140752                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12       147353                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13       154403                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14       170437                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15       144189                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0       100247                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1        99248                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2        98948                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3        98130                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4        99109                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5        99476                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6        99666                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7        99054                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8        98724                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9        97767                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10        98835                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11        97704                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12        97993                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13        97746                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14        99518                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15        98240                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat            95303752543                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat          12625735000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat      142650258793                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               37741.86                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          56491.86                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits            1916313                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits           1295331                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           75.89                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          81.96                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples       893908                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   293.940012                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean   156.319784                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   356.685406                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127       425457     47.60%     47.60% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255       198849     22.24%     69.84% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383        55112      6.17%     76.01% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511        24265      2.71%     78.72% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639        14120      1.58%     80.30% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767        12134      1.36%     81.66% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895         7675      0.86%     82.52% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023        11538      1.29%     83.81% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151       144758     16.19%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total       893908                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead            161609408                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten         101145920                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW             414.965191                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW             259.712826                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   5.27                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               3.24                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              2.03                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              78.23                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy     3079160700                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy     1636612725                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy    9556540140                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy   4144043160                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 30743063520.000004                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy  52583472990                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 105269104320                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 207011997555                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   531.545621                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 272981702492                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF  13004680000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT 103466543758                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy     3303342420                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy     1755768135                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy    8473009440                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy   4105670940                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 30743063520.000004                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy  46829280240                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 110114740320                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 205324875015                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   527.213589                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 285806303280                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF  13004680000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT  90641942970                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq              259918                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp            1619038                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq              22511                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp             22511                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty      1569334                       # Transaction distribution (Count)
testsys.membus.transDist::WriteClean            13501                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict           711242                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq           103518                       # Transaction distribution (Count)
testsys.membus.transDist::SCUpgradeReq             58                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq            929642                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp           929053                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq        1359120                       # Transaction distribution (Count)
testsys.membus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq        669801                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      8147004                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port        68378                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.bootmem.port           76                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.frames0.pio           10                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio        11396                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total      8226870                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                8226870                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port    263117240                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port        68655                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.bootmem.port         2036                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.frames0.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio        22792                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total    263210755                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total               263210755                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                           39011                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples           3362213                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                 3362213    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total             3362213                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy        13173855317                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy           64460227                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer10.occupancy             10500                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer10.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy          10608875                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer2.occupancy              78868                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer2.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer6.occupancy               5500                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer6.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy       13338745758                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests       5362235                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests      2925008                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.inst          448                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.data           28                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.inst          512                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.inst          512                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.inst          512                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::total         2036                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus0.inst          448                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus1.inst          512                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus2.inst          512                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus3.inst          512                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::total         1984                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.inst            7                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.data            4                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.inst            8                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.inst            8                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.inst            8                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::total           38                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.inst         1150                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.data           72                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.inst         1315                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.data           21                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.inst         1315                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.data           21                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.inst         1315                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.data           21                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::total           5228                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus0.inst         1150                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus1.inst         1315                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus2.inst         1315                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus3.inst         1315                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::total         5094                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.inst         1150                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.data           72                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.inst         1315                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.data           21                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.inst         1315                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.data           21                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.inst         1315                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.data           21                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::total          5228                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 389452926250                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    7425                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
