# MIPS-Pipelined-CPU
Five stage RISC pipeline CPU based one the MIPS instruction set architecture and implemented in Verilog. Independently designed from scratch for my Advanced Digital Systems Class.  
