// Seed: 2060555973
module module_0 (
    input tri0 id_0
    , id_16,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    input tri1 id_11,
    output supply0 id_12,
    input tri0 id_13,
    output wand id_14
);
  assign id_2 = 1 + 1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    output logic id_3,
    input wor id_4,
    output uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output tri id_8,
    input wand id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    input wand id_14,
    inout supply1 id_15,
    output supply0 id_16
);
  initial id_3 <= 1'b0;
  module_0(
      id_6, id_11, id_2, id_12, id_1, id_4, id_13, id_12, id_1, id_15, id_9, id_9, id_5, id_12, id_8
  );
endmodule
