--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Feb 02 17:14:09 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     kbuf_top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets fpga_clk]
            802 items scored, 462 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.232ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             state_cnt__i0  (from fpga_clk +)
   Destination:    FD1P3IX    CD             data_out__i7  (to fpga_clk +)

   Delay:                   8.072ns  (23.8% logic, 76.2% route), 4 logic levels.

 Constraint Details:

      8.072ns data_path state_cnt__i0 to data_out__i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.232ns

 Path Details: state_cnt__i0 to data_out__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_cnt__i0 (from fpga_clk)
Route        23   e 1.894                                  state_cnt[0]
LUT4        ---     0.493              C to Z              i2_3_lut_rep_6
Route         2   e 1.141                                  n1212
LUT4        ---     0.493              C to Z              i2_3_lut
Route         9   e 1.574                                  fpga_clk_enable_56
LUT4        ---     0.493              B to Z              state_cnt[0]_bdd_4_lut
Route         8   e 1.540                                  n640
                  --------
                    8.072  (23.8% logic, 76.2% route), 4 logic levels.


Error:  The following path violates requirements by 3.232ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             state_cnt__i0  (from fpga_clk +)
   Destination:    FD1P3IX    CD             data_out__i6  (to fpga_clk +)

   Delay:                   8.072ns  (23.8% logic, 76.2% route), 4 logic levels.

 Constraint Details:

      8.072ns data_path state_cnt__i0 to data_out__i6 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.232ns

 Path Details: state_cnt__i0 to data_out__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_cnt__i0 (from fpga_clk)
Route        23   e 1.894                                  state_cnt[0]
LUT4        ---     0.493              C to Z              i2_3_lut_rep_6
Route         2   e 1.141                                  n1212
LUT4        ---     0.493              C to Z              i2_3_lut
Route         9   e 1.574                                  fpga_clk_enable_56
LUT4        ---     0.493              B to Z              state_cnt[0]_bdd_4_lut
Route         8   e 1.540                                  n640
                  --------
                    8.072  (23.8% logic, 76.2% route), 4 logic levels.


Error:  The following path violates requirements by 3.232ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             state_cnt__i0  (from fpga_clk +)
   Destination:    FD1P3IX    CD             data_out__i5  (to fpga_clk +)

   Delay:                   8.072ns  (23.8% logic, 76.2% route), 4 logic levels.

 Constraint Details:

      8.072ns data_path state_cnt__i0 to data_out__i5 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 3.232ns

 Path Details: state_cnt__i0 to data_out__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              state_cnt__i0 (from fpga_clk)
Route        23   e 1.894                                  state_cnt[0]
LUT4        ---     0.493              C to Z              i2_3_lut_rep_6
Route         2   e 1.141                                  n1212
LUT4        ---     0.493              C to Z              i2_3_lut
Route         9   e 1.574                                  fpga_clk_enable_56
LUT4        ---     0.493              B to Z              state_cnt[0]_bdd_4_lut
Route         8   e 1.540                                  n640
                  --------
                    8.072  (23.8% logic, 76.2% route), 4 logic levels.

Warning: 8.232 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets fpga_clk]                |     5.000 ns|     8.232 ns|     4 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n466                                    |       3|     288|     62.34%
                                        |        |        |
fpga_clk_enable_56                      |       9|     192|     41.56%
                                        |        |        |
n1227                                   |       1|     128|     27.71%
                                        |        |        |
n1228                                   |       1|     128|     27.71%
                                        |        |        |
fpga_clk_enable_39                      |       8|      96|     20.78%
                                        |        |        |
n640                                    |       8|      96|     20.78%
                                        |        |        |
fpga_clk_enable_47                      |       8|      88|     19.05%
                                        |        |        |
n1212                                   |       2|      72|     15.58%
                                        |        |        |
ddk_clk                                 |       5|      66|     14.29%
                                        |        |        |
resync_adj_237                          |       4|      66|     14.29%
                                        |        |        |
sm_en                                   |       5|      66|     14.29%
                                        |        |        |
ddstart_in                              |       6|      64|     13.85%
                                        |        |        |
rclk_rise                               |       3|      48|     10.39%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 462  Score: 722716

Constraints cover  822 paths, 132 nets, and 493 connections (66.9% coverage)


Peak memory: 61681664 bytes, TRCE: 2207744 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
