Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May 22 10:39:21 2022
| Host         : Yun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPUDownload_timing_summary_routed.rpt -pb CPUDownload_timing_summary_routed.pb -rpx CPUDownload_timing_summary_routed.rpx -warn_on_violation
| Design       : CPUDownload
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTND (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNR (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[15]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: pdu/cnt_clk_r_reg[16]/Q (HIGH)

 There are 2320 register/latch pins with no clock driven by root clock pin: pdu/cnt_clk_r_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: pdu/rstn_r_reg[15]/Q (HIGH)

 There are 2179 register/latch pins with no clock driven by root clock pin: pdu/run_n_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.801        0.000                      0                   55        0.174        0.000                      0                   55        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.801        0.000                      0                   35        0.174        0.000                      0                   35        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.813        0.000                      0                   20        1.585        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 1.902ns (36.639%)  route 3.289ns (63.361%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.952    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.400 r  pdu/cnt_clk_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.400    pdu/cnt_clk_r_reg[16]_i_1_n_7
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.916    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[17]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X57Y78         FDCE (Setup_fdce_C_D)        0.062    15.201    pdu/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 1.881ns (36.382%)  route 3.289ns (63.618%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.952    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.379 r  pdu/cnt_clk_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.379    pdu/cnt_clk_r_reg[16]_i_1_n_5
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.916    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[19]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X57Y78         FDCE (Setup_fdce_C_D)        0.062    15.201    pdu/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 1.807ns (35.458%)  route 3.289ns (64.542%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.952    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.305 r  pdu/cnt_clk_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.305    pdu/cnt_clk_r_reg[16]_i_1_n_6
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.916    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[18]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X57Y78         FDCE (Setup_fdce_C_D)        0.062    15.201    pdu/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 1.791ns (35.255%)  route 3.289ns (64.745%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.952    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.066 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.289 r  pdu/cnt_clk_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.289    pdu/cnt_clk_r_reg[16]_i_1_n_8
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.493    14.916    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[16]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X57Y78         FDCE (Setup_fdce_C_D)        0.062    15.201    pdu/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.788ns (35.216%)  route 3.289ns (64.784%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.952    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.286 r  pdu/cnt_clk_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.286    pdu/cnt_clk_r_reg[12]_i_1_n_7
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.491    14.914    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[13]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.137    
    SLICE_X57Y77         FDCE (Setup_fdce_C_D)        0.062    15.199    pdu/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.286    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 1.767ns (34.947%)  route 3.289ns (65.053%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.952    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.265 r  pdu/cnt_clk_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.265    pdu/cnt_clk_r_reg[12]_i_1_n_5
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.491    14.914    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[15]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.137    
    SLICE_X57Y77         FDCE (Setup_fdce_C_D)        0.062    15.199    pdu/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             5.008ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.693ns (33.981%)  route 3.289ns (66.019%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.952    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.191 r  pdu/cnt_clk_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.191    pdu/cnt_clk_r_reg[12]_i_1_n_6
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.491    14.914    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[14]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.137    
    SLICE_X57Y77         FDCE (Setup_fdce_C_D)        0.062    15.199    pdu/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  5.008    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.677ns (33.768%)  route 3.289ns (66.232%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.952 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.952    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.175 r  pdu/cnt_clk_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.175    pdu/cnt_clk_r_reg[12]_i_1_n_8
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.491    14.914    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[12]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.137    
    SLICE_X57Y77         FDCE (Setup_fdce_C_D)        0.062    15.199    pdu/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.175    
  -------------------------------------------------------------------
                         slack                                  5.024    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.674ns (33.728%)  route 3.289ns (66.272%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.172 r  pdu/cnt_clk_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.172    pdu/cnt_clk_r_reg[8]_i_1_n_7
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.490    14.913    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[9]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X57Y76         FDCE (Setup_fdce_C_D)        0.062    15.198    pdu/cnt_clk_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.047ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.653ns (33.447%)  route 3.289ns (66.553%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.209    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456     5.665 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.528     7.193    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.289 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=142, routed)         1.752     9.041    pdu/clk_pdu
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.715 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.724    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.838 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.838    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.151 r  pdu/cnt_clk_r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.151    pdu/cnt_clk_r_reg[8]_i_1_n_5
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.490    14.913    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.136    
    SLICE_X57Y76         FDCE (Setup_fdce_C_D)        0.062    15.198    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.151    
  -------------------------------------------------------------------
                         slack                                  5.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y96         FDPE                                         r  pdu/rstn_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  pdu/rstn_r_reg[2]/Q
                         net (fo=1, routed)           0.116     1.744    pdu/rstn_r[2]
    SLICE_X45Y96         FDPE                                         r  pdu/rstn_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y96         FDPE                                         r  pdu/rstn_r_reg[3]/C
                         clock pessimism             -0.502     1.500    
    SLICE_X45Y96         FDPE (Hold_fdpe_C_D)         0.070     1.570    pdu/rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.623 r  pdu/rstn_r_reg[14]/Q
                         net (fo=1, routed)           0.145     1.768    pdu/rstn_r[14]
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     1.996    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X45Y83         FDPE (Hold_fdpe_C_D)         0.075     1.557    pdu/rstn_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.567     1.486    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y92         FDPE                                         r  pdu/rstn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  pdu/rstn_r_reg[9]/Q
                         net (fo=1, routed)           0.145     1.772    pdu/rstn_r[9]
    SLICE_X45Y92         FDPE                                         r  pdu/rstn_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y92         FDPE                                         r  pdu/rstn_r_reg[10]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X45Y92         FDPE (Hold_fdpe_C_D)         0.070     1.556    pdu/rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y96         FDPE                                         r  pdu/rstn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  pdu/rstn_r_reg[1]/Q
                         net (fo=1, routed)           0.172     1.800    pdu/rstn_r[1]
    SLICE_X44Y96         FDPE                                         r  pdu/rstn_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y96         FDPE                                         r  pdu/rstn_r_reg[2]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X44Y96         FDPE (Hold_fdpe_C_D)         0.070     1.557    pdu/rstn_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y96         FDPE                                         r  pdu/rstn_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  pdu/rstn_r_reg[0]/Q
                         net (fo=1, routed)           0.174     1.802    pdu/rstn_r[0]
    SLICE_X44Y96         FDPE                                         r  pdu/rstn_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y96         FDPE                                         r  pdu/rstn_r_reg[1]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X44Y96         FDPE (Hold_fdpe_C_D)         0.066     1.553    pdu/rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.552     1.471    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  pdu/cnt_clk_r_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    pdu/cnt_clk_r_reg_n_1_[3]
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  pdu/cnt_clk_r_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    pdu/cnt_clk_r_reg[0]_i_1_n_5
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     1.984    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X57Y74         FDCE (Hold_fdce_C_D)         0.105     1.576    pdu/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.552     1.471    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  pdu/cnt_clk_r_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    pdu/cnt_clk_r_reg[4]_i_1_n_5
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     1.984    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[7]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X57Y75         FDCE (Hold_fdce_C_D)         0.105     1.576    pdu/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  pdu/cnt_clk_r_reg[8]/Q
                         net (fo=1, routed)           0.105     1.719    pdu/cnt_clk_r_reg_n_1_[8]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  pdu/cnt_clk_r_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    pdu/cnt_clk_r_reg[8]_i_1_n_8
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.820     1.985    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[8]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X57Y76         FDCE (Hold_fdce_C_D)         0.105     1.577    pdu/cnt_clk_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.552     1.471    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  pdu/cnt_clk_r_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    pdu/cnt_clk_r_reg_n_1_[4]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  pdu/cnt_clk_r_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    pdu/cnt_clk_r_reg[4]_i_1_n_8
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.819     1.984    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[4]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X57Y75         FDCE (Hold_fdce_C_D)         0.105     1.576    pdu/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y96         FDPE                                         r  pdu/rstn_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  pdu/rstn_r_reg[5]/Q
                         net (fo=1, routed)           0.201     1.829    pdu/rstn_r[5]
    SLICE_X45Y96         FDPE                                         r  pdu/rstn_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y96         FDPE                                         r  pdu/rstn_r_reg[6]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X45Y96         FDPE (Hold_fdpe_C_D)         0.072     1.559    pdu/rstn_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y96    pdu/rstn_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y92    pdu/rstn_r_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y83    pdu/rstn_r_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y83    pdu/rstn_r_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y83    pdu/rstn_r_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y83    pdu/rstn_r_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y83    pdu/rstn_r_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y96    pdu/rstn_r_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X44Y96    pdu/rstn_r_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[15]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    pdu/rstn_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    pdu/rstn_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    pdu/rstn_r_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y96    pdu/rstn_r_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y96    pdu/rstn_r_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    pdu/rstn_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y92    pdu/rstn_r_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y92    pdu/rstn_r_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[14]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y83    pdu/rstn_r_reg[15]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    pdu/rstn_r_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y96    pdu/rstn_r_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.419ns (9.439%)  route 4.020ns (90.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         4.020     9.669    pdu/Q[0]
    SLICE_X57Y74         FDCE                                         f  pdu/cnt_clk_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.911    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[0]/C
                         clock pessimism              0.187    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y74         FDCE (Recov_fdce_C_CLR)     -0.580    14.482    pdu/cnt_clk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.419ns (9.439%)  route 4.020ns (90.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         4.020     9.669    pdu/Q[0]
    SLICE_X57Y74         FDCE                                         f  pdu/cnt_clk_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.911    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
                         clock pessimism              0.187    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y74         FDCE (Recov_fdce_C_CLR)     -0.580    14.482    pdu/cnt_clk_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.419ns (9.439%)  route 4.020ns (90.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         4.020     9.669    pdu/Q[0]
    SLICE_X57Y74         FDCE                                         f  pdu/cnt_clk_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.911    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[2]/C
                         clock pessimism              0.187    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y74         FDCE (Recov_fdce_C_CLR)     -0.580    14.482    pdu/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.419ns (9.439%)  route 4.020ns (90.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         4.020     9.669    pdu/Q[0]
    SLICE_X57Y74         FDCE                                         f  pdu/cnt_clk_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.911    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y74         FDCE                                         r  pdu/cnt_clk_r_reg[3]/C
                         clock pessimism              0.187    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y74         FDCE (Recov_fdce_C_CLR)     -0.580    14.482    pdu/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.419ns (9.861%)  route 3.830ns (90.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         3.830     9.479    pdu/Q[0]
    SLICE_X57Y75         FDCE                                         f  pdu/cnt_clk_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.911    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[4]/C
                         clock pessimism              0.187    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y75         FDCE (Recov_fdce_C_CLR)     -0.580    14.482    pdu/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.419ns (9.861%)  route 3.830ns (90.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         3.830     9.479    pdu/Q[0]
    SLICE_X57Y75         FDCE                                         f  pdu/cnt_clk_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.911    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[5]/C
                         clock pessimism              0.187    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y75         FDCE (Recov_fdce_C_CLR)     -0.580    14.482    pdu/cnt_clk_r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.419ns (9.861%)  route 3.830ns (90.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         3.830     9.479    pdu/Q[0]
    SLICE_X57Y75         FDCE                                         f  pdu/cnt_clk_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.911    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[6]/C
                         clock pessimism              0.187    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y75         FDCE (Recov_fdce_C_CLR)     -0.580    14.482    pdu/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.419ns (9.861%)  route 3.830ns (90.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         3.830     9.479    pdu/Q[0]
    SLICE_X57Y75         FDCE                                         f  pdu/cnt_clk_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.911    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y75         FDCE                                         r  pdu/cnt_clk_r_reg[7]/C
                         clock pessimism              0.187    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X57Y75         FDCE (Recov_fdce_C_CLR)     -0.580    14.482    pdu/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  5.003    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.419ns (10.241%)  route 3.672ns (89.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         3.672     9.321    pdu/Q[0]
    SLICE_X57Y76         FDCE                                         f  pdu/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.490    14.913    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[10]/C
                         clock pessimism              0.187    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y76         FDCE (Recov_fdce_C_CLR)     -0.580    14.484    pdu/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.419ns (10.241%)  route 3.672ns (89.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.627     5.230    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.419     5.649 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         3.672     9.321    pdu/Q[0]
    SLICE_X57Y76         FDCE                                         f  pdu/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.490    14.913    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism              0.187    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X57Y76         FDCE (Recov_fdce_C_CLR)     -0.580    14.484    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.128ns (7.556%)  route 1.566ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.566     3.176    pdu/Q[0]
    SLICE_X57Y78         FDCE                                         f  pdu/cnt_clk_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.988    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[16]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X57Y78         FDCE (Remov_fdce_C_CLR)     -0.146     1.591    pdu/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.128ns (7.556%)  route 1.566ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.566     3.176    pdu/Q[0]
    SLICE_X57Y78         FDCE                                         f  pdu/cnt_clk_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.988    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[17]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X57Y78         FDCE (Remov_fdce_C_CLR)     -0.146     1.591    pdu/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.128ns (7.556%)  route 1.566ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.566     3.176    pdu/Q[0]
    SLICE_X57Y78         FDCE                                         f  pdu/cnt_clk_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.988    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[18]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X57Y78         FDCE (Remov_fdce_C_CLR)     -0.146     1.591    pdu/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.128ns (7.556%)  route 1.566ns (92.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.566     3.176    pdu/Q[0]
    SLICE_X57Y78         FDCE                                         f  pdu/cnt_clk_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.823     1.988    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y78         FDCE                                         r  pdu/cnt_clk_r_reg[19]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X57Y78         FDCE (Remov_fdce_C_CLR)     -0.146     1.591    pdu/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           3.176    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.128ns (7.369%)  route 1.609ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.609     3.219    pdu/Q[0]
    SLICE_X57Y77         FDCE                                         f  pdu/cnt_clk_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.987    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[12]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X57Y77         FDCE (Remov_fdce_C_CLR)     -0.146     1.590    pdu/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.128ns (7.369%)  route 1.609ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.609     3.219    pdu/Q[0]
    SLICE_X57Y77         FDCE                                         f  pdu/cnt_clk_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.987    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[13]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X57Y77         FDCE (Remov_fdce_C_CLR)     -0.146     1.590    pdu/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.128ns (7.369%)  route 1.609ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.609     3.219    pdu/Q[0]
    SLICE_X57Y77         FDCE                                         f  pdu/cnt_clk_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.987    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[14]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X57Y77         FDCE (Remov_fdce_C_CLR)     -0.146     1.590    pdu/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.128ns (7.369%)  route 1.609ns (92.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.609     3.219    pdu/Q[0]
    SLICE_X57Y77         FDCE                                         f  pdu/cnt_clk_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.987    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y77         FDCE                                         r  pdu/cnt_clk_r_reg[15]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X57Y77         FDCE (Remov_fdce_C_CLR)     -0.146     1.590    pdu/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           3.219    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.128ns (6.989%)  route 1.703ns (93.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.703     3.314    pdu/Q[0]
    SLICE_X57Y76         FDCE                                         f  pdu/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.820     1.985    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[10]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X57Y76         FDCE (Remov_fdce_C_CLR)     -0.146     1.588    pdu/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.128ns (6.989%)  route 1.703ns (93.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.482    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y83         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.610 f  pdu/rstn_r_reg[15]/Q
                         net (fo=805, routed)         1.703     3.314    pdu/Q[0]
    SLICE_X57Y76         FDCE                                         f  pdu/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.820     1.985    pdu/cnt_clk_r_reg[0]_0
    SLICE_X57Y76         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X57Y76         FDCE (Remov_fdce_C_CLR)     -0.146     1.588    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  1.725    





