var pairs =
{
"attribute":{"removes":1,"used":1,"port":1,"syn_insert_pad":1}
,"removes":{"existing":1,"buffer":1}
,"existing":{"buffer":1}
,"buffer":{"port":1,"insertion":1,"inserted":1,"prevents":1,"automatically":1,"connected":1}
,"port":{"net":1,"labeled":1}
,"net":{"buffer":1,"use_io_insertion":1,"removes":1,"forces":1,"declaration":1}
,"insertion":{"enabled":1}
,"syn_insert_pad":{"attribute":1,"object":1,"string":1,"reset":1}
,"used":{"use_io_insertion":1,"force":1}
,"use_io_insertion":{"global":1}
,"global":{"option":1}
,"option":{"enabled":1,"disabled":1}
,"enabled":{"buffers":1}
,"buffers":{"automatically":1}
,"automatically":{"inserted":1}
,"inserted":{"allow":1,"specific":1,"use_io_insertion":1}
,"allow":{"users":1}
,"users":{"selectively":1}
,"selectively":{"remove":1}
,"remove":{"individual":1}
,"individual":{"buffer":1}
,"force":{"buffer":1}
,"specific":{"port":1}
,"setting":{"attribute":1}
,"prevents":{"buffer":1}
,"forces":{"buffer":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"port":1,"objecttype":1}
,"synthesis":{"syn_insert_pad":1}
,"define":{"osize":1,"dsize":1}
,"module":{"mac8x8":1}
,"mac8x8":{"dataout":1}
,"dataout":{"clk":1,"sum_out":1,"std_logic_vector":1,"others":1,"datain":1}
,"clk":{"rst":1,"posedge":1,"std_logic":1,"reset":1,"enable":1}
,"output":{"osize:0":1}
,"osize:0":{"dataout":1,"sum_out":1}
,"input":{"dsize-1:0":1,"clk":1,"rst":1,"port":1,"buffer":1}
,"rst":{"synthesis":1,"input":1}
,"reg":{"osize:0":1,"dsize-1:0":1}
,"dsize-1:0":{"x_reg":1}
,"x_reg":{"y_reg":1}
,"wire":{"osize-1:0":1,"osize:0":1}
,"osize-1:0":{"multout":1}
,"assign":{"multout":1,"sum_out":1}
,"multout":{"x_reg":1,"dataout":1}
,"sum_out":{"multout":1}
,"always":{"posedge":1}
,"posedge":{"clk":1,"rst":1}
,"previous":{"example":1}
,"example":{"input":1}
,"labeled":{"rst":1}
,"connected":{"technology-mapped":1}
,"technology-mapped":{"netlist":1}
,"netlist":{"lse":1}
,"lse":{"completes":1}
,"vhdl":{"syntax":1,"example":1}
,"objecttype":{"true":1}
,"true":{"false":1}
,"library":{"ieee":1}
,"entity":{"register_en_reset":1}
,"width":{"integer":1}
,"datain":{"std_logic_vector":1}
,"std_logic_vector":{"width-1":1}
,"width-1":{"downto":1}
,"enable":{"std_logic":1}
,"reset":{"std_logic":1,"signal":1}
,"signal":{"false":1}
,"end":{"register_en_reset":1,"process":1,"lattice_behav":1}
,"architecture":{"lattice_behav":1}
,"lattice_behav":{"register_en_reset":1}
,"process":{"clk":1}
,"elsif":{"rising_edge":1}
,"rising_edge":{"clk":1}
}
;Search.control.loadWordPairs(pairs);
