Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Datapath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Datapath"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "zeroextend.v" in library work
Compiling verilog file "tRegisterCache.v" in library work
Module <zeroextend> compiled
Compiling verilog file "StorePartial.v" in library work
Module <tRegisterCache> compiled
Compiling verilog file "SL2Bits26to28.v" in library work
Module <StorePartial> compiled
Compiling verilog file "SL2.v" in library work
Module <SL2Bits26to28> compiled
Compiling verilog file "SignExtension.v" in library work
Module <SL2> compiled
Compiling verilog file "REG_FILE.v" in library work
Module <SignExtension> compiled
Compiling verilog file "ProgramCounter.v" in library work
Module <REG_FILE> compiled
Compiling verilog file "PCAdder.v" in library work
Module <ProgramCounter> compiled
Compiling verilog file "Mux5Bits2to1.v" in library work
Module <PCAdder> compiled
Compiling verilog file "Mux32Bit_3to1.v" in library work
Module <Mux5Bits2to1> compiled
Compiling verilog file "Mux32Bit2To1.v" in library work
Module <Mux32Bit_3to1> compiled
Compiling verilog file "Mux1Bit5To1.v" in library work
Module <Mux32Bit2To1> compiled
Compiling verilog file "LoadPartial.v" in library work
Module <Mux1Bit5To1> compiled
Compiling verilog file "InstructionMemory.v" in library work
Module <LoadPartial> compiled
Compiling verilog file "HILOReg.v" in library work
Module <InstructionMemory> compiled
Compiling verilog file "decodeLogic.v" in library work
Module <HILOReg> compiled
Compiling verilog file "DataMemory.v" in library work
Module <decodeLogic> compiled
Compiling verilog file "Control.v" in library work
Module <DataMemory> compiled
Compiling verilog file "ALU_Add.v" in library work
Module <Control> compiled
Compiling verilog file "ALUControl.v" in library work
Module <ALU_Add> compiled
Compiling verilog file "ALU32Bit.v" in library work
Module <ALUControl> compiled
Compiling verilog file "MWU.v" in library work
Module <ALU32Bit> compiled
Compiling verilog file "MEM_WB.v" in library work
Module <MWU> compiled
Compiling verilog file "IF_ID.v" in library work
Module <MEM_WB> compiled
Compiling verilog file "IFU.v" in library work
Module <IF_ID> compiled
Compiling verilog file "ID_EX.v" in library work
Module <IFU> compiled
Compiling verilog file "hazard.v" in library work
Module <ID_EX> compiled
Compiling verilog file "forward.v" in library work
Module <hazard> compiled
Compiling verilog file "FDU.v" in library work
Module <forward> compiled
Compiling verilog file "EX_MEM.v" in library work
Module <FDU> compiled
Compiling verilog file "EMU.v" in library work
Module <EX_MEM> compiled
Compiling verilog file "Datapath.v" in library work
Module <EMU> compiled
Module <Datapath> compiled
No errors in compilation
Analysis of file <"Datapath.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Datapath> in library <work>.

Analyzing hierarchy for module <IFU> in library <work>.

Analyzing hierarchy for module <forward> in library <work>.

Analyzing hierarchy for module <hazard> in library <work>.

Analyzing hierarchy for module <IF_ID> in library <work>.

Analyzing hierarchy for module <FDU> in library <work>.

Analyzing hierarchy for module <ID_EX> in library <work>.

Analyzing hierarchy for module <EMU> in library <work>.

Analyzing hierarchy for module <EX_MEM> in library <work>.

Analyzing hierarchy for module <MWU> in library <work>.

Analyzing hierarchy for module <MEM_WB> in library <work>.

Analyzing hierarchy for module <Mux32Bit2To1> in library <work>.

Analyzing hierarchy for module <PCAdder> in library <work>.

Analyzing hierarchy for module <ProgramCounter> in library <work>.

Analyzing hierarchy for module <InstructionMemory> in library <work>.

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <ALUControl> in library <work>.

Analyzing hierarchy for module <Mux5Bits2to1> in library <work>.

Analyzing hierarchy for module <REG_FILE> in library <work>.

Analyzing hierarchy for module <SignExtension> in library <work>.

Analyzing hierarchy for module <zeroextend> in library <work>.

Analyzing hierarchy for module <tRegisterCache> in library <work>.

Analyzing hierarchy for module <decodeLogic> in library <work>.

Analyzing hierarchy for module <Mux1Bit5To1> in library <work>.

Analyzing hierarchy for module <ALU_Add> in library <work>.

Analyzing hierarchy for module <SL2Bits26to28> in library <work>.

Analyzing hierarchy for module <HILOReg> in library <work>.

Analyzing hierarchy for module <Mux32Bit_3to1> in library <work>.

Analyzing hierarchy for module <ALU32Bit> in library <work>.

Analyzing hierarchy for module <SL2> in library <work>.

Analyzing hierarchy for module <DataMemory> in library <work>.

Analyzing hierarchy for module <StorePartial> in library <work>.

Analyzing hierarchy for module <LoadPartial> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Datapath>.
Module <Datapath> is correct for synthesis.
 
Analyzing module <IFU> in library <work>.
Module <IFU> is correct for synthesis.
 
Analyzing module <PCAdder> in library <work>.
Module <PCAdder> is correct for synthesis.
 
Analyzing module <ProgramCounter> in library <work>.
Module <ProgramCounter> is correct for synthesis.
 
Analyzing module <InstructionMemory> in library <work>.
Module <InstructionMemory> is correct for synthesis.
 
Analyzing module <forward> in library <work>.
Module <forward> is correct for synthesis.
 
Analyzing module <hazard> in library <work>.
Module <hazard> is correct for synthesis.
 
Analyzing module <IF_ID> in library <work>.
Module <IF_ID> is correct for synthesis.
 
Analyzing module <FDU> in library <work>.
Module <FDU> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <ALUControl> in library <work>.
Module <ALUControl> is correct for synthesis.
 
Analyzing module <Mux5Bits2to1> in library <work>.
Module <Mux5Bits2to1> is correct for synthesis.
 
Analyzing module <REG_FILE> in library <work>.
Module <REG_FILE> is correct for synthesis.
 
Analyzing module <SignExtension> in library <work>.
Module <SignExtension> is correct for synthesis.
 
Analyzing module <zeroextend> in library <work>.
Module <zeroextend> is correct for synthesis.
 
Analyzing module <tRegisterCache> in library <work>.
Module <tRegisterCache> is correct for synthesis.
 
Analyzing module <decodeLogic> in library <work>.
Module <decodeLogic> is correct for synthesis.
 
Analyzing module <ID_EX> in library <work>.
Module <ID_EX> is correct for synthesis.
 
Analyzing module <EMU> in library <work>.
Module <EMU> is correct for synthesis.
 
Analyzing module <Mux1Bit5To1> in library <work>.
Module <Mux1Bit5To1> is correct for synthesis.
 
Analyzing module <ALU_Add> in library <work>.
Module <ALU_Add> is correct for synthesis.
 
Analyzing module <SL2Bits26to28> in library <work>.
Module <SL2Bits26to28> is correct for synthesis.
 
Analyzing module <HILOReg> in library <work>.
Module <HILOReg> is correct for synthesis.
 
Analyzing module <Mux32Bit_3to1> in library <work>.
Module <Mux32Bit_3to1> is correct for synthesis.
 
Analyzing module <ALU32Bit> in library <work>.
Module <ALU32Bit> is correct for synthesis.
 
Analyzing module <SL2> in library <work>.
Module <SL2> is correct for synthesis.
 
Analyzing module <EX_MEM> in library <work>.
Module <EX_MEM> is correct for synthesis.
 
Analyzing module <MWU> in library <work>.
Module <MWU> is correct for synthesis.
 
Analyzing module <DataMemory> in library <work>.
INFO:Xst:2546 - "DataMemory.v" line 44: reading initialization file "outputweds_data.txt".
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <memory> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <DataMemory> is correct for synthesis.
 
Analyzing module <StorePartial> in library <work>.
Module <StorePartial> is correct for synthesis.
 
Analyzing module <LoadPartial> in library <work>.
Module <LoadPartial> is correct for synthesis.
 
Analyzing module <MEM_WB> in library <work>.
Module <MEM_WB> is correct for synthesis.
 
Analyzing module <Mux32Bit2To1> in library <work>.
Module <Mux32Bit2To1> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <forward>.
    Related source file is "forward.v".
    Found 5-bit comparator equal for signal <ForwardA$cmp_eq0000> created at line 32.
    Found 5-bit comparator equal for signal <ForwardA$cmp_eq0001> created at line 38.
    Found 5-bit comparator equal for signal <ForwardA$cmp_eq0002> created at line 48.
    Found 5-bit comparator equal for signal <ForwardA$cmp_eq0003> created at line 56.
    Found 5-bit comparator equal for signal <ForwardB$cmp_eq0000> created at line 68.
    Found 5-bit comparator equal for signal <ForwardB$cmp_eq0001> created at line 74.
    Found 5-bit comparator equal for signal <ForwardB$cmp_eq0002> created at line 84.
    Found 5-bit comparator equal for signal <ForwardB$cmp_eq0003> created at line 92.
    Summary:
	inferred   8 Comparator(s).
Unit <forward> synthesized.


Synthesizing Unit <hazard>.
    Related source file is "hazard.v".
    Found 5-bit comparator equal for signal <ControlFlush$cmp_eq0000> created at line 15.
    Found 5-bit comparator equal for signal <ControlFlush$cmp_eq0001> created at line 15.
    Summary:
	inferred   2 Comparator(s).
Unit <hazard> synthesized.


Synthesizing Unit <IF_ID>.
    Related source file is "IF_ID.v".
    Found 32-bit register for signal <IF_ID_InstructionOut>.
    Found 32-bit register for signal <IF_ID_PCAddResultOut>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <IF_ID> synthesized.


Synthesizing Unit <ID_EX>.
    Related source file is "ID_EX.v".
    Found 32-bit register for signal <ID_EX_ReadData1Out>.
    Found 6-bit register for signal <ID_EX_ALUControlOut>.
    Found 32-bit register for signal <ID_EX_InstructionOut>.
    Found 32-bit register for signal <ID_EX_out4Out>.
    Found 1-bit register for signal <ID_EX_LoadPOut>.
    Found 1-bit register for signal <ID_EX_unSignedOut>.
    Found 1-bit register for signal <ID_EX_RegDstOut>.
    Found 1-bit register for signal <ID_EX_MemWriteOut>.
    Found 26-bit register for signal <ID_EX_Instruction25to0Out>.
    Found 1-bit register for signal <ID_EX_selRegWriteOut>.
    Found 1-bit register for signal <ID_EX_HIWriteOut>.
    Found 32-bit register for signal <ID_EX_PCAddResultOut>.
    Found 1-bit register for signal <ID_EX_LOWriteOut>.
    Found 1-bit register for signal <ID_EX_MemtoRegOut>.
    Found 1-bit register for signal <ID_EX_ALUSrcOut>.
    Found 1-bit register for signal <ID_EX_StorePOut>.
    Found 3-bit register for signal <ID_EX_selFlagOut>.
    Found 5-bit register for signal <ID_EX_Instruction10to6Out>.
    Found 1-bit register for signal <ID_EX_selMemWriteOut>.
    Found 32-bit register for signal <ID_EX_ReadData2Out>.
    Found 1-bit register for signal <ID_EX_MemReadOut>.
    Found 1-bit register for signal <ID_EX_BranchOut>.
    Found 1-bit register for signal <ID_EX_JumpOut>.
    Found 1-bit register for signal <ID_EX_ImmediateOut>.
    Found 1-bit register for signal <ID_EX_RegWriteMemOut>.
    Summary:
	inferred 216 D-type flip-flop(s).
Unit <ID_EX> synthesized.


Synthesizing Unit <EX_MEM>.
    Related source file is "EX_MEM.v".
    Found 1-bit register for signal <EX_MEM_RegWriteMemOut>.
    Found 1-bit register for signal <EX_MEM_ImmediateOut>.
    Found 1-bit register for signal <EX_MEM_selMemWriteOut>.
    Found 32-bit register for signal <EX_MEM_ALUResultOut>.
    Found 1-bit register for signal <EX_MEM_LoadPOut>.
    Found 1-bit register for signal <EX_MEM_unSignedOut>.
    Found 1-bit register for signal <EX_MEM_MemWriteOut>.
    Found 1-bit register for signal <EX_MEM_RegDstOut>.
    Found 32-bit register for signal <EX_MEM_InstructionOut>.
    Found 1-bit register for signal <EX_MEM_MemtoRegOut>.
    Found 1-bit register for signal <EX_MEM_selRegWriteOut>.
    Found 32-bit register for signal <EX_MEM_ReadData2Out>.
    Found 1-bit register for signal <EX_MEM_StorePOut>.
    Found 1-bit register for signal <EX_MEM_MemReadOut>.
    Summary:
	inferred 107 D-type flip-flop(s).
Unit <EX_MEM> synthesized.


Synthesizing Unit <MEM_WB>.
    Related source file is "MEM_WB.v".
    Found 1-bit register for signal <MEM_WB_ImmediateOut>.
    Found 1-bit register for signal <MEM_WB_MemReadOut>.
    Found 32-bit register for signal <MEM_WB_InstructionOut>.
    Found 1-bit register for signal <MEM_WB_selRegWriteOut>.
    Found 1-bit register for signal <MEM_WB_RegDstOut>.
    Found 32-bit register for signal <MEM_WB_out3Out>.
    Found 1-bit register for signal <MEM_WB_RegWriteMemOut>.
    Found 32-bit register for signal <MEM_WB_lpOutOut>.
    Summary:
	inferred 101 D-type flip-flop(s).
Unit <MEM_WB> synthesized.


Synthesizing Unit <Mux32Bit2To1>.
    Related source file is "Mux32Bit2To1.v".
Unit <Mux32Bit2To1> synthesized.


Synthesizing Unit <PCAdder>.
    Related source file is "PCAdder.v".
    Found 32-bit adder for signal <PCAddResult>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCAdder> synthesized.


Synthesizing Unit <ProgramCounter>.
    Related source file is "ProgramCounter.v".
    Found 32-bit register for signal <PCResult>.
    Found 32-bit 4-to-1 multiplexer for signal <PCResult$mux0000>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <ProgramCounter> synthesized.


Synthesizing Unit <InstructionMemory>.
    Related source file is "InstructionMemory.v".
WARNING:Xst:647 - Input <Address<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <memory> is used but never assigned. Tied to default value.
    Found 178x32-bit ROM for signal <$COND_2>.
    Summary:
	inferred   1 ROM(s).
Unit <InstructionMemory> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
Unit <Control> synthesized.


Synthesizing Unit <ALUControl>.
    Related source file is "ALUControl.v".
WARNING:Xst:647 - Input <RT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALUControl> synthesized.


Synthesizing Unit <Mux5Bits2to1>.
    Related source file is "Mux5Bits2to1.v".
Unit <Mux5Bits2to1> synthesized.


Synthesizing Unit <REG_FILE>.
    Related source file is "REG_FILE.v".
    Found 32-bit register for signal <ReadData1>.
    Found 32-bit register for signal <ReadData2>.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 78.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 79.
    Found 1024-bit register for signal <RegisterFile>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <RegisterFile>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1088 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <REG_FILE> synthesized.


Synthesizing Unit <SignExtension>.
    Related source file is "SignExtension.v".
Unit <SignExtension> synthesized.


Synthesizing Unit <zeroextend>.
    Related source file is "zeroextend.v".
Unit <zeroextend> synthesized.


Synthesizing Unit <tRegisterCache>.
    Related source file is "tRegisterCache.v".
    Found 256-bit register for signal <tRegistersOut>.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <tRegisterCache> synthesized.


Synthesizing Unit <decodeLogic>.
    Related source file is "decodeLogic.v".
WARNING:Xst:647 - Input <MEM_WB_MemReadOut> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <RSControl$cmp_eq0000> created at line 37.
    Found 5-bit comparator equal for signal <RTControl$cmp_eq0000> created at line 46.
    Summary:
	inferred   2 Comparator(s).
Unit <decodeLogic> synthesized.


Synthesizing Unit <Mux1Bit5To1>.
    Related source file is "Mux1Bit5To1.v".
    Found 1-bit 8-to-1 multiplexer for signal <Out>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux1Bit5To1> synthesized.


Synthesizing Unit <ALU_Add>.
    Related source file is "ALU_Add.v".
    Found 32-bit adder for signal <Out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU_Add> synthesized.


Synthesizing Unit <SL2Bits26to28>.
    Related source file is "SL2Bits26to28.v".
Unit <SL2Bits26to28> synthesized.


Synthesizing Unit <HILOReg>.
    Related source file is "HILOReg.v".
    Found 32-bit register for signal <HI>.
    Found 32-bit register for signal <LO>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <HILOReg> synthesized.


Synthesizing Unit <Mux32Bit_3to1>.
    Related source file is "Mux32Bit_3to1.v".
    Found 32-bit 4-to-1 multiplexer for signal <out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <Mux32Bit_3to1> synthesized.


Synthesizing Unit <ALU32Bit>.
    Related source file is "ALU32Bit.v".
WARNING:Xst:646 - Signal <temp2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "ALU32Bit.v" line 174: The result of a 32x32-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "ALU32Bit.v" line 204: The result of a 64x64-bit multiplication is partially used. Only the 64 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 7-bit adder for signal <ALUResult$addsub0000> created at line 159.
    Found 7-bit adder for signal <ALUResult$addsub0001> created at line 164.
    Found 32-bit addsub for signal <ALUResult$addsub0002>.
    Found 33-bit comparator greater for signal <ALUResult$cmp_gt0000> created at line 325.
    Found 32-bit comparator less for signal <ALUResult$cmp_lt0000> created at line 117.
    Found 32-bit comparator less for signal <ALUResult$cmp_lt0001> created at line 129.
    Found 32x32-bit multiplier for signal <ALUResult$mult0001> created at line 174.
    Found 32-bit shifter logical left for signal <ALUResult$shift0000> created at line 107.
    Found 32-bit shifter logical right for signal <ALUResult$shift0002> created at line 139.
    Found 32-bit shifter logical right for signal <ALUResult$shift0005> created at line 164.
    Found 32-bit shifter logical left for signal <ALUResult$shift0007> created at line 112.
    Found 32-bit shifter logical right for signal <ALUResult$shift0008> created at line 144.
    Found 32-bit shifter logical left for signal <ALUResult$shift0009> created at line 159.
    Found 32-bit shifter logical left for signal <ALUResult$shift0010> created at line 164.
    Found 32-bit xor2 for signal <ALUResult$xor0000> created at line 169.
    Found 32-bit comparator equal for signal <EQFlag$cmp_eq0000> created at line 33.
    Found 33-bit comparator less for signal <LTFlag$cmp_lt0000> created at line 43.
    Found 64x64-bit multiplier for signal <temp1$mult0001> created at line 204.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   3 Multiplier(s).
	inferred   5 Comparator(s).
	inferred   7 Combinational logic shifter(s).
Unit <ALU32Bit> synthesized.


Synthesizing Unit <SL2>.
    Related source file is "SL2.v".
WARNING:Xst:647 - Input <in<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <SL2> synthesized.


Synthesizing Unit <DataMemory>.
    Related source file is "DataMemory.v".
WARNING:Xst:647 - Input <Address<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4136x32-bit single-port RAM <Mram_memory> for signal <memory>.
    Found 32-bit register for signal <ReadData>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <DataMemory> synthesized.


Synthesizing Unit <StorePartial>.
    Related source file is "StorePartial.v".
WARNING:Xst:647 - Input <Address<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rt<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <halfPlace> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bytePlace> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <StorePartial> synthesized.


Synthesizing Unit <LoadPartial>.
    Related source file is "LoadPartial.v".
WARNING:Xst:647 - Input <frmMEM<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 8-to-1 multiplexer for signal <out>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <LoadPartial> synthesized.


Synthesizing Unit <IFU>.
    Related source file is "IFU.v".
Unit <IFU> synthesized.


Synthesizing Unit <FDU>.
    Related source file is "FDU.v".
WARNING:Xst:647 - Input <InstructionMem<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InstructionMem<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <FDU> synthesized.


Synthesizing Unit <EMU>.
    Related source file is "EMU.v".
Unit <EMU> synthesized.


Synthesizing Unit <MWU>.
    Related source file is "MWU.v".
Unit <MWU> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "Datapath.v".
Unit <Datapath> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4136x32-bit single-port RAM                           : 1
# ROMs                                                 : 1
 178x32-bit ROM                                        : 1
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 2
 64x64-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
 7-bit adder                                           : 2
# Registers                                            : 88
 1-bit register                                        : 32
 256-bit register                                      : 1
 26-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 51
 5-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 17
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 5-bit comparator equal                                : 12
# Multiplexers                                         : 7
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 32-bit shifter logical left                           : 4
 32-bit shifter logical right                          : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <ID_EX_InstructionOut_0> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_1> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_2> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_3> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_4> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_5> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_6> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_7> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_8> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_9> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_10> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_26> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_27> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_28> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_29> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_30> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <ID_EX_InstructionOut_31> of sequential type is unconnected in block <IDBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_0> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_1> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_2> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_3> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_4> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_5> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_6> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_7> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_8> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_9> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_10> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_21> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_22> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_23> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_24> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_25> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_26> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_27> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_28> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_29> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_30> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <EX_MEM_InstructionOut_31> of sequential type is unconnected in block <EXBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_0> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_1> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_2> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_3> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_4> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_5> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_6> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_7> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_8> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_9> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_10> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_21> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_22> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_23> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_24> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_25> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_26> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_27> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_28> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_29> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_30> of sequential type is unconnected in block <MEMBUFFER>.
WARNING:Xst:2677 - Node <MEM_WB_InstructionOut_31> of sequential type is unconnected in block <MEMBUFFER>.

Synthesizing (advanced) Unit <Datapath>.
INFO:Xst:3044 - The ROM <RED/InstrMem/Mrom__COND_2> will be implemented as a read-only BLOCK RAM, absorbing the register: <IFBUFFER/IF_ID_InstructionOut>.
INFO:Xst:3226 - The RAM <ORANGE/datamemory/Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <ORANGE/datamemory/ReadData>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4136-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <EX_MEM_MemWriteOut> | high     |
    |     addrA          | connected to signal <EX_MEM_ALUResultOut> |          |
    |     diA            | connected to signal <ORANGE/out6>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4136-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Clk>           | fall     |
    |     enB            | connected to signal <EX_MEM_MemReadOut> | high     |
    |     addrB          | connected to signal <EX_MEM_ALUResultOut> |          |
    |     doB            | connected to signal <ORANGE/ReadData> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3225 - The RAM <RED/InstrMem/Mrom__COND_2> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 178-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     enA            | connected to signal <IF_ID_Write_0> | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <RED/out>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <InstructionOut> |          |
    |     dorstA         | connected to signal <IF_Flush>      | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Datapath> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 178x32-bit single-port block RAM                      : 1
 4136x32-bit dual-port block RAM                       : 1
# Multipliers                                          : 3
 32x32-bit multiplier                                  : 2
 33x33-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
 7-bit adder                                           : 2
# Registers                                            : 1896
 Flip-Flops                                            : 1896
# Comparators                                          : 17
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 33-bit comparator greater                             : 1
 33-bit comparator less                                : 1
 5-bit comparator equal                                : 12
# Multiplexers                                         : 69
 1-bit 32-to-1 multiplexer                             : 64
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 4-to-1 multiplexer                             : 3
 32-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 32-bit shifter logical left                           : 4
 32-bit shifter logical right                          : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_ALUResult_mult0001_submult_11> of sequential type is unconnected in block <ALU32Bit>.

Optimizing unit <Datapath> ...

Optimizing unit <Control> ...

Optimizing unit <forward> ...

Optimizing unit <ID_EX> ...

Optimizing unit <MEM_WB> ...

Optimizing unit <REG_FILE> ...

Optimizing unit <tRegisterCache> ...

Optimizing unit <HILOReg> ...

Optimizing unit <ALU32Bit> ...

Optimizing unit <FDU> ...

Optimizing unit <EMU> ...
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_0> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_1> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_2> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_3> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_4> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_5> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_6> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_7> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_8> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_9> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_10> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_21> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_22> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_23> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_24> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_25> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_26> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_27> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_28> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_29> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_30> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <EXBUFFER/EX_MEM_InstructionOut_31> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_31> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_30> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_29> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_28> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_27> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_26> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_10> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_9> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_8> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_7> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_6> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_5> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_4> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_3> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_2> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_1> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <IDBUFFER/ID_EX_InstructionOut_0> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_31> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_30> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_29> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_28> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_27> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_26> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_25> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_24> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_23> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_22> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_21> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_10> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_9> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_8> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_7> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_6> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_5> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_4> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_3> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_2> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_1> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <MEMBUFFER/MEM_WB_InstructionOut_0> of sequential type is unconnected in block <Datapath>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction10to6Out_0> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_6> <IDBUFFER/ID_EX_out4Out_6> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_22> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_22> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_17> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_17> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction10to6Out_4> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_10> <IDBUFFER/ID_EX_out4Out_10> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction10to6Out_2> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_8> <IDBUFFER/ID_EX_out4Out_8> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_19> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_19> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_24> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_24> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction25to0Out_1> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_out4Out_1> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_12> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_12> <IDBUFFER/ID_EX_out4Out_12> 
INFO:Xst:2261 - The FF/Latch <MEMBUFFER/MEM_WB_lpOutOut_31> in Unit <Datapath> is equivalent to the following 15 FFs/Latches, which will be removed : <MEMBUFFER/MEM_WB_lpOutOut_30> <MEMBUFFER/MEM_WB_lpOutOut_29> <MEMBUFFER/MEM_WB_lpOutOut_28> <MEMBUFFER/MEM_WB_lpOutOut_27> <MEMBUFFER/MEM_WB_lpOutOut_26> <MEMBUFFER/MEM_WB_lpOutOut_25> <MEMBUFFER/MEM_WB_lpOutOut_24> <MEMBUFFER/MEM_WB_lpOutOut_23> <MEMBUFFER/MEM_WB_lpOutOut_22> <MEMBUFFER/MEM_WB_lpOutOut_21> <MEMBUFFER/MEM_WB_lpOutOut_20> <MEMBUFFER/MEM_WB_lpOutOut_19> <MEMBUFFER/MEM_WB_lpOutOut_18> <MEMBUFFER/MEM_WB_lpOutOut_17> <MEMBUFFER/MEM_WB_lpOutOut_16> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction25to0Out_3> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_out4Out_3> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction25to0Out_5> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_out4Out_5> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction25to0Out_0> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_out4Out_0> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_out4Out_31> in Unit <Datapath> is equivalent to the following 15 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_out4Out_30> <IDBUFFER/ID_EX_out4Out_29> <IDBUFFER/ID_EX_out4Out_28> <IDBUFFER/ID_EX_out4Out_27> <IDBUFFER/ID_EX_out4Out_26> <IDBUFFER/ID_EX_out4Out_25> <IDBUFFER/ID_EX_out4Out_24> <IDBUFFER/ID_EX_out4Out_23> <IDBUFFER/ID_EX_out4Out_22> <IDBUFFER/ID_EX_out4Out_21> <IDBUFFER/ID_EX_out4Out_20> <IDBUFFER/ID_EX_out4Out_19> <IDBUFFER/ID_EX_out4Out_18> <IDBUFFER/ID_EX_out4Out_17> <IDBUFFER/ID_EX_out4Out_16> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_14> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_14> <IDBUFFER/ID_EX_out4Out_14> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_MemReadOut> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_MemtoRegOut> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_16> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_16> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_21> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_21> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction10to6Out_1> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_7> <IDBUFFER/ID_EX_out4Out_7> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_18> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_18> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_23> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_23> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_11> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_11> <IDBUFFER/ID_EX_out4Out_11> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction10to6Out_3> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_9> <IDBUFFER/ID_EX_out4Out_9> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_25> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_25> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction25to0Out_2> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_out4Out_2> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_13> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_13> <IDBUFFER/ID_EX_out4Out_13> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_Instruction25to0Out_4> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_out4Out_4> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_15> in Unit <Datapath> is equivalent to the following 2 FFs/Latches, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_15> <IDBUFFER/ID_EX_out4Out_15> 
INFO:Xst:2261 - The FF/Latch <IDBUFFER/ID_EX_InstructionOut_20> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <IDBUFFER/ID_EX_Instruction25to0Out_20> 
INFO:Xst:2261 - The FF/Latch <EXBUFFER/EX_MEM_MemtoRegOut> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <EXBUFFER/EX_MEM_MemReadOut> 
Found area constraint ratio of 100 (+ 5) on block Datapath, actual ratio is 55.

Final Macro Processing ...

Processing Unit <Datapath> :
	Found 2-bit shift register for signal <MEMBUFFER/MEM_WB_RegDstOut>.
	Found 2-bit shift register for signal <MEMBUFFER/MEM_WB_selRegWriteOut>.
Unit <Datapath> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1763
 Flip-Flops                                            : 1763
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Datapath.ngr
Top Level Output File Name         : Datapath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 130

Cell Usage :
# BELS                             : 6143
#      BUF                         : 2
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 28
#      LUT2                        : 447
#      LUT2_D                      : 3
#      LUT2_L                      : 83
#      LUT3                        : 1956
#      LUT3_D                      : 154
#      LUT3_L                      : 66
#      LUT4                        : 1052
#      LUT4_D                      : 28
#      LUT4_L                      : 193
#      MUXCY                       : 562
#      MUXF5                       : 646
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
#      VCC                         : 1
#      XORCY                       : 471
# FlipFlops/Latches                : 1765
#      FD                          : 145
#      FD_1                        : 64
#      FDE                         : 1280
#      FDR                         : 138
#      FDRE                        : 128
#      FDRS                        : 10
# RAMS                             : 17
#      RAMB16_S2_S2                : 16
#      RAMB16_S36                  : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 129
#      IBUF                        : 1
#      OBUF                        : 128
# MULTs                            : 11
#      MULT18X18SIO                : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     2606  out of   4656    55%  
 Number of Slice Flip Flops:           1765  out of   9312    18%  
 Number of 4 input LUTs:               4014  out of   9312    43%  
    Number used as logic:              4012
    Number used as Shift registers:       2
 Number of IOs:                         130
 Number of bonded IOBs:                 130  out of    232    56%  
 Number of BRAMs:                        17  out of     20    85%  
 Number of MULT18X18SIOs:                11  out of     20    55%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 1800  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 27.971ns (Maximum Frequency: 35.752MHz)
   Minimum input arrival time before clock: 3.411ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 27.971ns (frequency: 35.752MHz)
  Total number of paths / destination ports: 8068891539 / 3855
-------------------------------------------------------------------------
Delay:               27.971ns (Levels of Logic = 45)
  Source:            EXBUFFER/EX_MEM_InstructionOut_12 (FF)
  Destination:       GREEN/hilo/HI_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: EXBUFFER/EX_MEM_InstructionOut_12 to GREEN/hilo/HI_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.762  EXBUFFER/EX_MEM_InstructionOut_12 (EXBUFFER/EX_MEM_InstructionOut_12)
     LUT2_L:I0->LO         1   0.704   0.104  forwarding/ForwardA_and0006_SW0 (N241)
     LUT4:I3->O            7   0.704   0.712  forwarding/ForwardA_and0006 (forwarding/ForwardA_and0006)
     LUT4_D:I3->O         37   0.704   1.299  forwarding/ForwardB_and000092 (forwarding/ForwardB_and0000)
     LUT3_D:I2->O         15   0.704   1.052  forwarding/ForwardB<1>1_1 (forwarding/ForwardB<1>1)
     LUT3:I2->O            1   0.704   0.424  GREEN/ForwardRT/Mmux_out36_SW0_SW0 (N335)
     LUT4:I3->O            5   0.704   0.668  GREEN/ForwardRT/Mmux_out36 (EX_ReadData2<25>)
     LUT3:I2->O           19   0.704   1.085  GREEN/mux2/out<25>1 (GREEN/out2<25>)
     MULT18X18SIO:B8->P17    1   4.873   0.499  GREEN/alu/Mmult__old_temp2_4_submult_1 (GREEN/alu/Mmult__old_temp2_4_submult_1_P_to_Adder_A_17)
     LUT2:I1->O            1   0.704   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_lut<17> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_lut<17>)
     MUXCY:S->O            1   0.464   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<17> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<18> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<19> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<20> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<21> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<22> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<23> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<24> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<25> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<26> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<27> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<28> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<29> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<30> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<31> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<32> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<33> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<34> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<35> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<36> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<37> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<38> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<39> (GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_cy<39>)
     XORCY:CI->O           1   0.804   0.595  GREEN/alu/Mmult__old_temp2_4_submult_10_Madd_xor<40> (GREEN/alu/Mmult__old_temp2_4_submult_1_40)
     LUT2:I0->O            1   0.704   0.000  GREEN/alu/Mmult__old_temp2_40_Madd_lut<57> (GREEN/alu/Mmult__old_temp2_40_Madd_lut<57>)
     MUXCY:S->O            1   0.464   0.000  GREEN/alu/Mmult__old_temp2_40_Madd_cy<57> (GREEN/alu/Mmult__old_temp2_40_Madd_cy<57>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_40_Madd_cy<58> (GREEN/alu/Mmult__old_temp2_40_Madd_cy<58>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_40_Madd_cy<59> (GREEN/alu/Mmult__old_temp2_40_Madd_cy<59>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_40_Madd_cy<60> (GREEN/alu/Mmult__old_temp2_40_Madd_cy<60>)
     MUXCY:CI->O           1   0.059   0.000  GREEN/alu/Mmult__old_temp2_40_Madd_cy<61> (GREEN/alu/Mmult__old_temp2_40_Madd_cy<61>)
     XORCY:CI->O           3   0.804   0.610  GREEN/alu/Mmult__old_temp2_40_Madd_xor<62> (GREEN/alu/_old_temp2_4<62>)
     LUT2:I1->O            1   0.704   0.000  GREEN/alu/Madd__old_temp1_5_lut<62> (GREEN/alu/Madd__old_temp1_5_lut<62>)
     MUXCY:S->O            0   0.464   0.000  GREEN/alu/Madd__old_temp1_5_cy<62> (GREEN/alu/Madd__old_temp1_5_cy<62>)
     XORCY:CI->O           1   0.804   0.499  GREEN/alu/Madd__old_temp1_5_xor<63> (GREEN/alu/_old_temp1_5<63>)
     LUT2_L:I1->LO         1   0.704   0.104  GREEN/alu/ALUResult2<31>19 (GREEN/alu/ALUResult2<31>19)
     LUT4:I3->O            1   0.704   0.000  GREEN/alu/ALUResult2<31>22 (GREEN/ALUResult2<31>)
     FDRE:D                    0.308          GREEN/hilo/HI_31
    ----------------------------------------
    Total                     27.971ns (19.558ns logic, 8.413ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              3.411ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       RED/ProgCntr/PCResult_0 (FF)
  Destination Clock: Clk rising

  Data Path: Reset to RED/ProgCntr/PCResult_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   1.218   1.282  Reset_IBUF (Reset_IBUF)
     FDRE:R                    0.911          RED/ProgCntr/PCResult_0
    ----------------------------------------
    Total                      3.411ns (2.129ns logic, 1.282ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            BLUE/registers/RegisterFile_16_31 (FF)
  Destination:       o1<31> (PAD)
  Source Clock:      Clk rising

  Data Path: BLUE/registers/RegisterFile_16_31 to o1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  BLUE/registers/RegisterFile_16_31 (BLUE/registers/RegisterFile_16_31)
     OBUF:I->O                 3.272          o1_31_OBUF (o1<31>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 34.32 secs
 
--> 

Total memory usage is 360628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  142 (   0 filtered)
Number of infos    :   38 (   0 filtered)

