
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003618                       # Number of seconds simulated
sim_ticks                                  3618165135                       # Number of ticks simulated
final_tick                               531628944435                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156027                       # Simulator instruction rate (inst/s)
host_op_rate                                   197491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 279487                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887344                       # Number of bytes of host memory used
host_seconds                                 12945.73                       # Real time elapsed on the host
sim_insts                                  2019878731                       # Number of instructions simulated
sim_ops                                    2556661185                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       219776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       344576                       # Number of bytes read from this memory
system.physmem.bytes_read::total               575360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       229248                       # Number of bytes written to this memory
system.physmem.bytes_written::total            229248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1717                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2692                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4495                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1791                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1791                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1450459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60742391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1591967                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     95235012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               159019829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1450459                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1591967                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3042426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          63360292                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               63360292                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          63360292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1450459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60742391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1591967                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     95235012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              222380121                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8676656                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191766                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598943                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211454                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1333195                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242275                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340727                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9357                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3285628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17429990                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191766                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583002                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3652752                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1138781                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        565967                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611832                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8428576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.561842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.366449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4775824     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254477      3.02%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265892      3.15%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419896      4.98%     67.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197296      2.34%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282185      3.35%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189208      2.24%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          139008      1.65%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1904790     22.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8428576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367857                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.008837                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3460060                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       520720                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3495270                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29481                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923034                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542693                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1196                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20823692                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4455                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923034                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3634811                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         105360                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       188768                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3348146                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       228447                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20074638                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        132626                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28102019                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93594195                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93594195                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10941568                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3462                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           596428                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1866254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       965443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10423                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       354876                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18817819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14950964                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26745                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6476918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19987647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8428576                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.773842                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.927241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2960113     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1806758     21.44%     56.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1201487     14.25%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       797713      9.46%     80.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       727095      8.63%     88.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       408704      4.85%     93.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       367980      4.37%     98.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81495      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77231      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8428576                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112806     78.07%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15883     10.99%     89.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15802     10.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12478317     83.46%     83.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198729      1.33%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483984      9.93%     94.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       788246      5.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14950964                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723125                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144491                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009664                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38501735                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25298340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14525111                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15095455                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21282                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       743179                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       254631                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923034                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63257                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12419                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18821296                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1866254                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       965443                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1760                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245963                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14680701                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1384234                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       270258                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145215                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086919                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760981                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691977                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14536200                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14525111                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9534159                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27105827                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674045                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351738                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6508946                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213292                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7505542                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.640436                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2911187     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2106002     28.06%     66.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837011     11.15%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       421248      5.61%     83.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       388631      5.18%     88.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178368      2.38%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191864      2.56%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98803      1.32%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372428      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7505542                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372428                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25954252                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38566697                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 248080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.867666                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.867666                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.152518                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.152518                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65918746                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20139057                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19172639                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8676656                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3025833                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2464409                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       203085                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1252867                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1171747                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320769                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9013                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3022515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16712944                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3025833                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1492516                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3679208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1091655                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        750941                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1480050                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86224                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8337403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.480364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4658195     55.87%     55.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          321713      3.86%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          262221      3.15%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          631418      7.57%     70.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          169326      2.03%     72.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          228738      2.74%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          157505      1.89%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           92931      1.11%     78.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1815356     21.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8337403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348733                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.926196                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3154492                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       737345                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3538732                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22397                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        884436                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       513738                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          342                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20024362                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1687                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        884436                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3384627                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         113492                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       290484                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3326313                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       338042                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19319639                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          391                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135483                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109781                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27010363                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90217805                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90217805                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16578052                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10432186                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4123                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2503                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           946309                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1816867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943774                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19227                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       276524                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18239796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4130                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14476039                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29875                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6274303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19314739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          824                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8337403                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.736277                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895600                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2998759     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1769838     21.23%     57.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1122033     13.46%     70.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       851075     10.21%     80.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       744359      8.93%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       384835      4.62%     94.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       329827      3.96%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65079      0.78%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71598      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8337403                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85786     69.47%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18796     15.22%     84.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18905     15.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12027290     83.08%     83.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       201910      1.39%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1616      0.01%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1448259     10.00%     94.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       796964      5.51%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14476039                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.668389                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             123489                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008531                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37442843                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24518416                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14102999                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14599528                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55219                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       718345                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239380                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        884436                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63344                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8085                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18243926                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42204                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1816867                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943774                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2482                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          193                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115704                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       238773                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14245455                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1356318                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       230582                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2132215                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2006051                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775897                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.641814                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14112969                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14102999                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9171912                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26061102                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.625396                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351939                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9715549                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11941581                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6302340                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206453                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7452967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138860                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2971399     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2029161     27.23%     67.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       820815     11.01%     78.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       471031      6.32%     84.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       374776      5.03%     89.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156455      2.10%     91.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183486      2.46%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        91350      1.23%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       354494      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7452967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9715549                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11941581                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1802906                       # Number of memory references committed
system.switch_cpus1.commit.loads              1098516                       # Number of loads committed
system.switch_cpus1.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1712909                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10763131                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243475                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       354494                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25342225                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37372935                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 339253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9715549                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11941581                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9715549                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.893069                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.893069                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.119734                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.119734                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64098870                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19471754                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18465620                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3302                       # number of misc regfile writes
system.l20.replacements                          1760                       # number of replacements
system.l20.tagsinuse                      1022.814741                       # Cycle average of tags in use
system.l20.total_refs                           49661                       # Total number of references to valid blocks.
system.l20.sampled_refs                          2784                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.838003                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.844374                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    16.363577                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   548.074531                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           448.532259                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.015980                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.535229                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.438020                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998843                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2614                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2616                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             919                       # number of Writeback hits
system.l20.Writeback_hits::total                  919                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2666                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2668                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2666                       # number of overall hits
system.l20.overall_hits::total                   2668                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1717                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1758                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1717                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1758                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1717                       # number of overall misses
system.l20.overall_misses::total                 1758                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5414304                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    156373898                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      161788202                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5414304                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    156373898                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       161788202                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5414304                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    156373898                       # number of overall miss cycles
system.l20.overall_miss_latency::total      161788202                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4331                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4374                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          919                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              919                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4383                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4426                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4383                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4426                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.396444                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.401920                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.391741                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.397198                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.391741                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.397198                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 132056.195122                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91073.906814                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92029.693970                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 132056.195122                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91073.906814                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92029.693970                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 132056.195122                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91073.906814                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92029.693970                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 596                       # number of writebacks
system.l20.writebacks::total                      596                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1717                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1758                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1717                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1758                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1717                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1758                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5111288                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    143575311                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    148686599                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5111288                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    143575311                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    148686599                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5111288                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    143575311                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    148686599                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.396444                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.401920                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.391741                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.397198                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.391741                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.397198                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124665.560976                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83619.866628                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84577.132537                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124665.560976                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83619.866628                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84577.132537                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124665.560976                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83619.866628                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84577.132537                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2747                       # number of replacements
system.l21.tagsinuse                      1022.998502                       # Cycle average of tags in use
system.l21.total_refs                           33764                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3767                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.963101                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           17.580703                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.232348                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   698.018985                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           296.166466                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017169                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.010969                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.681659                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.289225                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999022                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2796                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2797                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1772                       # number of Writeback hits
system.l21.Writeback_hits::total                 1772                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   53                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2849                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2850                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2849                       # number of overall hits
system.l21.overall_hits::total                   2850                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2690                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2735                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2692                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2737                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2692                       # number of overall misses
system.l21.overall_misses::total                 2737                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5247526                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    233477429                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      238724955                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       113039                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       113039                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5247526                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    233590468                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       238837994                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5247526                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    233590468                       # number of overall miss cycles
system.l21.overall_miss_latency::total      238837994                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5486                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5532                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1772                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1772                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           55                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               55                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5541                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5587                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5541                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5587                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.978261                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.490339                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.494396                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.036364                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.036364                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.978261                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.485833                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.489887                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.978261                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.485833                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.489887                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 116611.688889                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 86794.583271                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 87285.175503                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 56519.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 56519.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 116611.688889                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 86772.090639                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 87262.694191                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 116611.688889                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 86772.090639                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 87262.694191                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1195                       # number of writebacks
system.l21.writebacks::total                     1195                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2690                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2735                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2692                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2737                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2692                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2737                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4901965                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    212467979                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    217369944                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        96879                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        96879                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4901965                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    212564858                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    217466823                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4901965                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    212564858                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    217466823                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.490339                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.494396                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.036364                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.036364                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.978261                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.485833                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.489887                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.978261                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.485833                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.489887                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 108932.555556                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78984.378810                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 79477.127605                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 48439.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 48439.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 108932.555556                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 78961.685736                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 79454.447570                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 108932.555556                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 78961.685736                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 79454.447570                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               500.832106                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620590                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1983407.108911                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.832106                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.802616                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611775                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611775                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611775                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7763695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7763695                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7763695                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7763695                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7763695                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7763695                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611832                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611832                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611832                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611832                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611832                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611832                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 136205.175439                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136205.175439                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 136205.175439                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136205.175439                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 136205.175439                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136205.175439                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5578439                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5578439                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5578439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5578439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5578439                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5578439                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129731.139535                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129731.139535                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129731.139535                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129731.139535                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129731.139535                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129731.139535                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4383                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341320                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4639                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33054.822160                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.800317                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.199683                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862501                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137499                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790941                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790941                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790941                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790941                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11102                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11102                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11102                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11102                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    639829482                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    639829482                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5297517                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5297517                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    645126999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    645126999                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    645126999                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    645126999                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094680                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094680                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802043                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802043                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802043                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802043                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009990                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009990                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006161                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006161                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006161                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006161                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 58506.719276                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58506.719276                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31912.753012                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31912.753012                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 58109.079355                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58109.079355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 58109.079355                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58109.079355                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          919                       # number of writebacks
system.cpu0.dcache.writebacks::total              919                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6605                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6719                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4331                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4383                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    180060760                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    180060760                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1145622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1145622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    181206382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    181206382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    181206382                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    181206382                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41574.869545                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41574.869545                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22031.192308                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22031.192308                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41343.002966                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41343.002966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41343.002966                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41343.002966                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               516.700562                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001651976                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1926253.800000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.700562                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068430                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828046                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1479987                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1479987                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1479987                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1479987                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1479987                       # number of overall hits
system.cpu1.icache.overall_hits::total        1479987                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7034718                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7034718                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7034718                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7034718                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7034718                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7034718                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1480050                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1480050                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1480050                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1480050                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1480050                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1480050                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 111662.190476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 111662.190476                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 111662.190476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 111662.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 111662.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 111662.190476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5368889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5368889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5368889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5368889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5368889                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5368889                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116714.978261                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 116714.978261                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 116714.978261                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 116714.978261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 116714.978261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 116714.978261                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5541                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157677381                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5797                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27199.824219                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.534975                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.465025                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.877090                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.122910                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1029780                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1029780                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       700396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        700396                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1868                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1868                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1651                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1651                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1730176                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1730176                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1730176                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1730176                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14193                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14193                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          518                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          518                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14711                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14711                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14711                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14711                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    925848819                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    925848819                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     36762473                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36762473                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    962611292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    962611292                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    962611292                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    962611292                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1043973                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1043973                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       700914                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       700914                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1868                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1651                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1744887                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1744887                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1744887                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1744887                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013595                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013595                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000739                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000739                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008431                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008431                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008431                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008431                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 65232.778060                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65232.778060                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70970.025097                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70970.025097                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65434.796547                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65434.796547                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65434.796547                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65434.796547                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        38420                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        38420                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1772                       # number of writebacks
system.cpu1.dcache.writebacks::total             1772                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8707                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8707                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          463                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          463                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9170                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9170                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9170                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9170                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5486                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5486                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5541                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5541                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    262398678                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    262398678                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1333484                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1333484                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    263732162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    263732162                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    263732162                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    263732162                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005255                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005255                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003176                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47830.601167                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47830.601167                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24245.163636                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24245.163636                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 47596.491969                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47596.491969                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 47596.491969                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47596.491969                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
