-- Project:   Platform Control Firmware
-- Generated: 04/28/2017 08:59:59
-- PSoC Creator  4.0 Update 1

ENTITY \Platform Control Firmware\ IS
    PORT(
        ESP07_Rx(0)_PAD : IN std_ulogic;
        ESP07_Tx(0)_PAD : OUT std_ulogic;
        FT232_Rx(0)_PAD : IN std_ulogic;
        FT232_Tx(0)_PAD : OUT std_ulogic;
        Motor_Left_Front_PWM(0)_PAD : OUT std_ulogic;
        FT232_Detect(0)_PAD : IN std_ulogic;
        Onboard_LED(0)_PAD : OUT std_ulogic;
        I2C_SDA(0)_PAD : INOUT std_ulogic;
        I2C_SCL(0)_PAD : INOUT std_ulogic;
        RF_Enable(0)_PAD : IN std_ulogic;
        RX_PWM_Left(0)_PAD : IN std_ulogic;
        RX_PWM_Right(0)_PAD : IN std_ulogic;
        Motor_Left_Rear_PWM(0)_PAD : OUT std_ulogic;
        Motor_Right_Front_PWM(0)_PAD : OUT std_ulogic;
        Motor_Right_Rear_PWM(0)_PAD : OUT std_ulogic;
        Motor_Left_Front_Input1(0)_PAD : OUT std_ulogic;
        Motor_Left_Front_Input2(0)_PAD : OUT std_ulogic;
        Motor_Left_Rear_Input1(0)_PAD : OUT std_ulogic;
        Motor_Left_Rear_Input2(0)_PAD : OUT std_ulogic;
        Motor_Right_Front_Input1(0)_PAD : OUT std_ulogic;
        Motor_Right_Front_Input2(0)_PAD : OUT std_ulogic;
        Motor_Right_Rear_Input1(0)_PAD : OUT std_ulogic;
        Motor_Right_Rear_Input2(0)_PAD : OUT std_ulogic;
        Decoder_Left_A(0)_PAD : IN std_ulogic;
        Decoder_Right_A(0)_PAD : IN std_ulogic;
        Decoder_Left_B(0)_PAD : IN std_ulogic;
        Decoder_Right_B(0)_PAD : IN std_ulogic;
        GPS_Rx(0)_PAD : IN std_ulogic;
        GPS_Tx(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 3.3e0;
END \Platform Control Firmware\;

ARCHITECTURE __DEFAULT__ OF \Platform Control Firmware\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Decoder_Left_A(0)__PA : bit;
    SIGNAL Decoder_Left_B(0)__PA : bit;
    SIGNAL Decoder_Right_A(0)__PA : bit;
    SIGNAL Decoder_Right_B(0)__PA : bit;
    SIGNAL ESP07_Rx(0)__PA : bit;
    SIGNAL ESP07_Tx(0)__PA : bit;
    SIGNAL FT232_Detect(0)__PA : bit;
    SIGNAL FT232_Rx(0)__PA : bit;
    SIGNAL FT232_Tx(0)__PA : bit;
    SIGNAL GPS_Rx(0)__PA : bit;
    SIGNAL GPS_Tx(0)__PA : bit;
    SIGNAL I2C_SCL(0)__PA : bit;
    SIGNAL I2C_SDA(0)__PA : bit;
    SIGNAL MODIN10_0 : bit;
    SIGNAL MODIN10_1 : bit;
    SIGNAL MODIN1_0 : bit;
    SIGNAL MODIN1_1 : bit;
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    SIGNAL MODIN5_1 : bit;
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL MODIN9_0 : bit;
    SIGNAL MODIN9_1 : bit;
    SIGNAL Motor_Left_Front_Input1(0)__PA : bit;
    SIGNAL Motor_Left_Front_Input2(0)__PA : bit;
    SIGNAL Motor_Left_Front_PWM(0)__PA : bit;
    SIGNAL Motor_Left_Rear_Input1(0)__PA : bit;
    SIGNAL Motor_Left_Rear_Input2(0)__PA : bit;
    SIGNAL Motor_Left_Rear_PWM(0)__PA : bit;
    SIGNAL Motor_Right_Front_Input1(0)__PA : bit;
    SIGNAL Motor_Right_Front_Input2(0)__PA : bit;
    SIGNAL Motor_Right_Front_PWM(0)__PA : bit;
    SIGNAL Motor_Right_Rear_Input1(0)__PA : bit;
    SIGNAL Motor_Right_Rear_Input2(0)__PA : bit;
    SIGNAL Motor_Right_Rear_PWM(0)__PA : bit;
    SIGNAL Net_1017 : bit;
    SIGNAL Net_1030 : bit;
    SIGNAL Net_1093 : bit;
    SIGNAL Net_1097 : bit;
    SIGNAL Net_1108 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1108 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1108 : SIGNAL IS true;
    SIGNAL Net_1108_local : bit;
    SIGNAL Net_1114 : bit;
    SIGNAL Net_1126 : bit;
    SIGNAL Net_1131 : bit;
    SIGNAL Net_1153 : bit;
    SIGNAL Net_1154 : bit;
    SIGNAL Net_1156 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1156 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1156 : SIGNAL IS true;
    SIGNAL Net_1156_local : bit;
    SIGNAL Net_1157 : bit;
    SIGNAL Net_1158 : bit;
    SIGNAL Net_1159 : bit;
    SIGNAL Net_1162 : bit;
    SIGNAL Net_1218 : bit;
    SIGNAL Net_1225 : bit;
    SIGNAL Net_1230 : bit;
    SIGNAL Net_1240 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1240 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1240 : SIGNAL IS true;
    SIGNAL Net_1240_local : bit;
    SIGNAL Net_2 : bit;
    SIGNAL Net_20 : bit;
    SIGNAL Net_27 : bit;
    SIGNAL Net_28 : bit;
    SIGNAL Net_287 : bit;
    SIGNAL Net_426 : bit;
    SIGNAL Net_428 : bit;
    SIGNAL Net_506 : bit;
    ATTRIBUTE global_signal OF Net_506 : SIGNAL IS true;
    SIGNAL Net_506_local : bit;
    SIGNAL Net_556 : bit;
    SIGNAL Net_582 : bit;
    SIGNAL Net_6 : bit;
    ATTRIBUTE GROUND OF Net_6 : SIGNAL IS true;
    SIGNAL Net_619 : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_990 : bit;
    SIGNAL Net_991 : bit;
    SIGNAL Net_992 : bit;
    SIGNAL Net_993 : bit;
    SIGNAL Net_994 : bit;
    SIGNAL Net_995 : bit;
    SIGNAL Net_996 : bit;
    SIGNAL Net_997 : bit;
    SIGNAL Onboard_LED(0)__PA : bit;
    SIGNAL RF_Enable(0)__PA : bit;
    SIGNAL RX_PWM_Left(0)__PA : bit;
    SIGNAL RX_PWM_Right(0)__PA : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \Decoder_Left:Net_1203\ : bit;
    SIGNAL \Decoder_Left:Net_1251\ : bit;
    SIGNAL \Decoder_Left:Net_1251_split\ : bit;
    SIGNAL \Decoder_Left:Net_1260\ : bit;
    SIGNAL \Decoder_Left:Net_1275\ : bit;
    SIGNAL \Decoder_Left:Net_530\ : bit;
    SIGNAL \Decoder_Left:Net_611\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:error\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:state_0\ : bit;
    SIGNAL \Decoder_Left:bQuadDec:state_1\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_0\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_1\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_2\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_3\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_4\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_5\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_6\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_7\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:count_enable\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:overflow\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:prevCompare\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:reload\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_0\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_1\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_2\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_3\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_5\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_6\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\ : bit;
    SIGNAL \Decoder_Right:Net_1203\ : bit;
    SIGNAL \Decoder_Right:Net_1251\ : bit;
    SIGNAL \Decoder_Right:Net_1251_split\ : bit;
    SIGNAL \Decoder_Right:Net_1260\ : bit;
    SIGNAL \Decoder_Right:Net_1275\ : bit;
    SIGNAL \Decoder_Right:Net_530\ : bit;
    SIGNAL \Decoder_Right:Net_611\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:error\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:quad_A_delayed_0\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:quad_A_delayed_1\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:quad_A_delayed_2\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:quad_A_filt\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:quad_B_delayed_0\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:quad_B_delayed_1\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:quad_B_delayed_2\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:quad_B_filt\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:state_0\ : bit;
    SIGNAL \Decoder_Right:bQuadDec:state_1\ : bit;
    SIGNAL \Direction_Left_Front:control_2\ : bit;
    SIGNAL \Direction_Left_Front:control_3\ : bit;
    SIGNAL \Direction_Left_Front:control_4\ : bit;
    SIGNAL \Direction_Left_Front:control_5\ : bit;
    SIGNAL \Direction_Left_Front:control_6\ : bit;
    SIGNAL \Direction_Left_Front:control_7\ : bit;
    SIGNAL \Direction_Left_Rear:control_2\ : bit;
    SIGNAL \Direction_Left_Rear:control_3\ : bit;
    SIGNAL \Direction_Left_Rear:control_4\ : bit;
    SIGNAL \Direction_Left_Rear:control_5\ : bit;
    SIGNAL \Direction_Left_Rear:control_6\ : bit;
    SIGNAL \Direction_Left_Rear:control_7\ : bit;
    SIGNAL \Direction_Right_Front:control_2\ : bit;
    SIGNAL \Direction_Right_Front:control_3\ : bit;
    SIGNAL \Direction_Right_Front:control_4\ : bit;
    SIGNAL \Direction_Right_Front:control_5\ : bit;
    SIGNAL \Direction_Right_Front:control_6\ : bit;
    SIGNAL \Direction_Right_Front:control_7\ : bit;
    SIGNAL \Direction_Right_Rear:control_2\ : bit;
    SIGNAL \Direction_Right_Rear:control_3\ : bit;
    SIGNAL \Direction_Right_Rear:control_4\ : bit;
    SIGNAL \Direction_Right_Rear:control_5\ : bit;
    SIGNAL \Direction_Right_Rear:control_6\ : bit;
    SIGNAL \Direction_Right_Rear:control_7\ : bit;
    SIGNAL \ESP07_UART:BUART:counter_load_not\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_count_0\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_count_1\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_count_2\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_counter_load\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_last\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_load_fifo\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_postpoll\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_state_0\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_state_2\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_state_3\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_status_3\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_status_4\ : bit;
    SIGNAL \ESP07_UART:BUART:rx_status_5\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_bitclk\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_state_0\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_state_1\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_state_2\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_status_0\ : bit;
    SIGNAL \ESP07_UART:BUART:tx_status_2\ : bit;
    SIGNAL \ESP07_UART:BUART:txn\ : bit;
    SIGNAL \ESP07_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \ESP07_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ESP07_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \ESP07_UART:Net_9_local\ : bit;
    SIGNAL \FT232_UART:BUART:counter_load_not\ : bit;
    SIGNAL \FT232_UART:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \FT232_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \FT232_UART:BUART:rx_count_0\ : bit;
    SIGNAL \FT232_UART:BUART:rx_count_1\ : bit;
    SIGNAL \FT232_UART:BUART:rx_count_2\ : bit;
    SIGNAL \FT232_UART:BUART:rx_counter_load\ : bit;
    SIGNAL \FT232_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \FT232_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \FT232_UART:BUART:rx_last\ : bit;
    SIGNAL \FT232_UART:BUART:rx_load_fifo\ : bit;
    SIGNAL \FT232_UART:BUART:rx_postpoll\ : bit;
    SIGNAL \FT232_UART:BUART:rx_state_0\ : bit;
    SIGNAL \FT232_UART:BUART:rx_state_2\ : bit;
    SIGNAL \FT232_UART:BUART:rx_state_3\ : bit;
    SIGNAL \FT232_UART:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \FT232_UART:BUART:rx_status_3\ : bit;
    SIGNAL \FT232_UART:BUART:rx_status_4\ : bit;
    SIGNAL \FT232_UART:BUART:rx_status_5\ : bit;
    SIGNAL \FT232_UART:BUART:tx_bitclk\ : bit;
    SIGNAL \FT232_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \FT232_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \FT232_UART:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \FT232_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \FT232_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \FT232_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \FT232_UART:BUART:tx_state_0\ : bit;
    SIGNAL \FT232_UART:BUART:tx_state_1\ : bit;
    SIGNAL \FT232_UART:BUART:tx_state_2\ : bit;
    SIGNAL \FT232_UART:BUART:tx_status_0\ : bit;
    SIGNAL \FT232_UART:BUART:tx_status_2\ : bit;
    SIGNAL \FT232_UART:BUART:txn\ : bit;
    SIGNAL \FT232_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \FT232_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \FT232_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \FT232_UART:Net_9_local\ : bit;
    SIGNAL \GPS_UART:BUART:counter_load_not\ : bit;
    SIGNAL \GPS_UART:BUART:pollcount_0\ : bit;
    SIGNAL \GPS_UART:BUART:pollcount_1\ : bit;
    SIGNAL \GPS_UART:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \GPS_UART:BUART:rx_count7_tc\ : bit;
    SIGNAL \GPS_UART:BUART:rx_count_0\ : bit;
    SIGNAL \GPS_UART:BUART:rx_count_1\ : bit;
    SIGNAL \GPS_UART:BUART:rx_count_2\ : bit;
    SIGNAL \GPS_UART:BUART:rx_count_3\ : bit;
    SIGNAL \GPS_UART:BUART:rx_count_4\ : bit;
    SIGNAL \GPS_UART:BUART:rx_count_5\ : bit;
    SIGNAL \GPS_UART:BUART:rx_count_6\ : bit;
    SIGNAL \GPS_UART:BUART:rx_counter_load\ : bit;
    SIGNAL \GPS_UART:BUART:rx_fifofull\ : bit;
    SIGNAL \GPS_UART:BUART:rx_fifonotempty\ : bit;
    SIGNAL \GPS_UART:BUART:rx_last\ : bit;
    SIGNAL \GPS_UART:BUART:rx_load_fifo\ : bit;
    SIGNAL \GPS_UART:BUART:rx_postpoll\ : bit;
    SIGNAL \GPS_UART:BUART:rx_state_0\ : bit;
    SIGNAL \GPS_UART:BUART:rx_state_2\ : bit;
    SIGNAL \GPS_UART:BUART:rx_state_3\ : bit;
    SIGNAL \GPS_UART:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \GPS_UART:BUART:rx_status_3\ : bit;
    SIGNAL \GPS_UART:BUART:rx_status_4\ : bit;
    SIGNAL \GPS_UART:BUART:rx_status_5\ : bit;
    SIGNAL \GPS_UART:BUART:tx_bitclk\ : bit;
    SIGNAL \GPS_UART:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \GPS_UART:BUART:tx_counter_dp\ : bit;
    SIGNAL \GPS_UART:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \GPS_UART:BUART:tx_fifo_empty\ : bit;
    SIGNAL \GPS_UART:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \GPS_UART:BUART:tx_shift_out\ : bit;
    SIGNAL \GPS_UART:BUART:tx_state_0\ : bit;
    SIGNAL \GPS_UART:BUART:tx_state_1\ : bit;
    SIGNAL \GPS_UART:BUART:tx_state_2\ : bit;
    SIGNAL \GPS_UART:BUART:tx_status_0\ : bit;
    SIGNAL \GPS_UART:BUART:tx_status_2\ : bit;
    SIGNAL \GPS_UART:BUART:txn\ : bit;
    SIGNAL \GPS_UART:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \GPS_UART:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \GPS_UART:Net_9\ : SIGNAL IS true;
    SIGNAL \GPS_UART:Net_9_local\ : bit;
    SIGNAL \I2C:Net_1109_0\ : bit;
    SIGNAL \I2C:Net_1109_1\ : bit;
    SIGNAL \I2C:Net_643_0\ : bit;
    SIGNAL \I2C:Net_697\ : bit;
    SIGNAL \I2C:sda_x_wire\ : bit;
    SIGNAL \PWM_Left_Front:Net_54\ : bit;
    SIGNAL \PWM_Left_Front:Net_63\ : bit;
    SIGNAL \PWM_Left_Rear:Net_54\ : bit;
    SIGNAL \PWM_Left_Rear:Net_63\ : bit;
    SIGNAL \PWM_Right_Front:Net_54\ : bit;
    SIGNAL \PWM_Right_Front:Net_63\ : bit;
    SIGNAL \PWM_Right_Rear:Net_54\ : bit;
    SIGNAL \PWM_Right_Rear:Net_63\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE soft OF \Timer_Channel_Left:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Timer_Channel_Left:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:capture_last\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:status_tc\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE soft OF \Timer_Channel_Right:TimerUDB:capt_fifo_load\ : SIGNAL IS 1;
    SIGNAL \Timer_Channel_Right:TimerUDB:capt_int_temp\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:capture_last\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:int_capt_count_0\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:int_capt_count_1\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:per_zero\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:status_tc\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_4__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF ESP07_Rx(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF ESP07_Rx(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF ESP07_Tx(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF ESP07_Tx(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF FT232_Rx(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF FT232_Rx(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF FT232_Tx(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF FT232_Tx(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Motor_Left_Front_PWM(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Motor_Left_Front_PWM(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF FT232_Detect(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF FT232_Detect(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Onboard_LED(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Onboard_LED(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF I2C_SDA(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF I2C_SDA(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF I2C_SCL(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF I2C_SCL(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF RF_Enable(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF RF_Enable(0) : LABEL IS "P12[2]";
    ATTRIBUTE lib_model OF RX_PWM_Left(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF RX_PWM_Left(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF RX_PWM_Right(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF RX_PWM_Right(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Motor_Left_Rear_PWM(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Motor_Left_Rear_PWM(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Motor_Right_Front_PWM(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Motor_Right_Front_PWM(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Motor_Right_Rear_PWM(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Motor_Right_Rear_PWM(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF Motor_Left_Front_Input1(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Motor_Left_Front_Input1(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Motor_Left_Front_Input2(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Motor_Left_Front_Input2(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Motor_Left_Rear_Input1(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Motor_Left_Rear_Input1(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF Motor_Left_Rear_Input2(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Motor_Left_Rear_Input2(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Motor_Right_Front_Input1(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Motor_Right_Front_Input1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Motor_Right_Front_Input2(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Motor_Right_Front_Input2(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Motor_Right_Rear_Input1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Motor_Right_Rear_Input1(0) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF Motor_Right_Rear_Input2(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Motor_Right_Rear_Input2(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF Decoder_Left_A(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Decoder_Left_A(0) : LABEL IS "P15[2]";
    ATTRIBUTE lib_model OF Decoder_Right_A(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Decoder_Right_A(0) : LABEL IS "P15[1]";
    ATTRIBUTE lib_model OF Decoder_Left_B(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Decoder_Left_B(0) : LABEL IS "P15[3]";
    ATTRIBUTE lib_model OF Decoder_Right_B(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Decoder_Right_B(0) : LABEL IS "P15[0]";
    ATTRIBUTE lib_model OF GPS_Rx(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF GPS_Rx(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF GPS_Tx(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF GPS_Tx(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF Net_2 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_postpoll\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:counter_load_not\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:tx_status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:tx_status_2\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_counter_load\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_postpoll\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_status_4\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_status_5\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF Net_426 : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \Timer_Channel_Left:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \Timer_Channel_Left:TimerUDB:status_tc\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:status_tc\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \Decoder_Left:Net_530\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \Decoder_Left:Net_611\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:reload\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:status_0\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:status_2\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:status_3\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:count_enable\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \Decoder_Right:Net_530\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \Decoder_Right:Net_611\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF Net_1218 : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:counter_load_not\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:tx_status_0\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:tx_status_2\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_counter_load\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_postpoll\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_status_4\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_status_5\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \Timer_Channel_Left:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \Direction_Right_Rear:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \Direction_Left_Rear:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \Direction_Left_Front:Sync:ctrl_reg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \Direction_Right_Front:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell7";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:Stsreg\ : LABEL IS "statusicell8";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell8";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell9";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell14";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:quad_A_delayed_0\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:quad_A_delayed_1\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:quad_A_delayed_2\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:quad_B_delayed_0\ : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:quad_B_delayed_1\ : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:quad_B_delayed_2\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:Stsreg\ : LABEL IS "statusicell10";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell16";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:sTX:TxSts\ : LABEL IS "statusicell11";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell17";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:sRX:RxSts\ : LABEL IS "statusicell12";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:txn\ : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:tx_state_1\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:tx_state_0\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:tx_state_2\ : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:tx_bitclk\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_state_0\ : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_state_3\ : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_state_2\ : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_status_3\ : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF \ESP07_UART:BUART:rx_last\ : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:txn\ : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:tx_state_1\ : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:tx_state_0\ : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:tx_state_2\ : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:tx_bitclk\ : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_state_0\ : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_state_3\ : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_state_2\ : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_status_3\ : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF \FT232_UART:BUART:rx_last\ : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF \Timer_Channel_Left:TimerUDB:capture_last\ : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF MODIN9_1 : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF MODIN9_0 : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF \Timer_Channel_Left:TimerUDB:capt_int_temp\ : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:capture_last\ : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF \Timer_Channel_Right:TimerUDB:capt_int_temp\ : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF \Decoder_Left:Net_1251\ : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF \Decoder_Left:Net_1275\ : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF \Decoder_Left:Net_1251_split\ : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF \Decoder_Left:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF \Decoder_Left:Net_1203\ : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:quad_A_filt\ : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:quad_B_filt\ : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF \Decoder_Left:Net_1260\ : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:error\ : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:state_1\ : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF \Decoder_Left:bQuadDec:state_0\ : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF \Decoder_Right:Net_1251\ : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF \Decoder_Right:Net_1275\ : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:prevCompare\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \Decoder_Right:Net_1251_split\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF \Decoder_Right:Cnt16:CounterUDB:count_stored_i\ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \Decoder_Right:Net_1203\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:quad_A_filt\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:quad_B_filt\ : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF \Decoder_Right:Net_1260\ : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:error\ : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:state_1\ : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF \Decoder_Right:bQuadDec:state_0\ : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:txn\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:tx_state_1\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:tx_state_0\ : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:tx_state_2\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:tx_bitclk\ : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell129";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_state_0\ : LABEL IS "macrocell130";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_load_fifo\ : LABEL IS "macrocell131";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_state_3\ : LABEL IS "macrocell132";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_state_2\ : LABEL IS "macrocell133";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_bitclk_enable\ : LABEL IS "macrocell134";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell135";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:pollcount_1\ : LABEL IS "macrocell136";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:pollcount_0\ : LABEL IS "macrocell137";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_status_3\ : LABEL IS "macrocell138";
    ATTRIBUTE lib_model OF \GPS_UART:BUART:rx_last\ : LABEL IS "macrocell139";
    ATTRIBUTE lib_model OF Net_1114 : LABEL IS "macrocell140";
    ATTRIBUTE lib_model OF Net_1126 : LABEL IS "macrocell141";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_1156,
            dclk_0 => Net_1156_local,
            dclk_glb_1 => Net_1108,
            dclk_1 => Net_1108_local,
            dclk_glb_2 => \FT232_UART:Net_9\,
            dclk_2 => \FT232_UART:Net_9_local\,
            dclk_glb_3 => \ESP07_UART:Net_9\,
            dclk_3 => \ESP07_UART:Net_9_local\,
            dclk_glb_4 => Net_506,
            dclk_4 => Net_506_local,
            dclk_glb_5 => \GPS_UART:Net_9\,
            dclk_5 => \GPS_UART:Net_9_local\,
            dclk_glb_6 => Net_1240,
            dclk_6 => Net_1240_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_4 => \ClockBlock.dclk_glb_ff_4__sig\);

    ESP07_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    ESP07_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ESP07_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ESP07_Rx(0)__PA,
            oe => open,
            fb => Net_7,
            pad_in => ESP07_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ESP07_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ESP07_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ESP07_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ESP07_Tx(0)__PA,
            oe => open,
            pin_input => Net_2,
            pad_out => ESP07_Tx(0)_PAD,
            pad_in => ESP07_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FT232_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a4057ff5-c981-4bbb-9df1-135b123ec339",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    FT232_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FT232_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => FT232_Rx(0)__PA,
            oe => open,
            fb => Net_20,
            pad_in => FT232_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FT232_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f10f16d8-aec7-4b89-a9c9-c150d8c4f5e2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    FT232_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FT232_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => FT232_Tx(0)__PA,
            oe => open,
            pin_input => Net_426,
            pad_out => FT232_Tx(0)_PAD,
            pad_in => FT232_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Left_Front_PWM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Left_Front_PWM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Left_Front_PWM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Left_Front_PWM(0)__PA,
            oe => open,
            pin_input => Net_1131,
            pad_out => Motor_Left_Front_PWM(0)_PAD,
            pad_in => Motor_Left_Front_PWM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    FT232_Detect:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "ba5cd308-300e-4a45-91aa-e6f96705b52a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    FT232_Detect(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "FT232_Detect",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => FT232_Detect(0)__PA,
            oe => open,
            fb => Net_428,
            pad_in => FT232_Detect(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Onboard_LED:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3d3a77da-42ee-4e48-9cbf-76b4b12eb782",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Onboard_LED(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Onboard_LED",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Onboard_LED(0)__PA,
            oe => open,
            pad_in => Onboard_LED(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    I2C_SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2C_SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2C_SDA(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_1\,
            pin_input => \I2C:sda_x_wire\,
            pad_out => I2C_SDA(0)_PAD,
            pad_in => I2C_SDA(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    I2C_SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    I2C_SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "I2C_SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => I2C_SCL(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_0\,
            pin_input => \I2C:Net_643_0\,
            pad_out => I2C_SCL(0)_PAD,
            pad_in => I2C_SCL(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RF_Enable:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "9dcc410c-a81c-4855-aca1-fda71897c61c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RF_Enable(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RF_Enable",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RF_Enable(0)__PA,
            oe => open,
            fb => Net_1017,
            pad_in => RF_Enable(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RX_PWM_Left:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RX_PWM_Left(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RX_PWM_Left",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RX_PWM_Left(0)__PA,
            oe => open,
            fb => Net_1093,
            pad_in => RX_PWM_Left(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RX_PWM_Right:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8700fcbd-7198-4779-a514-994ac255f3c4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RX_PWM_Right(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RX_PWM_Right",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RX_PWM_Right(0)__PA,
            oe => open,
            fb => Net_1097,
            pad_in => RX_PWM_Right(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Left_Rear_PWM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "fc953dbd-dc0f-406c-a43a-2c8b38fa2cc7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Left_Rear_PWM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Left_Rear_PWM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Left_Rear_PWM(0)__PA,
            oe => open,
            pin_input => Net_556,
            pad_out => Motor_Left_Rear_PWM(0)_PAD,
            pad_in => Motor_Left_Rear_PWM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Right_Front_PWM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c9f7da1e-9ed7-4878-8473-0fb113a6e3a4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Right_Front_PWM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Right_Front_PWM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Right_Front_PWM(0)__PA,
            oe => open,
            pin_input => Net_582,
            pad_out => Motor_Right_Front_PWM(0)_PAD,
            pad_in => Motor_Right_Front_PWM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Right_Rear_PWM:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "85187827-40d8-41bf-a2ff-47a3759d64b6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Right_Rear_PWM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Right_Rear_PWM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Right_Rear_PWM(0)__PA,
            oe => open,
            pin_input => Net_619,
            pad_out => Motor_Right_Rear_PWM(0)_PAD,
            pad_in => Motor_Right_Rear_PWM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Left_Front_Input1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ae136a3c-d94d-4284-903a-8600749cd9ec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Left_Front_Input1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Left_Front_Input1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Left_Front_Input1(0)__PA,
            oe => open,
            pin_input => Net_990,
            pad_out => Motor_Left_Front_Input1(0)_PAD,
            pad_in => Motor_Left_Front_Input1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Left_Front_Input2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f338944c-a0af-4b08-aefc-3d566f374aa9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Left_Front_Input2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Left_Front_Input2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Left_Front_Input2(0)__PA,
            oe => open,
            pin_input => Net_991,
            pad_out => Motor_Left_Front_Input2(0)_PAD,
            pad_in => Motor_Left_Front_Input2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Left_Rear_Input1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9b71e173-155f-4d1f-9d24-49fc42560323",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Left_Rear_Input1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Left_Rear_Input1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Left_Rear_Input1(0)__PA,
            oe => open,
            pin_input => Net_992,
            pad_out => Motor_Left_Rear_Input1(0)_PAD,
            pad_in => Motor_Left_Rear_Input1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Left_Rear_Input2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cb65f8d2-72cf-4335-b17d-f1361245a53a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Left_Rear_Input2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Left_Rear_Input2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Left_Rear_Input2(0)__PA,
            oe => open,
            pin_input => Net_993,
            pad_out => Motor_Left_Rear_Input2(0)_PAD,
            pad_in => Motor_Left_Rear_Input2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Right_Front_Input1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c57dbd29-634a-49d8-ba5e-21502ff84485",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Right_Front_Input1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Right_Front_Input1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Right_Front_Input1(0)__PA,
            oe => open,
            pin_input => Net_994,
            pad_out => Motor_Right_Front_Input1(0)_PAD,
            pad_in => Motor_Right_Front_Input1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Right_Front_Input2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3f9252ec-3b2c-4724-9918-851b97ebceb4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Right_Front_Input2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Right_Front_Input2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Right_Front_Input2(0)__PA,
            oe => open,
            pin_input => Net_995,
            pad_out => Motor_Right_Front_Input2(0)_PAD,
            pad_in => Motor_Right_Front_Input2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Right_Rear_Input1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b176bea8-ebcd-479a-9309-d536c66aef60",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Right_Rear_Input1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Right_Rear_Input1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Right_Rear_Input1(0)__PA,
            oe => open,
            pin_input => Net_996,
            pad_out => Motor_Right_Rear_Input1(0)_PAD,
            pad_in => Motor_Right_Rear_Input1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Motor_Right_Rear_Input2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b4d5b429-7acf-48d1-be87-26ee85417a63",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Motor_Right_Rear_Input2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Motor_Right_Rear_Input2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Motor_Right_Rear_Input2(0)__PA,
            oe => open,
            pin_input => Net_997,
            pad_out => Motor_Right_Rear_Input2(0)_PAD,
            pad_in => Motor_Right_Rear_Input2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Decoder_Left_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8011e228-bc96-441f-a15a-b6c6eaab3d5c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Decoder_Left_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Decoder_Left_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Decoder_Left_A(0)__PA,
            oe => open,
            fb => Net_1153,
            pad_in => Decoder_Left_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Decoder_Right_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "f7c8d096-0ba1-479c-ab3a-3d2d7a7447f1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Decoder_Right_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Decoder_Right_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Decoder_Right_A(0)__PA,
            oe => open,
            fb => Net_1158,
            pad_in => Decoder_Right_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Decoder_Left_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "d2393b78-85f0-478d-bc94-140cc175eb71",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Decoder_Left_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Decoder_Left_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Decoder_Left_B(0)__PA,
            oe => open,
            fb => Net_1154,
            pad_in => Decoder_Left_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Decoder_Right_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "34ffdf9f-954c-4713-bf3c-7bd12c3e7cde",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Decoder_Right_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Decoder_Right_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Decoder_Right_B(0)__PA,
            oe => open,
            fb => Net_1159,
            pad_in => Decoder_Right_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPS_Rx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "22fa4049-d176-44aa-ab3a-68303b5f7b5e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    GPS_Rx(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPS_Rx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GPS_Rx(0)__PA,
            oe => open,
            fb => Net_1230,
            pad_in => GPS_Rx(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    GPS_Tx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f0be6db3-7ee1-40f4-9219-489db344b546",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    GPS_Tx(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "GPS_Tx",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => GPS_Tx(0)__PA,
            oe => open,
            pin_input => Net_1218,
            pad_out => GPS_Tx(0)_PAD,
            pad_in => GPS_Tx(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2,
            main_0 => \ESP07_UART:BUART:txn\);

    \ESP07_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:counter_load_not\,
            main_0 => \ESP07_UART:BUART:tx_state_1\,
            main_1 => \ESP07_UART:BUART:tx_state_0\,
            main_2 => \ESP07_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \ESP07_UART:BUART:tx_state_2\);

    \ESP07_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:tx_status_0\,
            main_0 => \ESP07_UART:BUART:tx_state_1\,
            main_1 => \ESP07_UART:BUART:tx_state_0\,
            main_2 => \ESP07_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \ESP07_UART:BUART:tx_fifo_empty\,
            main_4 => \ESP07_UART:BUART:tx_state_2\);

    \ESP07_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:tx_status_2\,
            main_0 => \ESP07_UART:BUART:tx_fifo_notfull\);

    \ESP07_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_counter_load\,
            main_0 => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \ESP07_UART:BUART:rx_state_0\,
            main_2 => \ESP07_UART:BUART:rx_state_3\,
            main_3 => \ESP07_UART:BUART:rx_state_2\);

    \ESP07_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_postpoll\,
            main_0 => Net_7,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \ESP07_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_status_4\,
            main_0 => \ESP07_UART:BUART:rx_load_fifo\,
            main_1 => \ESP07_UART:BUART:rx_fifofull\);

    \ESP07_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_status_5\,
            main_0 => \ESP07_UART:BUART:rx_fifonotempty\,
            main_1 => \ESP07_UART:BUART:rx_state_stop1_reg\);

    \FT232_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:counter_load_not\,
            main_0 => \FT232_UART:BUART:tx_state_1\,
            main_1 => \FT232_UART:BUART:tx_state_0\,
            main_2 => \FT232_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \FT232_UART:BUART:tx_state_2\);

    \FT232_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:tx_status_0\,
            main_0 => \FT232_UART:BUART:tx_state_1\,
            main_1 => \FT232_UART:BUART:tx_state_0\,
            main_2 => \FT232_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \FT232_UART:BUART:tx_fifo_empty\,
            main_4 => \FT232_UART:BUART:tx_state_2\);

    \FT232_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:tx_status_2\,
            main_0 => \FT232_UART:BUART:tx_fifo_notfull\);

    \FT232_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_counter_load\,
            main_0 => \FT232_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \FT232_UART:BUART:rx_state_0\,
            main_2 => \FT232_UART:BUART:rx_state_3\,
            main_3 => \FT232_UART:BUART:rx_state_2\);

    \FT232_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_postpoll\,
            main_0 => Net_20,
            main_1 => MODIN5_1,
            main_2 => MODIN5_0);

    \FT232_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_status_4\,
            main_0 => \FT232_UART:BUART:rx_load_fifo\,
            main_1 => \FT232_UART:BUART:rx_fifofull\);

    \FT232_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_status_5\,
            main_0 => \FT232_UART:BUART:rx_fifonotempty\,
            main_1 => \FT232_UART:BUART:rx_state_stop1_reg\);

    Net_426:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_426,
            main_0 => \FT232_UART:BUART:txn\,
            main_1 => Net_428);

    \Timer_Channel_Left:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Left:TimerUDB:capt_fifo_load\,
            main_0 => \Timer_Channel_Left:TimerUDB:control_7\,
            main_1 => Net_1114,
            main_2 => \Timer_Channel_Left:TimerUDB:capture_last\);

    \Timer_Channel_Left:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Left:TimerUDB:status_tc\,
            main_0 => \Timer_Channel_Left:TimerUDB:control_7\,
            main_1 => \Timer_Channel_Left:TimerUDB:per_zero\);

    \Timer_Channel_Right:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Right:TimerUDB:capt_fifo_load\,
            main_0 => \Timer_Channel_Right:TimerUDB:control_7\,
            main_1 => Net_1126,
            main_2 => \Timer_Channel_Right:TimerUDB:capture_last\);

    \Timer_Channel_Right:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Right:TimerUDB:status_tc\,
            main_0 => \Timer_Channel_Right:TimerUDB:control_7\,
            main_1 => \Timer_Channel_Right:TimerUDB:per_zero\);

    \Decoder_Left:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:reload\,
            main_0 => \Decoder_Left:Net_1260\,
            main_1 => \Decoder_Left:Cnt16:CounterUDB:status_1\,
            main_2 => \Decoder_Left:Cnt16:CounterUDB:overflow\);

    \Decoder_Left:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:status_0\,
            main_0 => \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \Decoder_Left:Cnt16:CounterUDB:prevCompare\);

    \Decoder_Left:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:status_2\,
            main_0 => \Decoder_Left:Cnt16:CounterUDB:overflow\,
            main_1 => \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\);

    \Decoder_Left:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:status_3\,
            main_0 => \Decoder_Left:Cnt16:CounterUDB:status_1\,
            main_1 => \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\);

    \Decoder_Left:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:count_enable\,
            main_0 => \Decoder_Left:Cnt16:CounterUDB:control_7\,
            main_1 => \Decoder_Left:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \Decoder_Left:Net_1203\);

    \Decoder_Left:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Net_530\,
            main_0 => \Decoder_Left:Net_1275\,
            main_1 => \Decoder_Left:Net_1251\,
            main_2 => \Decoder_Left:Cnt16:CounterUDB:prevCompare\);

    \Decoder_Left:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Net_611\,
            main_0 => \Decoder_Left:Net_1275\,
            main_1 => \Decoder_Left:Net_1251\,
            main_2 => \Decoder_Left:Cnt16:CounterUDB:prevCompare\);

    \Decoder_Right:Cnt16:CounterUDB:reload\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:reload\,
            main_0 => \Decoder_Right:Net_1260\,
            main_1 => \Decoder_Right:Cnt16:CounterUDB:status_1\,
            main_2 => \Decoder_Right:Cnt16:CounterUDB:overflow\);

    \Decoder_Right:Cnt16:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:status_0\,
            main_0 => \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\,
            main_1 => \Decoder_Right:Cnt16:CounterUDB:prevCompare\);

    \Decoder_Right:Cnt16:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:status_2\,
            main_0 => \Decoder_Right:Cnt16:CounterUDB:overflow\,
            main_1 => \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\);

    \Decoder_Right:Cnt16:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:status_3\,
            main_0 => \Decoder_Right:Cnt16:CounterUDB:status_1\,
            main_1 => \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\);

    \Decoder_Right:Cnt16:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:count_enable\,
            main_0 => \Decoder_Right:Cnt16:CounterUDB:control_7\,
            main_1 => \Decoder_Right:Cnt16:CounterUDB:count_stored_i\,
            main_2 => \Decoder_Right:Net_1203\);

    \Decoder_Right:Net_530\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Net_530\,
            main_0 => \Decoder_Right:Net_1275\,
            main_1 => \Decoder_Right:Net_1251\,
            main_2 => \Decoder_Right:Cnt16:CounterUDB:prevCompare\);

    \Decoder_Right:Net_611\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Net_611\,
            main_0 => \Decoder_Right:Net_1275\,
            main_1 => \Decoder_Right:Net_1251\,
            main_2 => \Decoder_Right:Cnt16:CounterUDB:prevCompare\);

    Net_1218:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1218,
            main_0 => \GPS_UART:BUART:txn\);

    \GPS_UART:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:counter_load_not\,
            main_0 => \GPS_UART:BUART:tx_state_1\,
            main_1 => \GPS_UART:BUART:tx_state_0\,
            main_2 => \GPS_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \GPS_UART:BUART:tx_state_2\);

    \GPS_UART:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:tx_status_0\,
            main_0 => \GPS_UART:BUART:tx_state_1\,
            main_1 => \GPS_UART:BUART:tx_state_0\,
            main_2 => \GPS_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \GPS_UART:BUART:tx_fifo_empty\,
            main_4 => \GPS_UART:BUART:tx_state_2\);

    \GPS_UART:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:tx_status_2\,
            main_0 => \GPS_UART:BUART:tx_fifo_notfull\);

    \GPS_UART:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_counter_load\,
            main_0 => \GPS_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \GPS_UART:BUART:rx_state_0\,
            main_2 => \GPS_UART:BUART:rx_state_3\,
            main_3 => \GPS_UART:BUART:rx_state_2\);

    \GPS_UART:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_postpoll\,
            main_0 => \GPS_UART:BUART:pollcount_1\,
            main_1 => Net_1230,
            main_2 => \GPS_UART:BUART:pollcount_0\);

    \GPS_UART:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_status_4\,
            main_0 => \GPS_UART:BUART:rx_load_fifo\,
            main_1 => \GPS_UART:BUART:rx_fifofull\);

    \GPS_UART:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_status_5\,
            main_0 => \GPS_UART:BUART:rx_fifonotempty\,
            main_1 => \GPS_UART:BUART:rx_state_stop1_reg\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \ESP07_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \ESP07_UART:Net_9\,
            cs_addr_2 => \ESP07_UART:BUART:tx_state_1\,
            cs_addr_1 => \ESP07_UART:BUART:tx_state_0\,
            cs_addr_0 => \ESP07_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \ESP07_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \ESP07_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \ESP07_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \ESP07_UART:Net_9\,
            cs_addr_0 => \ESP07_UART:BUART:counter_load_not\,
            ce0_reg => \ESP07_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \ESP07_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \ESP07_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \ESP07_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \ESP07_UART:BUART:tx_fifo_notfull\,
            status_2 => \ESP07_UART:BUART:tx_status_2\,
            status_1 => \ESP07_UART:BUART:tx_fifo_empty\,
            status_0 => \ESP07_UART:BUART:tx_status_0\);

    \ESP07_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \ESP07_UART:Net_9\,
            cs_addr_2 => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \ESP07_UART:BUART:rx_state_0\,
            cs_addr_0 => \ESP07_UART:BUART:rx_bitclk_enable\,
            route_si => \ESP07_UART:BUART:rx_postpoll\,
            f0_load => \ESP07_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \ESP07_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \ESP07_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \ESP07_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ESP07_UART:Net_9\,
            reset => open,
            load => \ESP07_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \ESP07_UART:BUART:rx_count_2\,
            count_1 => \ESP07_UART:BUART:rx_count_1\,
            count_0 => \ESP07_UART:BUART:rx_count_0\,
            tc => \ESP07_UART:BUART:rx_count7_tc\);

    \ESP07_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \ESP07_UART:Net_9\,
            status_6 => open,
            status_5 => \ESP07_UART:BUART:rx_status_5\,
            status_4 => \ESP07_UART:BUART:rx_status_4\,
            status_3 => \ESP07_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_27);

    \FT232_UART:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_28,
            clock => ClockBlock_BUS_CLK);

    \FT232_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \FT232_UART:Net_9\,
            cs_addr_2 => \FT232_UART:BUART:tx_state_1\,
            cs_addr_1 => \FT232_UART:BUART:tx_state_0\,
            cs_addr_0 => \FT232_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \FT232_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \FT232_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \FT232_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \FT232_UART:Net_9\,
            cs_addr_0 => \FT232_UART:BUART:counter_load_not\,
            ce0_reg => \FT232_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \FT232_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \FT232_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \FT232_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \FT232_UART:BUART:tx_fifo_notfull\,
            status_2 => \FT232_UART:BUART:tx_status_2\,
            status_1 => \FT232_UART:BUART:tx_fifo_empty\,
            status_0 => \FT232_UART:BUART:tx_status_0\);

    \FT232_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \FT232_UART:Net_9\,
            cs_addr_2 => \FT232_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \FT232_UART:BUART:rx_state_0\,
            cs_addr_0 => \FT232_UART:BUART:rx_bitclk_enable\,
            route_si => \FT232_UART:BUART:rx_postpoll\,
            f0_load => \FT232_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \FT232_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \FT232_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \FT232_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \FT232_UART:Net_9\,
            reset => open,
            load => \FT232_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \FT232_UART:BUART:rx_count_2\,
            count_1 => \FT232_UART:BUART:rx_count_1\,
            count_0 => \FT232_UART:BUART:rx_count_0\,
            tc => \FT232_UART:BUART:rx_count7_tc\);

    \FT232_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \FT232_UART:Net_9\,
            status_6 => open,
            status_5 => \FT232_UART:BUART:rx_status_5\,
            status_4 => \FT232_UART:BUART:rx_status_4\,
            status_3 => \FT232_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_28);

    ESP07_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_27,
            clock => ClockBlock_BUS_CLK);

    \PWM_Left_Front:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_Left_Front:Net_63\,
            cmp => Net_1131,
            irq => \PWM_Left_Front:Net_54\);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C:Net_1109_0\,
            sda_in => \I2C:Net_1109_1\,
            scl_out => \I2C:Net_643_0\,
            sda_out => \I2C:sda_x_wire\,
            interrupt => \I2C:Net_697\);

    \Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1108,
            control_7 => \Timer_Channel_Left:TimerUDB:control_7\,
            control_6 => \Timer_Channel_Left:TimerUDB:control_6\,
            control_5 => \Timer_Channel_Left:TimerUDB:control_5\,
            control_4 => \Timer_Channel_Left:TimerUDB:control_4\,
            control_3 => \Timer_Channel_Left:TimerUDB:control_3\,
            control_2 => \Timer_Channel_Left:TimerUDB:control_2\,
            control_1 => MODIN10_1,
            control_0 => MODIN10_0,
            busclk => ClockBlock_BUS_CLK);

    \Timer_Channel_Left:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1108,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_Channel_Left:TimerUDB:status_3\,
            status_2 => \Timer_Channel_Left:TimerUDB:status_2\,
            status_1 => \Timer_Channel_Left:TimerUDB:capt_int_temp\,
            status_0 => \Timer_Channel_Left:TimerUDB:status_tc\,
            interrupt => Net_287);

    \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1108,
            cs_addr_1 => \Timer_Channel_Left:TimerUDB:control_7\,
            cs_addr_0 => \Timer_Channel_Left:TimerUDB:per_zero\,
            f0_load => \Timer_Channel_Left:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1108,
            cs_addr_1 => \Timer_Channel_Left:TimerUDB:control_7\,
            cs_addr_0 => \Timer_Channel_Left:TimerUDB:per_zero\,
            f0_load => \Timer_Channel_Left:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer_Channel_Left:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_Channel_Left:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_Channel_Left:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Timer_Channel_Left:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    Interrupt_Channel_Left:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_287,
            clock => ClockBlock_BUS_CLK);

    Interrupt_Channel_Right:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1030,
            clock => ClockBlock_BUS_CLK);

    \PWM_Left_Rear:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_Left_Rear:Net_63\,
            cmp => Net_556,
            irq => \PWM_Left_Rear:Net_54\);

    \Direction_Right_Rear:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Direction_Right_Rear:control_7\,
            control_6 => \Direction_Right_Rear:control_6\,
            control_5 => \Direction_Right_Rear:control_5\,
            control_4 => \Direction_Right_Rear:control_4\,
            control_3 => \Direction_Right_Rear:control_3\,
            control_2 => \Direction_Right_Rear:control_2\,
            control_1 => Net_997,
            control_0 => Net_996,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Right_Front:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_Right_Front:Net_63\,
            cmp => Net_582,
            irq => \PWM_Right_Front:Net_54\);

    \Direction_Left_Rear:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Direction_Left_Rear:control_7\,
            control_6 => \Direction_Left_Rear:control_6\,
            control_5 => \Direction_Left_Rear:control_5\,
            control_4 => \Direction_Left_Rear:control_4\,
            control_3 => \Direction_Left_Rear:control_3\,
            control_2 => \Direction_Left_Rear:control_2\,
            control_1 => Net_993,
            control_0 => Net_992,
            busclk => ClockBlock_BUS_CLK);

    \PWM_Right_Rear:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_4__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \PWM_Right_Rear:Net_63\,
            cmp => Net_619,
            irq => \PWM_Right_Rear:Net_54\);

    \Direction_Left_Front:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Direction_Left_Front:control_7\,
            control_6 => \Direction_Left_Front:control_6\,
            control_5 => \Direction_Left_Front:control_5\,
            control_4 => \Direction_Left_Front:control_4\,
            control_3 => \Direction_Left_Front:control_3\,
            control_2 => \Direction_Left_Front:control_2\,
            control_1 => Net_991,
            control_0 => Net_990,
            busclk => ClockBlock_BUS_CLK);

    \Direction_Right_Front:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Direction_Right_Front:control_7\,
            control_6 => \Direction_Right_Front:control_6\,
            control_5 => \Direction_Right_Front:control_5\,
            control_4 => \Direction_Right_Front:control_4\,
            control_3 => \Direction_Right_Front:control_3\,
            control_2 => \Direction_Right_Front:control_2\,
            control_1 => Net_995,
            control_0 => Net_994,
            busclk => ClockBlock_BUS_CLK);

    \Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1108,
            control_7 => \Timer_Channel_Right:TimerUDB:control_7\,
            control_6 => \Timer_Channel_Right:TimerUDB:control_6\,
            control_5 => \Timer_Channel_Right:TimerUDB:control_5\,
            control_4 => \Timer_Channel_Right:TimerUDB:control_4\,
            control_3 => \Timer_Channel_Right:TimerUDB:control_3\,
            control_2 => \Timer_Channel_Right:TimerUDB:control_2\,
            control_1 => \Timer_Channel_Right:TimerUDB:control_1\,
            control_0 => \Timer_Channel_Right:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_Channel_Right:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1108,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_Channel_Right:TimerUDB:status_3\,
            status_2 => \Timer_Channel_Right:TimerUDB:status_2\,
            status_1 => \Timer_Channel_Right:TimerUDB:capt_int_temp\,
            status_0 => \Timer_Channel_Right:TimerUDB:status_tc\,
            interrupt => Net_1030);

    \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1108,
            cs_addr_1 => \Timer_Channel_Right:TimerUDB:control_7\,
            cs_addr_0 => \Timer_Channel_Right:TimerUDB:per_zero\,
            f0_load => \Timer_Channel_Right:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1108,
            cs_addr_1 => \Timer_Channel_Right:TimerUDB:control_7\,
            cs_addr_0 => \Timer_Channel_Right:TimerUDB:per_zero\,
            f0_load => \Timer_Channel_Right:TimerUDB:capt_fifo_load\,
            z0_comb => \Timer_Channel_Right:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_Channel_Right:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_Channel_Right:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \Timer_Channel_Right:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Decoder_Left:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1157,
            clock => ClockBlock_BUS_CLK);

    \Decoder_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1156,
            control_7 => \Decoder_Left:Cnt16:CounterUDB:control_7\,
            control_6 => \Decoder_Left:Cnt16:CounterUDB:control_6\,
            control_5 => \Decoder_Left:Cnt16:CounterUDB:control_5\,
            control_4 => \Decoder_Left:Cnt16:CounterUDB:control_4\,
            control_3 => \Decoder_Left:Cnt16:CounterUDB:control_3\,
            control_2 => \Decoder_Left:Cnt16:CounterUDB:control_2\,
            control_1 => \Decoder_Left:Cnt16:CounterUDB:control_1\,
            control_0 => \Decoder_Left:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \Decoder_Left:Net_1260\,
            clock => Net_1156,
            status_6 => \Decoder_Left:Cnt16:CounterUDB:status_6\,
            status_5 => \Decoder_Left:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Decoder_Left:Cnt16:CounterUDB:status_3\,
            status_2 => \Decoder_Left:Cnt16:CounterUDB:status_2\,
            status_1 => \Decoder_Left:Cnt16:CounterUDB:status_1\,
            status_0 => \Decoder_Left:Cnt16:CounterUDB:status_0\);

    \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1156,
            cs_addr_2 => \Decoder_Left:Net_1251\,
            cs_addr_1 => \Decoder_Left:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Decoder_Left:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1156,
            cs_addr_2 => \Decoder_Left:Net_1251\,
            cs_addr_1 => \Decoder_Left:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Decoder_Left:Cnt16:CounterUDB:reload\,
            z0_comb => \Decoder_Left:Cnt16:CounterUDB:status_1\,
            f0_comb => \Decoder_Left:Cnt16:CounterUDB:overflow\,
            ce1_comb => \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Decoder_Left:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \Decoder_Left:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Decoder_Left:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_1156,
            main_0 => Net_1153);

    \Decoder_Left:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:bQuadDec:quad_A_delayed_0\);

    \Decoder_Left:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:bQuadDec:quad_A_delayed_1\);

    \Decoder_Left:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_1156,
            main_0 => Net_1154);

    \Decoder_Left:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:bQuadDec:quad_B_delayed_0\);

    \Decoder_Left:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:bQuadDec:quad_B_delayed_1\);

    \Decoder_Left:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1156,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Decoder_Left:bQuadDec:error\,
            status_2 => \Decoder_Left:Net_1260\,
            status_1 => \Decoder_Left:Net_611\,
            status_0 => \Decoder_Left:Net_530\,
            interrupt => Net_1157);

    \Decoder_Right:isr\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1162,
            clock => ClockBlock_BUS_CLK);

    \Decoder_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1156,
            control_7 => \Decoder_Right:Cnt16:CounterUDB:control_7\,
            control_6 => \Decoder_Right:Cnt16:CounterUDB:control_6\,
            control_5 => \Decoder_Right:Cnt16:CounterUDB:control_5\,
            control_4 => \Decoder_Right:Cnt16:CounterUDB:control_4\,
            control_3 => \Decoder_Right:Cnt16:CounterUDB:control_3\,
            control_2 => \Decoder_Right:Cnt16:CounterUDB:control_2\,
            control_1 => \Decoder_Right:Cnt16:CounterUDB:control_1\,
            control_0 => \Decoder_Right:Cnt16:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            reset => \Decoder_Right:Net_1260\,
            clock => Net_1156,
            status_6 => \Decoder_Right:Cnt16:CounterUDB:status_6\,
            status_5 => \Decoder_Right:Cnt16:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Decoder_Right:Cnt16:CounterUDB:status_3\,
            status_2 => \Decoder_Right:Cnt16:CounterUDB:status_2\,
            status_1 => \Decoder_Right:Cnt16:CounterUDB:status_1\,
            status_0 => \Decoder_Right:Cnt16:CounterUDB:status_0\);

    \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1156,
            cs_addr_2 => \Decoder_Right:Net_1251\,
            cs_addr_1 => \Decoder_Right:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Decoder_Right:Cnt16:CounterUDB:reload\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1156,
            cs_addr_2 => \Decoder_Right:Net_1251\,
            cs_addr_1 => \Decoder_Right:Cnt16:CounterUDB:count_enable\,
            cs_addr_0 => \Decoder_Right:Cnt16:CounterUDB:reload\,
            z0_comb => \Decoder_Right:Cnt16:CounterUDB:status_1\,
            f0_comb => \Decoder_Right:Cnt16:CounterUDB:overflow\,
            ce1_comb => \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Decoder_Right:Cnt16:CounterUDB:status_6\,
            f0_blk_stat_comb => \Decoder_Right:Cnt16:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Decoder_Right:bQuadDec:quad_A_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:quad_A_delayed_0\,
            clock_0 => Net_1156,
            main_0 => Net_1158);

    \Decoder_Right:bQuadDec:quad_A_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:quad_A_delayed_1\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:bQuadDec:quad_A_delayed_0\);

    \Decoder_Right:bQuadDec:quad_A_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:quad_A_delayed_2\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:bQuadDec:quad_A_delayed_1\);

    \Decoder_Right:bQuadDec:quad_B_delayed_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:quad_B_delayed_0\,
            clock_0 => Net_1156,
            main_0 => Net_1159);

    \Decoder_Right:bQuadDec:quad_B_delayed_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:quad_B_delayed_1\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:bQuadDec:quad_B_delayed_0\);

    \Decoder_Right:bQuadDec:quad_B_delayed_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:quad_B_delayed_2\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:bQuadDec:quad_B_delayed_1\);

    \Decoder_Right:bQuadDec:Stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0001111",
            cy_md_select => "0001111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1156,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Decoder_Right:bQuadDec:error\,
            status_2 => \Decoder_Right:Net_1260\,
            status_1 => \Decoder_Right:Net_611\,
            status_0 => \Decoder_Right:Net_530\,
            interrupt => Net_1162);

    \GPS_UART:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GPS_UART:Net_9\,
            cs_addr_2 => \GPS_UART:BUART:tx_state_1\,
            cs_addr_1 => \GPS_UART:BUART:tx_state_0\,
            cs_addr_0 => \GPS_UART:BUART:tx_bitclk_enable_pre\,
            so_comb => \GPS_UART:BUART:tx_shift_out\,
            f0_bus_stat_comb => \GPS_UART:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \GPS_UART:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GPS_UART:Net_9\,
            cs_addr_0 => \GPS_UART:BUART:counter_load_not\,
            ce0_reg => \GPS_UART:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \GPS_UART:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \GPS_UART:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GPS_UART:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \GPS_UART:BUART:tx_fifo_notfull\,
            status_2 => \GPS_UART:BUART:tx_status_2\,
            status_1 => \GPS_UART:BUART:tx_fifo_empty\,
            status_0 => \GPS_UART:BUART:tx_status_0\);

    \GPS_UART:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GPS_UART:Net_9\,
            cs_addr_2 => \GPS_UART:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \GPS_UART:BUART:rx_state_0\,
            cs_addr_0 => \GPS_UART:BUART:rx_bitclk_enable\,
            route_si => \GPS_UART:BUART:rx_postpoll\,
            f0_load => \GPS_UART:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \GPS_UART:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \GPS_UART:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \GPS_UART:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \GPS_UART:Net_9\,
            reset => open,
            load => \GPS_UART:BUART:rx_counter_load\,
            enable => open,
            count_6 => \GPS_UART:BUART:rx_count_6\,
            count_5 => \GPS_UART:BUART:rx_count_5\,
            count_4 => \GPS_UART:BUART:rx_count_4\,
            count_3 => \GPS_UART:BUART:rx_count_3\,
            count_2 => \GPS_UART:BUART:rx_count_2\,
            count_1 => \GPS_UART:BUART:rx_count_1\,
            count_0 => \GPS_UART:BUART:rx_count_0\,
            tc => \GPS_UART:BUART:rx_count7_tc\);

    \GPS_UART:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \GPS_UART:Net_9\,
            status_6 => open,
            status_5 => \GPS_UART:BUART:rx_status_5\,
            status_4 => \GPS_UART:BUART:rx_status_4\,
            status_3 => \GPS_UART:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_1225);

    GPS_Interrupt:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1225,
            clock => ClockBlock_BUS_CLK);

    \ESP07_UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:txn\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:txn\,
            main_1 => \ESP07_UART:BUART:tx_state_1\,
            main_2 => \ESP07_UART:BUART:tx_state_0\,
            main_3 => \ESP07_UART:BUART:tx_shift_out\,
            main_4 => \ESP07_UART:BUART:tx_state_2\,
            main_5 => \ESP07_UART:BUART:tx_counter_dp\,
            main_6 => \ESP07_UART:BUART:tx_bitclk\);

    \ESP07_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:tx_state_1\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_state_1\,
            main_1 => \ESP07_UART:BUART:tx_state_0\,
            main_2 => \ESP07_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \ESP07_UART:BUART:tx_state_2\,
            main_4 => \ESP07_UART:BUART:tx_counter_dp\,
            main_5 => \ESP07_UART:BUART:tx_bitclk\);

    \ESP07_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:tx_state_0\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_state_1\,
            main_1 => \ESP07_UART:BUART:tx_state_0\,
            main_2 => \ESP07_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \ESP07_UART:BUART:tx_fifo_empty\,
            main_4 => \ESP07_UART:BUART:tx_state_2\,
            main_5 => \ESP07_UART:BUART:tx_bitclk\);

    \ESP07_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:tx_state_2\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_state_1\,
            main_1 => \ESP07_UART:BUART:tx_state_0\,
            main_2 => \ESP07_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \ESP07_UART:BUART:tx_state_2\,
            main_4 => \ESP07_UART:BUART:tx_counter_dp\,
            main_5 => \ESP07_UART:BUART:tx_bitclk\);

    \ESP07_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:tx_bitclk\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_state_1\,
            main_1 => \ESP07_UART:BUART:tx_state_0\,
            main_2 => \ESP07_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \ESP07_UART:BUART:tx_state_2\);

    \ESP07_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \ESP07_UART:Net_9\);

    \ESP07_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_state_0\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \ESP07_UART:BUART:rx_state_0\,
            main_2 => \ESP07_UART:BUART:rx_bitclk_enable\,
            main_3 => \ESP07_UART:BUART:rx_state_3\,
            main_4 => \ESP07_UART:BUART:rx_state_2\,
            main_5 => Net_7,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0,
            main_8 => MODIN4_6,
            main_9 => MODIN4_5,
            main_10 => MODIN4_4);

    \ESP07_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_load_fifo\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \ESP07_UART:BUART:rx_state_0\,
            main_2 => \ESP07_UART:BUART:rx_bitclk_enable\,
            main_3 => \ESP07_UART:BUART:rx_state_3\,
            main_4 => \ESP07_UART:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \ESP07_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_state_3\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \ESP07_UART:BUART:rx_state_0\,
            main_2 => \ESP07_UART:BUART:rx_bitclk_enable\,
            main_3 => \ESP07_UART:BUART:rx_state_3\,
            main_4 => \ESP07_UART:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \ESP07_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_state_2\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \ESP07_UART:BUART:rx_state_0\,
            main_2 => \ESP07_UART:BUART:rx_bitclk_enable\,
            main_3 => \ESP07_UART:BUART:rx_state_3\,
            main_4 => \ESP07_UART:BUART:rx_state_2\,
            main_5 => Net_7,
            main_6 => \ESP07_UART:BUART:rx_last\,
            main_7 => MODIN4_6,
            main_8 => MODIN4_5,
            main_9 => MODIN4_4);

    \ESP07_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_bitclk_enable\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:rx_count_2\,
            main_1 => \ESP07_UART:BUART:rx_count_1\,
            main_2 => \ESP07_UART:BUART:rx_count_0\);

    \ESP07_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \ESP07_UART:BUART:rx_state_0\,
            main_2 => \ESP07_UART:BUART:rx_state_3\,
            main_3 => \ESP07_UART:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:rx_count_2\,
            main_1 => \ESP07_UART:BUART:rx_count_1\,
            main_2 => Net_7,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:rx_count_2\,
            main_1 => \ESP07_UART:BUART:rx_count_1\,
            main_2 => Net_7,
            main_3 => MODIN1_0);

    \ESP07_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_status_3\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => \ESP07_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \ESP07_UART:BUART:rx_state_0\,
            main_2 => \ESP07_UART:BUART:rx_bitclk_enable\,
            main_3 => \ESP07_UART:BUART:rx_state_3\,
            main_4 => \ESP07_UART:BUART:rx_state_2\,
            main_5 => Net_7,
            main_6 => MODIN1_1,
            main_7 => MODIN1_0);

    \ESP07_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ESP07_UART:BUART:rx_last\,
            clock_0 => \ESP07_UART:Net_9\,
            main_0 => Net_7);

    \FT232_UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:txn\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:txn\,
            main_1 => \FT232_UART:BUART:tx_state_1\,
            main_2 => \FT232_UART:BUART:tx_state_0\,
            main_3 => \FT232_UART:BUART:tx_shift_out\,
            main_4 => \FT232_UART:BUART:tx_state_2\,
            main_5 => \FT232_UART:BUART:tx_counter_dp\,
            main_6 => \FT232_UART:BUART:tx_bitclk\);

    \FT232_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:tx_state_1\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_state_1\,
            main_1 => \FT232_UART:BUART:tx_state_0\,
            main_2 => \FT232_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \FT232_UART:BUART:tx_state_2\,
            main_4 => \FT232_UART:BUART:tx_counter_dp\,
            main_5 => \FT232_UART:BUART:tx_bitclk\);

    \FT232_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:tx_state_0\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_state_1\,
            main_1 => \FT232_UART:BUART:tx_state_0\,
            main_2 => \FT232_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \FT232_UART:BUART:tx_fifo_empty\,
            main_4 => \FT232_UART:BUART:tx_state_2\,
            main_5 => \FT232_UART:BUART:tx_bitclk\);

    \FT232_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:tx_state_2\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_state_1\,
            main_1 => \FT232_UART:BUART:tx_state_0\,
            main_2 => \FT232_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \FT232_UART:BUART:tx_state_2\,
            main_4 => \FT232_UART:BUART:tx_counter_dp\,
            main_5 => \FT232_UART:BUART:tx_bitclk\);

    \FT232_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:tx_bitclk\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_state_1\,
            main_1 => \FT232_UART:BUART:tx_state_0\,
            main_2 => \FT232_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \FT232_UART:BUART:tx_state_2\);

    \FT232_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \FT232_UART:Net_9\);

    \FT232_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_state_0\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \FT232_UART:BUART:rx_state_0\,
            main_2 => \FT232_UART:BUART:rx_bitclk_enable\,
            main_3 => \FT232_UART:BUART:rx_state_3\,
            main_4 => \FT232_UART:BUART:rx_state_2\,
            main_5 => Net_20,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0,
            main_8 => MODIN8_6,
            main_9 => MODIN8_5,
            main_10 => MODIN8_4);

    \FT232_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_load_fifo\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \FT232_UART:BUART:rx_state_0\,
            main_2 => \FT232_UART:BUART:rx_bitclk_enable\,
            main_3 => \FT232_UART:BUART:rx_state_3\,
            main_4 => \FT232_UART:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \FT232_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_state_3\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \FT232_UART:BUART:rx_state_0\,
            main_2 => \FT232_UART:BUART:rx_bitclk_enable\,
            main_3 => \FT232_UART:BUART:rx_state_3\,
            main_4 => \FT232_UART:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \FT232_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_state_2\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \FT232_UART:BUART:rx_state_0\,
            main_2 => \FT232_UART:BUART:rx_bitclk_enable\,
            main_3 => \FT232_UART:BUART:rx_state_3\,
            main_4 => \FT232_UART:BUART:rx_state_2\,
            main_5 => Net_20,
            main_6 => \FT232_UART:BUART:rx_last\,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4);

    \FT232_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_bitclk_enable\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:rx_count_2\,
            main_1 => \FT232_UART:BUART:rx_count_1\,
            main_2 => \FT232_UART:BUART:rx_count_0\);

    \FT232_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \FT232_UART:BUART:rx_state_0\,
            main_2 => \FT232_UART:BUART:rx_state_3\,
            main_3 => \FT232_UART:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:rx_count_2\,
            main_1 => \FT232_UART:BUART:rx_count_1\,
            main_2 => Net_20,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:rx_count_2\,
            main_1 => \FT232_UART:BUART:rx_count_1\,
            main_2 => Net_20,
            main_3 => MODIN5_0);

    \FT232_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_status_3\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => \FT232_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \FT232_UART:BUART:rx_state_0\,
            main_2 => \FT232_UART:BUART:rx_bitclk_enable\,
            main_3 => \FT232_UART:BUART:rx_state_3\,
            main_4 => \FT232_UART:BUART:rx_state_2\,
            main_5 => Net_20,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0);

    \FT232_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FT232_UART:BUART:rx_last\,
            clock_0 => \FT232_UART:Net_9\,
            main_0 => Net_20);

    \Timer_Channel_Left:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Left:TimerUDB:capture_last\,
            clock_0 => Net_1108,
            main_0 => Net_1114);

    MODIN9_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2) + (main_0 * main_1 * main_3 * !main_4) + (main_0 * main_2 * main_3) + (main_0 * main_2 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_1,
            clock_0 => Net_1108,
            main_0 => \Timer_Channel_Left:TimerUDB:capt_fifo_load\,
            main_1 => MODIN9_1,
            main_2 => MODIN9_0,
            main_3 => MODIN10_1,
            main_4 => MODIN10_0);

    MODIN9_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1 * !main_2 * !main_3 * !main_4) + (main_1 * !main_2 * main_3 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_0,
            clock_0 => Net_1108,
            main_0 => \Timer_Channel_Left:TimerUDB:capt_fifo_load\,
            main_1 => MODIN9_1,
            main_2 => MODIN9_0,
            main_3 => MODIN10_1,
            main_4 => MODIN10_0);

    \Timer_Channel_Left:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4) + (main_0 * !main_1 * main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Left:TimerUDB:capt_int_temp\,
            clock_0 => Net_1108,
            main_0 => \Timer_Channel_Left:TimerUDB:capt_fifo_load\,
            main_1 => MODIN9_1,
            main_2 => MODIN9_0,
            main_3 => MODIN10_1,
            main_4 => MODIN10_0);

    \Timer_Channel_Right:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Right:TimerUDB:capture_last\,
            clock_0 => Net_1108,
            main_0 => Net_1126);

    \Timer_Channel_Right:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3) + (main_0 * main_2 * main_4) + (!main_1 * main_2 * main_4) + (main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Right:TimerUDB:int_capt_count_1\,
            clock_0 => Net_1108,
            main_0 => \Timer_Channel_Right:TimerUDB:control_1\,
            main_1 => \Timer_Channel_Right:TimerUDB:control_0\,
            main_2 => \Timer_Channel_Right:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_Channel_Right:TimerUDB:int_capt_count_1\,
            main_4 => \Timer_Channel_Right:TimerUDB:int_capt_count_0\);

    \Timer_Channel_Right:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * !main_1 * main_3 * !main_4) + (!main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Right:TimerUDB:int_capt_count_0\,
            clock_0 => Net_1108,
            main_0 => \Timer_Channel_Right:TimerUDB:control_1\,
            main_1 => \Timer_Channel_Right:TimerUDB:control_0\,
            main_2 => \Timer_Channel_Right:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_Channel_Right:TimerUDB:int_capt_count_1\,
            main_4 => \Timer_Channel_Right:TimerUDB:int_capt_count_0\);

    \Timer_Channel_Right:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4) + (!main_0 * main_1 * main_2 * !main_3 * main_4) + (main_0 * !main_1 * main_2 * main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Timer_Channel_Right:TimerUDB:capt_int_temp\,
            clock_0 => Net_1108,
            main_0 => \Timer_Channel_Right:TimerUDB:control_1\,
            main_1 => \Timer_Channel_Right:TimerUDB:control_0\,
            main_2 => \Timer_Channel_Right:TimerUDB:capt_fifo_load\,
            main_3 => \Timer_Channel_Right:TimerUDB:int_capt_count_1\,
            main_4 => \Timer_Channel_Right:TimerUDB:int_capt_count_0\);

    \Decoder_Left:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Net_1251\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Net_1251\,
            main_1 => \Decoder_Left:Net_1260\,
            main_2 => \Decoder_Left:bQuadDec:quad_A_filt\,
            main_3 => \Decoder_Left:bQuadDec:quad_B_filt\,
            main_4 => \Decoder_Left:bQuadDec:error\,
            main_5 => \Decoder_Left:bQuadDec:state_1\,
            main_6 => \Decoder_Left:bQuadDec:state_0\,
            main_7 => \Decoder_Left:Net_1251_split\);

    \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Cnt16:CounterUDB:overflow\);

    \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Cnt16:CounterUDB:status_1\);

    \Decoder_Left:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Net_1275\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Cnt16:CounterUDB:status_1\,
            main_1 => \Decoder_Left:Cnt16:CounterUDB:overflow\);

    \Decoder_Left:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\);

    \Decoder_Left:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Net_1251_split\,
            main_0 => \Decoder_Left:Net_1251\,
            main_1 => \Decoder_Left:Net_1260\,
            main_2 => \Decoder_Left:bQuadDec:quad_A_filt\,
            main_3 => \Decoder_Left:bQuadDec:quad_B_filt\,
            main_4 => \Decoder_Left:bQuadDec:error\,
            main_5 => \Decoder_Left:bQuadDec:state_1\,
            main_6 => \Decoder_Left:bQuadDec:state_0\);

    \Decoder_Left:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Net_1203\);

    \Decoder_Left:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Net_1203\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Net_1260\,
            main_1 => \Decoder_Left:Net_1203\,
            main_2 => \Decoder_Left:bQuadDec:quad_A_filt\,
            main_3 => \Decoder_Left:bQuadDec:quad_B_filt\,
            main_4 => \Decoder_Left:bQuadDec:error\,
            main_5 => \Decoder_Left:bQuadDec:state_1\,
            main_6 => \Decoder_Left:bQuadDec:state_0\);

    \Decoder_Left:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:quad_A_filt\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:bQuadDec:quad_A_delayed_0\,
            main_1 => \Decoder_Left:bQuadDec:quad_A_delayed_1\,
            main_2 => \Decoder_Left:bQuadDec:quad_A_delayed_2\,
            main_3 => \Decoder_Left:bQuadDec:quad_A_filt\);

    \Decoder_Left:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:quad_B_filt\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:bQuadDec:quad_B_delayed_0\,
            main_1 => \Decoder_Left:bQuadDec:quad_B_delayed_1\,
            main_2 => \Decoder_Left:bQuadDec:quad_B_delayed_2\,
            main_3 => \Decoder_Left:bQuadDec:quad_B_filt\);

    \Decoder_Left:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:Net_1260\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Net_1260\,
            main_1 => \Decoder_Left:bQuadDec:error\,
            main_2 => \Decoder_Left:bQuadDec:state_1\,
            main_3 => \Decoder_Left:bQuadDec:state_0\);

    \Decoder_Left:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:error\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Net_1260\,
            main_1 => \Decoder_Left:bQuadDec:quad_A_filt\,
            main_2 => \Decoder_Left:bQuadDec:quad_B_filt\,
            main_3 => \Decoder_Left:bQuadDec:error\,
            main_4 => \Decoder_Left:bQuadDec:state_1\,
            main_5 => \Decoder_Left:bQuadDec:state_0\);

    \Decoder_Left:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:state_1\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Net_1260\,
            main_1 => \Decoder_Left:bQuadDec:quad_A_filt\,
            main_2 => \Decoder_Left:bQuadDec:quad_B_filt\,
            main_3 => \Decoder_Left:bQuadDec:error\,
            main_4 => \Decoder_Left:bQuadDec:state_1\,
            main_5 => \Decoder_Left:bQuadDec:state_0\);

    \Decoder_Left:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Left:bQuadDec:state_0\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Left:Net_1260\,
            main_1 => \Decoder_Left:bQuadDec:quad_A_filt\,
            main_2 => \Decoder_Left:bQuadDec:quad_B_filt\,
            main_3 => \Decoder_Left:bQuadDec:error\,
            main_4 => \Decoder_Left:bQuadDec:state_1\,
            main_5 => \Decoder_Left:bQuadDec:state_0\);

    \Decoder_Right:Net_1251\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_4 * !main_6) + (main_0 * !main_1 * main_2 * !main_4 * main_6) + (main_0 * !main_1 * !main_3 * !main_4 * main_5) + (main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Net_1251\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Net_1251\,
            main_1 => \Decoder_Right:Net_1260\,
            main_2 => \Decoder_Right:bQuadDec:quad_A_filt\,
            main_3 => \Decoder_Right:bQuadDec:quad_B_filt\,
            main_4 => \Decoder_Right:bQuadDec:error\,
            main_5 => \Decoder_Right:bQuadDec:state_1\,
            main_6 => \Decoder_Right:bQuadDec:state_0\,
            main_7 => \Decoder_Right:Net_1251_split\);

    \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Cnt16:CounterUDB:overflow\);

    \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Cnt16:CounterUDB:status_1\);

    \Decoder_Right:Net_1275\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Net_1275\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Cnt16:CounterUDB:status_1\,
            main_1 => \Decoder_Right:Cnt16:CounterUDB:overflow\);

    \Decoder_Right:Cnt16:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:prevCompare\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\);

    \Decoder_Right:Net_1251_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_3 * !main_4 * !main_5) + (main_0 * !main_1 * main_4 * !main_5 * !main_6) + (main_0 * !main_2 * !main_4 * !main_5 * !main_6) + (main_0 * main_3 * !main_4 * !main_5 * !main_6) + (!main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6) + (!main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Net_1251_split\,
            main_0 => \Decoder_Right:Net_1251\,
            main_1 => \Decoder_Right:Net_1260\,
            main_2 => \Decoder_Right:bQuadDec:quad_A_filt\,
            main_3 => \Decoder_Right:bQuadDec:quad_B_filt\,
            main_4 => \Decoder_Right:bQuadDec:error\,
            main_5 => \Decoder_Right:bQuadDec:state_1\,
            main_6 => \Decoder_Right:bQuadDec:state_0\);

    \Decoder_Right:Cnt16:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Cnt16:CounterUDB:count_stored_i\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Net_1203\);

    \Decoder_Right:Net_1203\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_4 * !main_5 * !main_6) + (!main_0 * !main_2 * !main_3 * !main_4 * !main_5 * main_6) + (!main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Net_1203\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Net_1260\,
            main_1 => \Decoder_Right:Net_1203\,
            main_2 => \Decoder_Right:bQuadDec:quad_A_filt\,
            main_3 => \Decoder_Right:bQuadDec:quad_B_filt\,
            main_4 => \Decoder_Right:bQuadDec:error\,
            main_5 => \Decoder_Right:bQuadDec:state_1\,
            main_6 => \Decoder_Right:bQuadDec:state_0\);

    \Decoder_Right:bQuadDec:quad_A_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:quad_A_filt\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:bQuadDec:quad_A_delayed_0\,
            main_1 => \Decoder_Right:bQuadDec:quad_A_delayed_1\,
            main_2 => \Decoder_Right:bQuadDec:quad_A_delayed_2\,
            main_3 => \Decoder_Right:bQuadDec:quad_A_filt\);

    \Decoder_Right:bQuadDec:quad_B_filt\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:quad_B_filt\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:bQuadDec:quad_B_delayed_0\,
            main_1 => \Decoder_Right:bQuadDec:quad_B_delayed_1\,
            main_2 => \Decoder_Right:bQuadDec:quad_B_delayed_2\,
            main_3 => \Decoder_Right:bQuadDec:quad_B_filt\);

    \Decoder_Right:Net_1260\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * !main_3) + (!main_1 * !main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:Net_1260\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Net_1260\,
            main_1 => \Decoder_Right:bQuadDec:error\,
            main_2 => \Decoder_Right:bQuadDec:state_1\,
            main_3 => \Decoder_Right:bQuadDec:state_0\);

    \Decoder_Right:bQuadDec:error\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5) + (main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:error\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Net_1260\,
            main_1 => \Decoder_Right:bQuadDec:quad_A_filt\,
            main_2 => \Decoder_Right:bQuadDec:quad_B_filt\,
            main_3 => \Decoder_Right:bQuadDec:error\,
            main_4 => \Decoder_Right:bQuadDec:state_1\,
            main_5 => \Decoder_Right:bQuadDec:state_0\);

    \Decoder_Right:bQuadDec:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5) + (!main_0 * main_1 * !main_3 * main_4) + (!main_0 * main_1 * main_3 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:state_1\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Net_1260\,
            main_1 => \Decoder_Right:bQuadDec:quad_A_filt\,
            main_2 => \Decoder_Right:bQuadDec:quad_B_filt\,
            main_3 => \Decoder_Right:bQuadDec:error\,
            main_4 => \Decoder_Right:bQuadDec:state_1\,
            main_5 => \Decoder_Right:bQuadDec:state_0\);

    \Decoder_Right:bQuadDec:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_4) + (!main_0 * main_2 * !main_3 * main_5) + (!main_0 * main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * !main_5)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Decoder_Right:bQuadDec:state_0\,
            clock_0 => Net_1156,
            main_0 => \Decoder_Right:Net_1260\,
            main_1 => \Decoder_Right:bQuadDec:quad_A_filt\,
            main_2 => \Decoder_Right:bQuadDec:quad_B_filt\,
            main_3 => \Decoder_Right:bQuadDec:error\,
            main_4 => \Decoder_Right:bQuadDec:state_1\,
            main_5 => \Decoder_Right:bQuadDec:state_0\);

    \GPS_UART:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:txn\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:txn\,
            main_1 => \GPS_UART:BUART:tx_state_1\,
            main_2 => \GPS_UART:BUART:tx_state_0\,
            main_3 => \GPS_UART:BUART:tx_shift_out\,
            main_4 => \GPS_UART:BUART:tx_state_2\,
            main_5 => \GPS_UART:BUART:tx_counter_dp\,
            main_6 => \GPS_UART:BUART:tx_bitclk\);

    \GPS_UART:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:tx_state_1\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_state_1\,
            main_1 => \GPS_UART:BUART:tx_state_0\,
            main_2 => \GPS_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \GPS_UART:BUART:tx_state_2\,
            main_4 => \GPS_UART:BUART:tx_counter_dp\,
            main_5 => \GPS_UART:BUART:tx_bitclk\);

    \GPS_UART:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:tx_state_0\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_state_1\,
            main_1 => \GPS_UART:BUART:tx_state_0\,
            main_2 => \GPS_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \GPS_UART:BUART:tx_fifo_empty\,
            main_4 => \GPS_UART:BUART:tx_state_2\,
            main_5 => \GPS_UART:BUART:tx_bitclk\);

    \GPS_UART:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:tx_state_2\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_state_1\,
            main_1 => \GPS_UART:BUART:tx_state_0\,
            main_2 => \GPS_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \GPS_UART:BUART:tx_state_2\,
            main_4 => \GPS_UART:BUART:tx_counter_dp\,
            main_5 => \GPS_UART:BUART:tx_bitclk\);

    \GPS_UART:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:tx_bitclk\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_state_1\,
            main_1 => \GPS_UART:BUART:tx_state_0\,
            main_2 => \GPS_UART:BUART:tx_bitclk_enable_pre\,
            main_3 => \GPS_UART:BUART:tx_state_2\);

    \GPS_UART:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:tx_ctrl_mark_last\,
            clock_0 => \GPS_UART:Net_9\);

    \GPS_UART:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_state_0\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \GPS_UART:BUART:rx_state_0\,
            main_2 => \GPS_UART:BUART:rx_bitclk_enable\,
            main_3 => \GPS_UART:BUART:rx_state_3\,
            main_4 => \GPS_UART:BUART:rx_state_2\,
            main_5 => \GPS_UART:BUART:rx_count_6\,
            main_6 => \GPS_UART:BUART:rx_count_5\,
            main_7 => \GPS_UART:BUART:rx_count_4\,
            main_8 => \GPS_UART:BUART:pollcount_1\,
            main_9 => Net_1230,
            main_10 => \GPS_UART:BUART:pollcount_0\);

    \GPS_UART:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_load_fifo\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \GPS_UART:BUART:rx_state_0\,
            main_2 => \GPS_UART:BUART:rx_bitclk_enable\,
            main_3 => \GPS_UART:BUART:rx_state_3\,
            main_4 => \GPS_UART:BUART:rx_state_2\,
            main_5 => \GPS_UART:BUART:rx_count_6\,
            main_6 => \GPS_UART:BUART:rx_count_5\,
            main_7 => \GPS_UART:BUART:rx_count_4\);

    \GPS_UART:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_state_3\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \GPS_UART:BUART:rx_state_0\,
            main_2 => \GPS_UART:BUART:rx_bitclk_enable\,
            main_3 => \GPS_UART:BUART:rx_state_3\,
            main_4 => \GPS_UART:BUART:rx_state_2\,
            main_5 => \GPS_UART:BUART:rx_count_6\,
            main_6 => \GPS_UART:BUART:rx_count_5\,
            main_7 => \GPS_UART:BUART:rx_count_4\);

    \GPS_UART:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_state_2\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \GPS_UART:BUART:rx_state_0\,
            main_2 => \GPS_UART:BUART:rx_bitclk_enable\,
            main_3 => \GPS_UART:BUART:rx_state_3\,
            main_4 => \GPS_UART:BUART:rx_state_2\,
            main_5 => \GPS_UART:BUART:rx_count_6\,
            main_6 => \GPS_UART:BUART:rx_count_5\,
            main_7 => \GPS_UART:BUART:rx_count_4\,
            main_8 => Net_1230,
            main_9 => \GPS_UART:BUART:rx_last\);

    \GPS_UART:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_bitclk_enable\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:rx_count_2\,
            main_1 => \GPS_UART:BUART:rx_count_1\,
            main_2 => \GPS_UART:BUART:rx_count_0\);

    \GPS_UART:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_state_stop1_reg\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \GPS_UART:BUART:rx_state_0\,
            main_2 => \GPS_UART:BUART:rx_state_3\,
            main_3 => \GPS_UART:BUART:rx_state_2\);

    \GPS_UART:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:pollcount_1\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:rx_count_2\,
            main_1 => \GPS_UART:BUART:rx_count_1\,
            main_2 => \GPS_UART:BUART:pollcount_1\,
            main_3 => Net_1230,
            main_4 => \GPS_UART:BUART:pollcount_0\);

    \GPS_UART:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:pollcount_0\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:rx_count_2\,
            main_1 => \GPS_UART:BUART:rx_count_1\,
            main_2 => Net_1230,
            main_3 => \GPS_UART:BUART:pollcount_0\);

    \GPS_UART:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_status_3\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => \GPS_UART:BUART:tx_ctrl_mark_last\,
            main_1 => \GPS_UART:BUART:rx_state_0\,
            main_2 => \GPS_UART:BUART:rx_bitclk_enable\,
            main_3 => \GPS_UART:BUART:rx_state_3\,
            main_4 => \GPS_UART:BUART:rx_state_2\,
            main_5 => \GPS_UART:BUART:pollcount_1\,
            main_6 => Net_1230,
            main_7 => \GPS_UART:BUART:pollcount_0\);

    \GPS_UART:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \GPS_UART:BUART:rx_last\,
            clock_0 => \GPS_UART:Net_9\,
            main_0 => Net_1230);

    Net_1114:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1114,
            clock_0 => Net_1240,
            main_0 => Net_1093,
            main_1 => Net_1017);

    Net_1126:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1126,
            clock_0 => Net_1240,
            main_0 => Net_1017,
            main_1 => Net_1097);

END __DEFAULT__;
