ä»¥ä¸‹æ˜¯ä¸º `simple_8bit_adder` æ¨¡å—ç”Ÿæˆçš„å®Œæ•´ **Verilog æµ‹è¯•å° (testbench)**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

### âœ… **1. Testbench æ¨¡å—å£°æ˜**

```verilog
module tb_simple_8bit_adder;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10.0ns;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // å®ä¾‹åŒ–è¢«æµ‹æ¨¡å—
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ
    reg clk;

    initial begin
        clk = 0;
        forever # (CLK_PERIOD / 2) clk = ~clk; // 50%å ç©ºæ¯”
    end

    initial begin
        $monitor("Time: %t | a = %b, b = %b, cin = %b | sum = %b, cout = %b", 
                 $time, a, b, cin, sum, cout);

        // åˆå§‹åŒ–è¾“å…¥
        a = 8'b00000000;
        b = 8'b00000000;
        cin = 1'b0;

        // ä»¿çœŸæ—¶é—´æ§åˆ¶
        # (CLK_PERIOD * 1000); // 1000ä¸ªæ—¶é’Ÿå‘¨æœŸ

        $finish;
    end

    // æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ
    initial begin
        // æµ‹è¯•æ‰€æœ‰å¯èƒ½çš„è¾“å…¥ç»„åˆï¼ˆ0åˆ°255ï¼‰
        for (int i = 0; i <= 255; i = i + 1) begin
            for (int j = 0; j <= 255; j = j + 1) begin
                for (int k = 0; k <= 1; k = k + 1) begin
                    a = i;
                    b = j;
                    cin = k;

                    # (CLK_PERIOD); // ç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸä»¥ç¨³å®šè¾“å‡º

                    // éªŒè¯ç»“æœ
                    $display("Testing a = %d (0x%02x), b = %d (0x%02x), cin = %b", i, i, j, j, k);
                    $display("Expected sum = %d (0x%02x), Expected cout = %b", (i + j + k) % 256, (i + j + k) % 256, (i + j + k) >= 256);

                    // æ£€æŸ¥ç»“æœæ˜¯å¦æ­£ç¡®
                    if (sum !== (i + j + k) % 256) begin
                        $display("ERROR: sum mismatch at time %t: expected %b, got %b", $time, (i + j + k) % 256, sum);
                    end

                    if (cout !== ((i + j + k) >= 256)) begin
                        $display("ERROR: cout mismatch at time %t: expected %b, got %b", $time, ((i + j + k) >= 256), cout);
                    end
                end
            end
        end

        // è¾¹ç•Œæ¡ä»¶æµ‹è¯•
        $display("Boundary Condition Test: a=255, b=255, cin=1");
        a = 8'b11111111;
        b = 8'b11111111;
        cin = 1'b1;
        # (CLK_PERIOD);
        if (sum !== 0) begin
            $display("ERROR: sum mismatch for a=255, b=255, cin=1: expected 0, got %b", sum);
        end
        if (cout !== 1) begin
            $display("ERROR: cout mismatch for a=255, b=255, cin=1: expected 1, got %b", cout);
        end
    end

endmodule
```

---

### âœ… **2. ä¿¡å·å£°æ˜**

- `a`, `b`: 8ä½è¾“å…¥
- `cin`: è¿›ä½è¾“å…¥
- `sum`: 8ä½åŠ æ³•ç»“æœ
- `cout`: è¿›ä½è¾“å‡º

---

### âœ… **3. æ—¶é’Ÿå’Œå¤ä½ç”Ÿæˆ**

- ä½¿ç”¨ `initial` å—ç”Ÿæˆä¸€ä¸ªå‘¨æœŸä¸º `10.0ns` çš„æ—¶é’Ÿä¿¡å·ã€‚
- ä½¿ç”¨ `$monitor` æ˜¾ç¤ºå®æ—¶çŠ¶æ€ã€‚

---

### âœ… **4. è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**

- å®ä¾‹åŒ– `simple_8bit_adder` æ¨¡å—ï¼Œå¹¶è¿æ¥æ‰€æœ‰ç«¯å£ã€‚

---

### âœ… **5. æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**

- ä½¿ç”¨ä¸‰é‡åµŒå¥—å¾ªç¯éå†æ‰€æœ‰ `a`ã€`b` å’Œ `cin` çš„ç»„åˆï¼ˆ0~255ï¼Œ0~1ï¼‰ã€‚
- æ¯æ¬¡è®¾ç½®è¾“å…¥åç­‰å¾…ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸä»¥ç¡®ä¿è¾“å‡ºç¨³å®šã€‚

---

### âœ… **6. ç»“æœæ£€æŸ¥å’Œæ˜¾ç¤º**

- ä½¿ç”¨ `$display` æ˜¾ç¤ºå½“å‰æµ‹è¯•å€¼ã€‚
- ä½¿ç”¨ `$monitor` å®æ—¶æ˜¾ç¤ºå½“å‰è¾“å…¥å’Œè¾“å‡ºã€‚
- å¯¹æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹è¿›è¡Œæ¯”è¾ƒï¼Œè‹¥ä¸åŒ¹é…åˆ™è¾“å‡ºé”™è¯¯ä¿¡æ¯ã€‚

---

### âœ… **7. é€‚å½“çš„ $display å’Œ $monitor è¯­å¥**

- `$monitor`ï¼šåœ¨æ¯æ¬¡ä¿¡å·å˜åŒ–æ—¶æ‰“å°å½“å‰çŠ¶æ€ã€‚
- `$display`ï¼šåœ¨æ¯ä¸ªæµ‹è¯•ç”¨ä¾‹å¼€å§‹æ—¶æ‰“å°è¾“å…¥å€¼ã€‚
- é”™è¯¯ä¿¡æ¯ä½¿ç”¨ `$display` è¾“å‡ºï¼Œä¾¿äºè°ƒè¯•ã€‚

---

### ğŸ“Œ **æ³¨æ„äº‹é¡¹**

- è¯¥æµ‹è¯•å°ä½¿ç”¨äº† `initial` å—æ¥ç”Ÿæˆæµ‹è¯•æ¿€åŠ±ï¼Œé€‚ç”¨äºåŠŸèƒ½éªŒè¯ã€‚
- å¦‚æœéœ€è¦æ›´å¤æ‚çš„æµ‹è¯•åœºæ™¯ï¼ˆå¦‚éšæœºæµ‹è¯•æˆ–è¦†ç›–ç‡åˆ†æï¼‰ï¼Œå¯ä»¥æ‰©å±•æ­¤æµ‹è¯•å°ã€‚
- ç”±äº `simple_8bit_adder` æ˜¯ç»„åˆé€»è¾‘æ¨¡å—ï¼Œä¸éœ€è¦åŒæ­¥æ—¶åºï¼Œå› æ­¤æµ‹è¯•ä¸­æ²¡æœ‰ä½¿ç”¨ `always @(posedge clk)`ã€‚

---

### âœ… **è¿è¡Œå»ºè®®**

ä½ å¯ä»¥å°†æ­¤ä»£ç ä¿å­˜ä¸º `tb_simple_8bit_adder.v`ï¼Œç„¶åä½¿ç”¨å¦‚ä¸‹å‘½ä»¤è¿›è¡Œä»¿çœŸï¼ˆä¾‹å¦‚ä½¿ç”¨ ModelSim æˆ– Verilatorï¼‰ï¼š

```bash
iverilog -o tb_simple_8bit_adder tb_simple_8bit_adder.v simple_8bit_adder.v
vvp tb_simple_8bit_adder
```

è¿™å°†è¿è¡Œå®Œæ•´çš„æµ‹è¯•å¹¶è¾“å‡ºæ‰€æœ‰æµ‹è¯•ç»“æœã€‚