module wideexpr_00476(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'sb1;
  assign y1 = (-(s5))^((s1)^~(s2));
  assign y2 = (s4)>>((ctrl[3]?(ctrl[0]?((((1'sb0)&(s2))|((s5)-(s2)))^((ctrl[4]?$signed(s0):(5'sb11011)^~(4'sb0110))))>>>($unsigned(-(2'sb11))):$signed((($signed(5'sb00000))<<<({u0,5'sb11011,u5,s5}))<=(4'sb0011))):+({2{{1{((s3)<<(3'b010))|(5'sb00100)}}}})));
  assign y3 = (ctrl[1]?$signed(+(1'b0)):($signed(2'b10))<<<(({2{(ctrl[1]?6'sb110101:2'sb00)}})<<(s4)));
  assign y4 = 3'sb000;
  assign y5 = ((ctrl[5]?(s7)^~((4'sb0010)<<(|($signed(3'sb100)))):(ctrl[6]?s0:4'sb1111)))<<<(s2);
  assign y6 = s6;
  assign y7 = ((-($signed((+(!((ctrl[3]?u1:s4))))+(+(((ctrl[3]?2'sb00:s1))>>>((ctrl[2]?s7:s6)))))))<<<($signed(((+({$signed(2'sb01),$signed(5'sb00100),s4}))>>>({4{s3}}))-(u2))))<<<(2'sb01);
endmodule
