Classic Timing Analyzer report for Lab_1
Mon Apr 10 09:56:41 2023
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                 ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.424 ns                                       ; bit_counter:counter_|output_count[0] ; counter[0]                           ; clk_       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.464 ns                                       ; func_select                          ; func_output                          ; --         ; --       ; 0            ;
; Clock Setup: 'clk_'          ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; bit_counter:counter_|output_count[0] ; bit_counter:counter_|output_count[2] ; clk_       ; clk_     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                      ;                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                 ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; bit_counter:counter_|output_count[0] ; bit_counter:counter_|output_count[2] ; clk_       ; clk_     ; None                        ; None                      ; 0.640 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; bit_counter:counter_|output_count[2] ; bit_counter:counter_|output_count[2] ; clk_       ; clk_     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; bit_counter:counter_|output_count[0] ; bit_counter:counter_|output_count[1] ; clk_       ; clk_     ; None                        ; None                      ; 0.426 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; bit_counter:counter_|output_count[1] ; bit_counter:counter_|output_count[2] ; clk_       ; clk_     ; None                        ; None                      ; 0.419 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; bit_counter:counter_|output_count[0] ; bit_counter:counter_|output_count[0] ; clk_       ; clk_     ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; bit_counter:counter_|output_count[1] ; bit_counter:counter_|output_count[1] ; clk_       ; clk_     ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; tco                                                                                                 ;
+-------+--------------+------------+--------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                 ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------+-------------+------------+
; N/A   ; None         ; 6.424 ns   ; bit_counter:counter_|output_count[0] ; counter[0]  ; clk_       ;
; N/A   ; None         ; 6.387 ns   ; bit_counter:counter_|output_count[1] ; counter[1]  ; clk_       ;
; N/A   ; None         ; 5.760 ns   ; bit_counter:counter_|output_count[0] ; func_output ; clk_       ;
; N/A   ; None         ; 5.286 ns   ; bit_counter:counter_|output_count[2] ; func_output ; clk_       ;
; N/A   ; None         ; 5.049 ns   ; bit_counter:counter_|output_count[2] ; counter[2]  ; clk_       ;
+-------+--------------+------------+--------------------------------------+-------------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+-------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To          ;
+-------+-------------------+-----------------+-------------+-------------+
; N/A   ; None              ; 7.464 ns        ; func_select ; func_output ;
+-------+-------------------+-----------------+-------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Apr 10 09:56:41 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 3-bit_and_xor -c Lab_1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_" is an undefined clock
Info: Clock "clk_" Internal fmax is restricted to 500.0 MHz between source register "bit_counter:counter_|output_count[0]" and destination register "bit_counter:counter_|output_count[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.640 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 5; REG Node = 'bit_counter:counter_|output_count[0]'
            Info: 2: + IC(0.257 ns) + CELL(0.228 ns) = 0.485 ns; Loc. = LCCOMB_X15_Y2_N26; Fanout = 1; COMB Node = 'bit_counter:counter_|output_count[2]~1'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.640 ns; Loc. = LCFF_X15_Y2_N27; Fanout = 3; REG Node = 'bit_counter:counter_|output_count[2]'
            Info: Total cell delay = 0.383 ns ( 59.84 % )
            Info: Total interconnect delay = 0.257 ns ( 40.16 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_" to destination register is 2.471 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk_~clkctrl'
                Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X15_Y2_N27; Fanout = 3; REG Node = 'bit_counter:counter_|output_count[2]'
                Info: Total cell delay = 1.472 ns ( 59.57 % )
                Info: Total interconnect delay = 0.999 ns ( 40.43 % )
            Info: - Longest clock path from clock "clk_" to source register is 2.471 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk_~clkctrl'
                Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 5; REG Node = 'bit_counter:counter_|output_count[0]'
                Info: Total cell delay = 1.472 ns ( 59.57 % )
                Info: Total interconnect delay = 0.999 ns ( 40.43 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk_" to destination pin "counter[0]" through register "bit_counter:counter_|output_count[0]" is 6.424 ns
    Info: + Longest clock path from clock "clk_" to source register is 2.471 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk_~clkctrl'
        Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 5; REG Node = 'bit_counter:counter_|output_count[0]'
        Info: Total cell delay = 1.472 ns ( 59.57 % )
        Info: Total interconnect delay = 0.999 ns ( 40.43 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.859 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y2_N1; Fanout = 5; REG Node = 'bit_counter:counter_|output_count[0]'
        Info: 2: + IC(1.705 ns) + CELL(2.154 ns) = 3.859 ns; Loc. = PIN_W1; Fanout = 0; PIN Node = 'counter[0]'
        Info: Total cell delay = 2.154 ns ( 55.82 % )
        Info: Total interconnect delay = 1.705 ns ( 44.18 % )
Info: Longest tpd from source pin "func_select" to destination pin "func_output" is 7.464 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W20; Fanout = 1; PIN Node = 'func_select'
    Info: 2: + IC(3.946 ns) + CELL(0.228 ns) = 5.004 ns; Loc. = LCCOMB_X15_Y2_N24; Fanout = 1; COMB Node = 'gate:gate_|Func_output~3'
    Info: 3: + IC(0.498 ns) + CELL(1.962 ns) = 7.464 ns; Loc. = PIN_W13; Fanout = 0; PIN Node = 'func_output'
    Info: Total cell delay = 3.020 ns ( 40.46 % )
    Info: Total interconnect delay = 4.444 ns ( 59.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Mon Apr 10 09:56:41 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


