###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID mpu.ucsd.edu)
#  Generated on:      Sat Jun 26 04:00:29 2021
#  Design:            test2231
#  Command:           defOut -routing test2231_drouted.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test2231 ;
UNITS DISTANCE MICRONS 4000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "postcts" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2.0160 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1.8900 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 408384 408384 ) ;

ROW CORE_ROW_0 asap7sc7p5t 0 0 FS DO 37 BY 1 STEP 216 0
 ;
ROW CORE_ROW_1 asap7sc7p5t 0 1080 N DO 37 BY 1 STEP 216 0
 ;
ROW CORE_ROW_2 asap7sc7p5t 0 2160 FS DO 37 BY 1 STEP 216 0
 ;
ROW CORE_ROW_3 asap7sc7p5t 0 3240 N DO 37 BY 1 STEP 216 0
 ;
ROW CORE_ROW_4 asap7sc7p5t 0 4320 FS DO 37 BY 1 STEP 216 0
 ;
ROW CORE_ROW_5 asap7sc7p5t 0 5400 N DO 37 BY 1 STEP 216 0
 ;
ROW CORE_ROW_6 asap7sc7p5t 0 6480 FS DO 37 BY 1 STEP 216 0
 ;

TRACKS X 2016 DO 283 STEP 1440 LAYER Pad ;
TRACKS Y 2112 DO 265 STEP 1536 LAYER Pad ;
TRACKS Y 2112 DO 265 STEP 1536 LAYER M9 ;
TRACKS X 2016 DO 283 STEP 1440 LAYER M9 ;
TRACKS X 576 DO 354 STEP 1152 LAYER M8 ;
TRACKS Y 2112 DO 265 STEP 1536 LAYER M8 ;
TRACKS Y 576 DO 354 STEP 1152 LAYER M7 ;
TRACKS X 576 DO 354 STEP 1152 LAYER M7 ;
TRACKS X 864 DO 472 STEP 864 LAYER M6 ;
TRACKS Y 576 DO 354 STEP 1152 LAYER M6 ;
TRACKS Y 816 DO 531 STEP 768 LAYER M5 ;
TRACKS X 864 DO 472 STEP 864 LAYER M5 ;
TRACKS X 576 DO 708 STEP 576 LAYER M4 ;
TRACKS Y 816 DO 531 STEP 768 LAYER M4 ;
TRACKS Y 576 DO 708 STEP 576 LAYER M3 ;
TRACKS X 576 DO 708 STEP 576 LAYER M3 ;
TRACKS X 576 DO 708 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 708 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 708 STEP 576 LAYER M1 ;
TRACKS X 576 DO 708 STEP 576 LAYER M1 ;

GCELLGRID Y 408388 DO 1 STEP 10660 ;
GCELLGRID Y 17568 DO 45 STEP 8640 ;
GCELLGRID Y -40 DO 2 STEP 8968 ;
GCELLGRID X 408388 DO 1 STEP 10660 ;
GCELLGRID X 17568 DO 45 STEP 8640 ;
GCELLGRID X -4 DO 2 STEP 8932 ;

COMPONENTS 7 ;
- Q1_stage3_domain1_reg DFFHQNx3_ASAP7_75t_SL + PLACED ( 648 0 ) S + WEIGHT 1
 ;
- g103 NAND2xp5_ASAP7_75t_SL + PLACED ( 3888 1080 ) N
 ;
- Q1_stage2_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 432 2160 ) S + WEIGHT 1
 ;
- g105 NAND2xp5_ASAP7_75t_SL + PLACED ( 2592 3240 ) FN
 ;
- Q1_stage1_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 648 4320 ) S + WEIGHT 1
 ;
- g107 OAI21xp5_ASAP7_75t_SL + PLACED ( 2376 6480 ) FS
 ;
- g108 INVx3_ASAP7_75t_SL + PLACED ( 4536 6480 ) S
 ;
END COMPONENTS

PINS 6 ;
- in1_domain1 + NET in1_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- in2_domain1 + NET in2_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- out1_domain1 + NET out1_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- out2_domain1 + NET out2_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- clk1 + NET clk1 + DIRECTION INPUT + USE SIGNAL
 ;
- rst + NET rst + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- vdd
  + USE POWER
 ;
- vss
  + USE GROUND
 ;
END SPECIALNETS

NETS 12 ;
- in1_domain1
  ( PIN in1_domain1 ) ( g107 A1 )
 ;
- in2_domain1
  ( PIN in2_domain1 ) ( g107 A2 )
 ;
- clk1
  ( PIN clk1 ) ( Q1_stage1_domain1_reg CLK ) ( Q1_stage2_domain1_reg CLK )
  ( Q1_stage3_domain1_reg CLK )
  + FIXED M1 ( 4428 2700 0 ) ( 5184 * )
    NEW M1 ( 4644 576 0 ) ( 5076 * )
    NEW M1 ( 4644 4860 0 ) ( 5760 * )
    NEW M1 ( 5076 576 ) ( 5760 * )
    NEW M1 ( 5184 2700 ) ( * 2880 )
    NEW M1 ( 5184 2880 ) ( 5760 * )
    NEW M1 ( 5760 576 ) ( * 2880 )
    NEW M1 ( 5760 2880 ) ( * 4860 )
  + USE CLOCK
  + WEIGHT 20
 ;
- rst
  ( PIN rst ) ( g108 A )
 ;
- out1_domain1
  ( PIN out1_domain1 )
 ;
- out2_domain1
  ( PIN out2_domain1 ) ( Q1_stage3_domain1_reg QN )
 ;
- Q1_stage1_domain1
  ( Q1_stage1_domain1_reg QN ) ( g105 B )
  + ROUTED M2 ( 576 4032 ) ( 2956 * ) VIA12
    NEW M3 ( 576 4032 ) ( * 4608 ) VIA23
    NEW M2 ( 576 4608 ) ( 756 * ) VIA12
    NEW M3 ( 576 4032 ) VIA23
 ;
- Q1_stage2_domain1
  ( Q1_stage2_domain1_reg QN ) ( g103 B )
  + ROUTED M2 ( 1728 6336 ) ( 5760 * ) VIA23
    NEW M3 ( 1728 1728 ) ( * 6336 ) VIA23
    NEW M2 ( 576 1728 ) ( 1728 * ) VIA23
    NEW M2 ( 576 2880 ) RECT ( -368 -144 224 144 )
    NEW M1 ( 540 2880 0 ) ( 576 * ) VIA12
    NEW M3 ( 576 1728 ) ( * 2880 ) VIA23
    NEW M2 ( 4428 1728 ) ( 4608 * ) VIA23
    NEW M3 ( 4608 1728 ) ( * 3456 ) VIA23
    NEW M2 ( 4608 3456 ) ( 5760 * ) VIA23
    NEW M3 ( 5760 3456 ) ( * 6336 )
    NEW M3 ( 576 1728 ) VIA23
    NEW M2 ( 4428 1728 ) VIA12
 ;
- n_0
  ( g107 Y ) ( Q1_stage1_domain1_reg D )
  + ROUTED M2 ( 4032 6912 ) ( 4608 * ) VIA23
    NEW M1 ( 3384 6804 0 ) ( 4032 * )
    NEW M1 ( 3996 4608 0 ) ( 4032 * ) VIA12
    NEW M3 ( 4032 4608 ) ( * 5760 ) VIA23
    NEW M2 ( 4032 5760 ) ( 4608 * ) VIA23
    NEW M1 ( 4032 6804 ) ( * 6912 ) VIA12
    NEW M3 ( 4608 5760 ) ( * 6912 )
    NEW M3 ( 4032 4608 ) VIA23
 ;
- n_1
  ( g108 Y ) ( g107 B ) ( g105 A ) ( g103 A )
  + ROUTED M2 ( 4032 8064 ) ( 6912 * ) VIA23
    NEW M2 ( 2880 1728 ) ( 3996 * ) VIA12
    NEW M2 ( 2880 6912 ) ( 3132 * ) VIA12
    NEW M3 ( 2880 1728 ) ( * 6912 ) VIA23
    NEW M3 ( 2880 6912 ) ( * 8064 ) VIA23
    NEW M2 ( 2880 8064 ) ( 4032 * ) VIA12
    NEW M2 ( 3348 4032 ) ( 6912 * ) VIA23
    NEW M1 ( 4032 8064 ) ( 4752 * )
    NEW M1 ( 4752 7452 0 ) ( * 8064 )
    NEW M3 ( 6912 4032 ) ( * 8064 )
    NEW M3 ( 2880 1728 ) VIA23
    NEW M2 ( 3348 4032 ) VIA12
 ;
- n_2
  ( g105 Y ) ( Q1_stage2_domain1_reg D )
  + ROUTED M2 ( 3456 2304 ) ( 3744 * ) VIA12
    NEW M2 ( 2304 9216 ) ( 3456 * ) VIA23
    NEW M3 ( 2304 3528 ) ( * 9216 ) VIA23
    NEW M2 ( 2304 3528 ) RECT ( -224 -144 368 144 )
    NEW M1 ( 2304 3528 ) ( 2664 * 0 )
    NEW M3 ( 3456 2304 ) ( * 9216 )
    NEW M2 ( 2304 3528 ) VIA12
    NEW M3 ( 2304 3528 ) VIA23
    NEW M3 ( 3456 2304 ) VIA23
 ;
- n_3
  ( g103 Y ) ( Q1_stage3_domain1_reg D )
  + ROUTED M2 ( 4752 1872 ) ( 6336 * ) VIA12
    NEW M2 ( 4032 576 ) ( 4352 * ) VIA12
    NEW M3 ( 4032 1152 ) RECT ( -144 -800 144 356 )
    NEW M3 ( 4032 576 ) ( * 1152 ) VIA23
    NEW M2 ( 4032 1152 ) ( 6336 * ) VIA12
    NEW M1 ( 4680 1872 0 ) ( 4752 * ) VIA12
    NEW M1 ( 6336 1152 ) ( * 1872 )
    NEW M3 ( 4032 576 ) VIA23
 ;
END NETS

END DESIGN
