#pragma once

#include <cereal/cereal.hpp>
#include <cereal/types/polymorphic.hpp>
#include <optional>

#include "Common/Constants.hpp"
#include "Common/Types/Bus/ByteBus.hpp"
#include "Common/Types/Memory/ArrayByteMemory.hpp"
#include "Common/Types/Mips/MipsCoprocessor.hpp"
#include "Common/Types/Primitive.hpp"
#include "Common/Types/Register/MapperHwordWordRegister.hpp"
#include "Common/Types/Register/PcRegisters.hpp"
#include "Common/Types/Register/SizedHwordRegister.hpp"
#include "Common/Types/Register/SizedQwordRegister.hpp"
#include "Resources/Ee/Vpu/Vu/VuBranchDelaySlot.hpp"
#include "Resources/Ee/Vpu/Vu/VuPipelines.hpp"
#include "Resources/Ee/Vpu/Vu/VuState.hpp"
#include "Resources/Ee/Vpu/Vu/VuUnitRegisters.hpp"

class EeCoreCop0;

/// A base class for a VU unit resource.
class VuUnit_Base
{
public:
    VuUnit_Base(const int core_id);

    /// ID of the VU.
    int core_id;

    /// VU floating point registers (VF) (128-bit) and integer registers (VI) (16-bit).
    /// The first VI register is a constant 0 register.
    /// See VU Users Manual page 18.
    SizedQwordRegister vf[Constants::EE::VPU::VU::NUMBER_VF_REGISTERS];
    SizedHwordRegister vi[Constants::EE::VPU::VU::NUMBER_VI_REGISTERS];

    /// ACC register. Used by instructions such as ADDA and MULA.
    /// See VU Users Manual page 33.
    SizedQwordRegister acc;

    /// I register. Used to store immediate values.
    /// See VU Users Manual page 33.
    SizedWordRegister i;

    /// Q register. Used to store division/sqrt values.
    /// See VU Users Manual page 34.
    SizedWordRegister q;

    /// R register. Used to store random numbers generated.
    /// See VU Users Manual page 34.
    SizedWordRegister r;

    /// P register. Used to store EFU result values.
    /// See VU Users Manual page 34.
    SizedWordRegister p;

    /// The Flag registers (MAC, Status and Clipping), used to hold special results from calculations.
    /// See VU Users Manual page 40.
    /// The MAC register is dependant on the Status register for special functionality.
    VuUnitRegister_Status status;
    VuUnitRegister_Mac mac;
    VuUnitRegister_Clipping clipping;

    /// PC (program counter) register for micro subroutines.
    /// Also known as the TPC (termination PC), treated as the same thing.
    /// Made to be 32-bit even though only 16-bits are used (bus maps easier).
    WordPcRegister pc;
    VuBranchDelaySlot<> bdelay;

    /// The CMSAR register used for micro subroutine execution.
    /// See VU Users Manual page 202.
    VuUnitRegister_Cmsar cmsar;

    /// VU0 contains a physical memory map of its real working space (& mirrors) and the VU1 registers.
    /// For VU1, it is just a direct map of its real working space (needed to keep it OOP friendly).
    /// See EE Users Manual page 84.
    ByteBus<uhword> bus;

    /// Mappers for the VI (Hword) registers to WordRegisters.
    /// Used by different things, eg: ccr registers for VU0 and bus mappings for VU1.
    MapperHwordWordRegister vi_32[Constants::EE::VPU::VU::NUMBER_VI_REGISTERS];

    /// VU operation state. The VU has 3 operation states: Ready, Run, Stop.
    VuOperationState operation_state;
    
    /// VU pipelines.
    FmacPipeline fmac[4];
    FdivPipeline fdiv;
    EfuPipeline efu;
    IaluPipeline ialu;
    LsuPipeline lsu;

public:
    template<class Archive>
    void serialize(Archive & archive)
    {
        archive(
            CEREAL_NVP(vf),
            CEREAL_NVP(vi),
            CEREAL_NVP(acc),
            CEREAL_NVP(i),
            CEREAL_NVP(q),
            CEREAL_NVP(r),
            CEREAL_NVP(p),
            CEREAL_NVP(status),
            CEREAL_NVP(mac),
            CEREAL_NVP(clipping),
            CEREAL_NVP(pc),
            CEREAL_NVP(cmsar)
        );
    }
};

/// Represents VU0.
/// It is attached as a MIPS coprocessor to the EE Core, as COP2.
class VuUnit_Vu0 : public VuUnit_Base, public MipsCoprocessor
{
public:
    VuUnit_Vu0(const int core_id);

    /// Check if this VU unit is usable in macro mode from the EE Core by
    /// checking the EE Core's COP0.Status.CU2 bit.
    bool is_usable() override;

    /// VU memory, defined on page 18 of the VU Users Manual.
    ArrayByteMemory memory_micro; // 4 KiB.
    ArrayByteMemory memory_mem;   // 4 KiB.

    /// The CCR (control registers) array (32) needed for the CTC2 and CFC2 EE Core instructions.
    /// See VU Users Manual page 200 & 201.
    /// The first 16 registers are allocated to the VU0 VI registers,
    /// with the last 16 registers allocated to various control registers.
    WordRegister* ccr[Constants::EE::VPU::VU::NUMBER_VU0_CCR_REGISTERS];

    /// Reference to the EE Core COP0 coprocessor, needed for the Status register.
    EeCoreCop0* cop0;

    /// When M-bit is specified, this register is placed into its respective CCR.
    int transferred_reg_location;
    std::optional<SizedWordRegister> transferred_reg;

public:
    template<class Archive>
    void serialize(Archive & archive)
    {
        archive(
            cereal::base_class<VuUnit_Base>(this),
            CEREAL_NVP(memory_micro),
            CEREAL_NVP(memory_mem)
        );
    }
};

/// Represents VU1.
class VuUnit_Vu1 : public VuUnit_Base
{
public:
    VuUnit_Vu1(const int core_id);

    /// VU memory, defined on page 18 of the VU Users Manual.
    ArrayByteMemory memory_micro; // 16 KiB.
    ArrayByteMemory memory_mem;   // 16 KiB.

public:
    template<class Archive>
    void serialize(Archive & archive)
    {
        archive(
            cereal::base_class<VuUnit_Base>(this),
            CEREAL_NVP(memory_micro),
            CEREAL_NVP(memory_mem)
        );
    }
};
