Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: keyGen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keyGen.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keyGen"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : keyGen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/key_counter_v2.vhd" in Library work.
Entity <key_counter_v2> compiled.
Entity <key_counter_v2> (Architecture <behavioral>) compiled.
Compiling vhdl file "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/srl16_8.vhd" in Library work.
Architecture behavioral of Entity srl16_8 is up to date.
Compiling vhdl file "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/addr_gen.vhd" in Library work.
Architecture behavioral of Entity addr_gen is up to date.
Compiling vhdl file "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/subBytes_CHEAT.vhd" in Library work.
Architecture rtl of Entity subbytes is up to date.
Compiling vhdl file "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/RCon_gen.vhd" in Library work.
Architecture behavioral of Entity rcon_gen is up to date.
Compiling vhdl file "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/keyGen.vhd" in Library work.
Architecture behavioral of Entity keygen is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <keyGen> in library <work> (architecture <behavioral>) with generics.
	subBytesN = 2

Analyzing hierarchy for entity <key_counter_v2> in library <work> (architecture <behavioral>) with generics.
	Ncycles = 2

Analyzing hierarchy for entity <srl16_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addr_gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SUBBYTES> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <RCon_gen> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <keyGen> in library <work> (Architecture <behavioral>).
	subBytesN = 2
Entity <keyGen> analyzed. Unit <keyGen> generated.

Analyzing generic Entity <key_counter_v2> in library <work> (Architecture <behavioral>).
	Ncycles = 2
    Set user-defined property "INIT =  0000" for instance <SRLC16E_0> in unit <key_counter_v2>.
    Set user-defined property "INIT =  0000" for instance <SRLC16E_1> in unit <key_counter_v2>.
    Set user-defined property "INIT =  0000" for instance <SRLC16E_5Delay> in unit <key_counter_v2>.
Entity <key_counter_v2> analyzed. Unit <key_counter_v2> generated.

Analyzing Entity <srl16_8> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0000" for instance <GEN_SRLS[0].SRLC16E_inst> in unit <srl16_8>.
    Set user-defined property "INIT =  0000" for instance <GEN_SRLS[1].SRLC16E_inst> in unit <srl16_8>.
    Set user-defined property "INIT =  0000" for instance <GEN_SRLS[2].SRLC16E_inst> in unit <srl16_8>.
    Set user-defined property "INIT =  0000" for instance <GEN_SRLS[3].SRLC16E_inst> in unit <srl16_8>.
    Set user-defined property "INIT =  0000" for instance <GEN_SRLS[4].SRLC16E_inst> in unit <srl16_8>.
    Set user-defined property "INIT =  0000" for instance <GEN_SRLS[5].SRLC16E_inst> in unit <srl16_8>.
    Set user-defined property "INIT =  0000" for instance <GEN_SRLS[6].SRLC16E_inst> in unit <srl16_8>.
    Set user-defined property "INIT =  0000" for instance <GEN_SRLS[7].SRLC16E_inst> in unit <srl16_8>.
Entity <srl16_8> analyzed. Unit <srl16_8> generated.

Analyzing Entity <addr_gen> in library <work> (Architecture <behavioral>).
Entity <addr_gen> analyzed. Unit <addr_gen> generated.

Analyzing Entity <SUBBYTES> in library <work> (Architecture <rtl>).
Entity <SUBBYTES> analyzed. Unit <SUBBYTES> generated.

Analyzing Entity <RCon_gen> in library <work> (Architecture <behavioral>).
Entity <RCon_gen> analyzed. Unit <RCon_gen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <addr_gen>.
    Related source file is "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/addr_gen.vhd".
WARNING:Xst:1780 - Signal <enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <addr_gen> synthesized.


Synthesizing Unit <SUBBYTES>.
    Related source file is "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/subBytes_CHEAT.vhd".
WARNING:Xst:647 - Input <INVE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x8-bit ROM for signal <invout$rom0000> created at line 301.
    Found 8-bit register for signal <affine>.
    Found 1-bit xor3 for signal <affine_0$xor0000> created at line 319.
    Found 1-bit xor3 for signal <affine_1$xor0000> created at line 318.
    Found 1-bit xor2 for signal <affine_1$xor0001> created at line 318.
    Found 1-bit xor2 for signal <affine_2$xor0000> created at line 317.
    Found 1-bit xor3 for signal <affine_2$xor0001> created at line 317.
    Found 1-bit xor2 for signal <affine_3$xor0000> created at line 316.
    Found 1-bit xor3 for signal <affine_4$xor0000> created at line 315.
    Found 1-bit xor2 for signal <affine_4$xor0001> created at line 315.
    Found 1-bit xor2 for signal <affine_4$xor0002> created at line 315.
    Found 1-bit xor3 for signal <affine_5$xor0000> created at line 314.
    Found 1-bit xor2 for signal <affine_5$xor0001> created at line 314.
    Found 1-bit xor2 for signal <affine_6$xor0000> created at line 313.
    Found 1-bit xor2 for signal <affine_7$xor0000> created at line 312.
    Found 1-bit xor2 for signal <affine_7$xor0001> created at line 312.
    Found 8-bit register for signal <invout>.
    Summary:
	inferred   1 ROM(s).
	inferred  16 D-type flip-flop(s).
	inferred   5 Xor(s).
Unit <SUBBYTES> synthesized.


Synthesizing Unit <RCon_gen>.
    Related source file is "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/RCon_gen.vhd".
    Found 8-bit register for signal <RConR>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RCon_gen> synthesized.


Synthesizing Unit <key_counter_v2>.
    Related source file is "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/key_counter_v2.vhd".
    Found 1-bit register for signal <addrEnableR>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <SRLEnableR>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <key_counter_v2> synthesized.


Synthesizing Unit <srl16_8>.
    Related source file is "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/srl16_8.vhd".
Unit <srl16_8> synthesized.


Synthesizing Unit <keyGen>.
    Related source file is "E:/OneDrive/PC Documents/Important/University/Year 4/EEE6225/Project/keyGeneration/keyGen.vhd".
WARNING:Xst:653 - Signal <subInv> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 8-bit xor2 for signal <calcKey>.
    Found 8-bit xor2 for signal <RconOut>.
Unit <keyGen> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x8-bit ROM                                         : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 11
 8-bit register                                        : 2
# Xors                                                 : 16
 1-bit xor2                                            : 9
 1-bit xor3                                            : 5
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SUBBYTES>.
INFO:Xst:3044 - The ROM <Mrom_invout_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <invout>.
INFO:Xst:3225 - The RAM <Mrom_invout_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <XIN>           |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <invout>        |          |
    |     dorstA         | connected to signal <RESET>         | high     |
    | reset value        | 00000000                                       |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <SUBBYTES> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port block RAM                       : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Xors                                                 : 16
 1-bit xor2                                            : 9
 1-bit xor3                                            : 5
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <keyGen> ...

Optimizing unit <addr_gen> ...

Optimizing unit <SUBBYTES> ...

Optimizing unit <RCon_gen> ...

Optimizing unit <key_counter_v2> ...

Optimizing unit <srl16_8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keyGen, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : keyGen.ngr
Top Level Output File Name         : keyGen
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 57
#      GND                         : 2
#      INV                         : 1
#      LUT2                        : 14
#      LUT3                        : 16
#      LUT4                        : 15
#      LUT4_L                      : 8
#      VCC                         : 1
# FlipFlops/Latches                : 22
#      FD                          : 4
#      FDR                         : 4
#      FDRE                        : 11
#      FDRSE                       : 1
#      FDSE                        : 2
# RAMS                             : 1
#      RAMB16                      : 1
# Shift Registers                  : 11
#      SRLC16E                     : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                       34  out of   1920     1%  
 Number of Slice Flip Flops:             22  out of   3840     0%  
 Number of 4 input LUTs:                 65  out of   3840     1%  
    Number used as logic:                54
    Number used as Shift registers:      11
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     97    20%  
 Number of BRAMs:                         1  out of     12     8%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.391ns (Maximum Frequency: 135.300MHz)
   Minimum input arrival time before clock: 4.788ns
   Maximum output required time after clock: 13.473ns
   Maximum combinational path delay: 9.212ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.391ns (frequency: 135.300MHz)
  Total number of paths / destination ports: 205 / 83
-------------------------------------------------------------------------
Delay:               7.391ns (Levels of Logic = 3)
  Source:            controller/SRLC16E_5Delay (FF)
  Destination:       keyStore/GEN_SRLS[7].SRLC16E_inst (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: controller/SRLC16E_5Delay to keyStore/GEN_SRLS[7].SRLC16E_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        8   3.195   1.151  controller/SRLC16E_5Delay (controller/addrEnDel)
     LUT3:I2->O            1   0.551   0.827  QMux<7>_SW1 (N40)
     LUT4_L:I3->LO         1   0.551   0.126  QMux<7> (QMux<7>)
     LUT4:I3->O            2   0.551   0.000  newKey<7>1 (keyout_7_OBUF)
     SRLC16E:D                 0.439          keyStore/GEN_SRLS[7].SRLC16E_inst
    ----------------------------------------
    Total                      7.391ns (5.287ns logic, 2.104ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 51 / 40
-------------------------------------------------------------------------
Offset:              4.788ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       addr_generator/counter_2 (FF)
  Destination Clock: CLK rising

  Data Path: RST to addr_generator/counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   0.821   1.483  RST_IBUF (subByte/RESET)
     LUT3:I0->O            3   0.551   0.907  addr_generator/counter_or00001 (addr_generator/counter_or0000)
     FDRE:R                    1.026          addr_generator/counter_0
    ----------------------------------------
    Total                      4.788ns (2.398ns logic, 2.390ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 56 / 8
-------------------------------------------------------------------------
Offset:              13.473ns (Levels of Logic = 4)
  Source:            controller/SRLC16E_5Delay (FF)
  Destination:       keyout<7> (PAD)
  Source Clock:      CLK rising

  Data Path: controller/SRLC16E_5Delay to keyout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        8   3.195   1.151  controller/SRLC16E_5Delay (controller/addrEnDel)
     LUT3:I2->O            1   0.551   0.827  QMux<7>_SW1 (N40)
     LUT4_L:I3->LO         1   0.551   0.126  QMux<7> (QMux<7>)
     LUT4:I3->O            2   0.551   0.877  newKey<7>1 (keyout_7_OBUF)
     OBUF:I->O                 5.644          keyout_7_OBUF (keyout<7>)
    ----------------------------------------
    Total                     13.473ns (10.492ns logic, 2.981ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 8
-------------------------------------------------------------------------
Delay:               9.212ns (Levels of Logic = 3)
  Source:            keyInEn (PAD)
  Destination:       keyout<7> (PAD)

  Data Path: keyInEn to keyout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.821   1.319  keyInEn_IBUF (keyInEn_IBUF)
     LUT4:I1->O            2   0.551   0.877  newKey<7>1 (keyout_7_OBUF)
     OBUF:I->O                 5.644          keyout_7_OBUF (keyout<7>)
    ----------------------------------------
    Total                      9.212ns (7.016ns logic, 2.196ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.49 secs
 
--> 

Total memory usage is 361460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

