
Central_control_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e81c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000061c  0800e9e0  0800e9e0  0001e9e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800effc  0800effc  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800effc  0800effc  0001effc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f004  0800f004  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f004  0800f004  0001f004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f008  0800f008  0001f008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800f00c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000684  200001f0  0800f1fc  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000874  0800f1fc  00020874  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000216d0  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ce9  00000000  00000000  000418f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001aa0  00000000  00000000  000455e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001960  00000000  00000000  00047080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00030309  00000000  00000000  000489e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000211d7  00000000  00000000  00078ce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001266e3  00000000  00000000  00099ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001c05a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008264  00000000  00000000  001c05f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800e9c4 	.word	0x0800e9c4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001f4 	.word	0x200001f4
 80001fc:	0800e9c4 	.word	0x0800e9c4

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <getSync>:
		sprintf(buf, "sig: %d x: %d y: %d width: %d height: %d index: %d age: %d\r\n", (pixy.curr_blocks + n)->m_signature, (pixy.curr_blocks + n)->m_x, (pixy.curr_blocks + n)->m_y, (pixy.curr_blocks + n)->m_width, (pixy.curr_blocks + n)->m_height, (pixy.curr_blocks + n)->m_index, (pixy.curr_blocks + n)->m_age);
	printf(buf);
}


int16_t getSync() {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
	uint8_t i, j, c, cprev;
	int16_t res;
	uint16_t start;

	// parse bytes until we find sync
	for (i = j = 0, cprev = 0; true; i++) {
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	73bb      	strb	r3, [r7, #14]
 8000ee6:	7bbb      	ldrb	r3, [r7, #14]
 8000ee8:	73fb      	strb	r3, [r7, #15]
 8000eea:	2300      	movs	r3, #0
 8000eec:	737b      	strb	r3, [r7, #13]
		res = recv(&c, 1, NULL);
 8000eee:	1dfb      	adds	r3, r7, #7
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f000 fa1d 	bl	8001334 <recv>
 8000efa:	4603      	mov	r3, r0
 8000efc:	817b      	strh	r3, [r7, #10]
		if (res >= PIXY_RESULT_OK) {
 8000efe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	db1f      	blt.n	8000f46 <getSync+0x6a>
			// since we're using little endian, previous byte is least significant byte
			start = cprev;
 8000f06:	7b7b      	ldrb	r3, [r7, #13]
 8000f08:	813b      	strh	r3, [r7, #8]
			// current byte is most significant byte
			start |= c << 8;
 8000f0a:	79fb      	ldrb	r3, [r7, #7]
 8000f0c:	021b      	lsls	r3, r3, #8
 8000f0e:	b21a      	sxth	r2, r3
 8000f10:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	b21b      	sxth	r3, r3
 8000f18:	813b      	strh	r3, [r7, #8]
			cprev = c;
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	737b      	strb	r3, [r7, #13]
			if (start == PIXY_CHECKSUM_SYNC) {
 8000f1e:	893b      	ldrh	r3, [r7, #8]
 8000f20:	f24c 12af 	movw	r2, #49583	; 0xc1af
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d104      	bne.n	8000f32 <getSync+0x56>
				pixy.m_cs = true;
 8000f28:	4b16      	ldr	r3, [pc, #88]	; (8000f84 <getSync+0xa8>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	749a      	strb	r2, [r3, #18]
				return PIXY_RESULT_OK;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e024      	b.n	8000f7c <getSync+0xa0>
			}
			if (start == PIXY_NO_CHECKSUM_SYNC) {
 8000f32:	893b      	ldrh	r3, [r7, #8]
 8000f34:	f24c 12ae 	movw	r2, #49582	; 0xc1ae
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d104      	bne.n	8000f46 <getSync+0x6a>
				pixy.m_cs = false;
 8000f3c:	4b11      	ldr	r3, [pc, #68]	; (8000f84 <getSync+0xa8>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	749a      	strb	r2, [r3, #18]
				return PIXY_RESULT_OK;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e01a      	b.n	8000f7c <getSync+0xa0>
			}
		}
		// If we've read some bytes and no sync, then wait and try again.
		// And do that several more times before we give up.
		// Pixy guarantees to respond within 100us.
		if (i >= 4) {
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
 8000f48:	2b03      	cmp	r3, #3
 8000f4a:	d913      	bls.n	8000f74 <getSync+0x98>
			if (j >= 4) {
 8000f4c:	7bbb      	ldrb	r3, [r7, #14]
 8000f4e:	2b03      	cmp	r3, #3
 8000f50:	d902      	bls.n	8000f58 <getSync+0x7c>
				return PIXY_RESULT_ERROR;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f56:	e011      	b.n	8000f7c <getSync+0xa0>
			}

			for (volatile int i = 0; i < 10; i++) asm(""); // 25 microsecond delay (9.5 => 10)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	603b      	str	r3, [r7, #0]
 8000f5c:	e002      	b.n	8000f64 <getSync+0x88>
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	3301      	adds	r3, #1
 8000f62:	603b      	str	r3, [r7, #0]
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	2b09      	cmp	r3, #9
 8000f68:	ddf9      	ble.n	8000f5e <getSync+0x82>

			j++;
 8000f6a:	7bbb      	ldrb	r3, [r7, #14]
 8000f6c:	3301      	adds	r3, #1
 8000f6e:	73bb      	strb	r3, [r7, #14]
			i = 0;
 8000f70:	2300      	movs	r3, #0
 8000f72:	73fb      	strb	r3, [r7, #15]
	for (i = j = 0, cprev = 0; true; i++) {
 8000f74:	7bfb      	ldrb	r3, [r7, #15]
 8000f76:	3301      	adds	r3, #1
 8000f78:	73fb      	strb	r3, [r7, #15]
		res = recv(&c, 1, NULL);
 8000f7a:	e7b8      	b.n	8000eee <getSync+0x12>
		}
	}
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	2000020c 	.word	0x2000020c

08000f88 <recvPacket>:

int16_t recvPacket() {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
	uint16_t csCalc, csSerial;
	int16_t res;

	res = getSync();
 8000f8e:	f7ff ffa5 	bl	8000edc <getSync>
 8000f92:	4603      	mov	r3, r0
 8000f94:	80fb      	strh	r3, [r7, #6]
	if (res < 0)
 8000f96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	da02      	bge.n	8000fa4 <recvPacket+0x1c>
		return res;
 8000f9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fa2:	e065      	b.n	8001070 <recvPacket+0xe8>

	if (pixy.m_cs) {
 8000fa4:	4b34      	ldr	r3, [pc, #208]	; (8001078 <recvPacket+0xf0>)
 8000fa6:	7c9b      	ldrb	r3, [r3, #18]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d035      	beq.n	8001018 <recvPacket+0x90>
		res = recv(pixy.m_buf, 4, NULL);
 8000fac:	4b32      	ldr	r3, [pc, #200]	; (8001078 <recvPacket+0xf0>)
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	2104      	movs	r1, #4
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 f9bd 	bl	8001334 <recv>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 8000fbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	da02      	bge.n	8000fcc <recvPacket+0x44>
			return res;
 8000fc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fca:	e051      	b.n	8001070 <recvPacket+0xe8>

		pixy.m_type = pixy.m_buf[0];
 8000fcc:	4b2a      	ldr	r3, [pc, #168]	; (8001078 <recvPacket+0xf0>)
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	781a      	ldrb	r2, [r3, #0]
 8000fd2:	4b29      	ldr	r3, [pc, #164]	; (8001078 <recvPacket+0xf0>)
 8000fd4:	741a      	strb	r2, [r3, #16]
		pixy.m_length = pixy.m_buf[1];
 8000fd6:	4b28      	ldr	r3, [pc, #160]	; (8001078 <recvPacket+0xf0>)
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	785a      	ldrb	r2, [r3, #1]
 8000fdc:	4b26      	ldr	r3, [pc, #152]	; (8001078 <recvPacket+0xf0>)
 8000fde:	745a      	strb	r2, [r3, #17]

		csSerial = *(uint16_t*) &(pixy.m_buf[2]);
 8000fe0:	4b25      	ldr	r3, [pc, #148]	; (8001078 <recvPacket+0xf0>)
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	885b      	ldrh	r3, [r3, #2]
 8000fe6:	80bb      	strh	r3, [r7, #4]

		res = recv(pixy.m_buf, pixy.m_length, &csCalc);
 8000fe8:	4b23      	ldr	r3, [pc, #140]	; (8001078 <recvPacket+0xf0>)
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	4a22      	ldr	r2, [pc, #136]	; (8001078 <recvPacket+0xf0>)
 8000fee:	7c51      	ldrb	r1, [r2, #17]
 8000ff0:	1cba      	adds	r2, r7, #2
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f99e 	bl	8001334 <recv>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 8000ffc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001000:	2b00      	cmp	r3, #0
 8001002:	da02      	bge.n	800100a <recvPacket+0x82>
			return res;
 8001004:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001008:	e032      	b.n	8001070 <recvPacket+0xe8>

		if (csSerial != csCalc) {
 800100a:	887b      	ldrh	r3, [r7, #2]
 800100c:	88ba      	ldrh	r2, [r7, #4]
 800100e:	429a      	cmp	r2, r3
 8001010:	d02d      	beq.n	800106e <recvPacket+0xe6>
			return PIXY_RESULT_CHECKSUM_ERROR;
 8001012:	f06f 0302 	mvn.w	r3, #2
 8001016:	e02b      	b.n	8001070 <recvPacket+0xe8>
		}
	} else {
		res = recv(pixy.m_buf, 2, NULL);
 8001018:	4b17      	ldr	r3, [pc, #92]	; (8001078 <recvPacket+0xf0>)
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	2200      	movs	r2, #0
 800101e:	2102      	movs	r1, #2
 8001020:	4618      	mov	r0, r3
 8001022:	f000 f987 	bl	8001334 <recv>
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 800102a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800102e:	2b00      	cmp	r3, #0
 8001030:	da02      	bge.n	8001038 <recvPacket+0xb0>
			return res;
 8001032:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001036:	e01b      	b.n	8001070 <recvPacket+0xe8>

		pixy.m_type = pixy.m_buf[0];
 8001038:	4b0f      	ldr	r3, [pc, #60]	; (8001078 <recvPacket+0xf0>)
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <recvPacket+0xf0>)
 8001040:	741a      	strb	r2, [r3, #16]
		pixy.m_length = pixy.m_buf[1];
 8001042:	4b0d      	ldr	r3, [pc, #52]	; (8001078 <recvPacket+0xf0>)
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	785a      	ldrb	r2, [r3, #1]
 8001048:	4b0b      	ldr	r3, [pc, #44]	; (8001078 <recvPacket+0xf0>)
 800104a:	745a      	strb	r2, [r3, #17]

		res = recv(pixy.m_buf, pixy.m_length, NULL);
 800104c:	4b0a      	ldr	r3, [pc, #40]	; (8001078 <recvPacket+0xf0>)
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	4a09      	ldr	r2, [pc, #36]	; (8001078 <recvPacket+0xf0>)
 8001052:	7c51      	ldrb	r1, [r2, #17]
 8001054:	2200      	movs	r2, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f000 f96c 	bl	8001334 <recv>
 800105c:	4603      	mov	r3, r0
 800105e:	80fb      	strh	r3, [r7, #6]
		if (res < 0)
 8001060:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001064:	2b00      	cmp	r3, #0
 8001066:	da02      	bge.n	800106e <recvPacket+0xe6>
			return res;
 8001068:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800106c:	e000      	b.n	8001070 <recvPacket+0xe8>
	}
	return PIXY_RESULT_OK;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	2000020c 	.word	0x2000020c

0800107c <sendPacket>:

int16_t sendPacket() {
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	// write header info at beginnig of buffer
	pixy.m_buf[0] = PIXY_NO_CHECKSUM_SYNC & 0xff;
 8001080:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <sendPacket+0x48>)
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	22ae      	movs	r2, #174	; 0xae
 8001086:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[1] = PIXY_NO_CHECKSUM_SYNC >> 8;
 8001088:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <sendPacket+0x48>)
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	3301      	adds	r3, #1
 800108e:	22c1      	movs	r2, #193	; 0xc1
 8001090:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[2] = pixy.m_type;
 8001092:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <sendPacket+0x48>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	3302      	adds	r3, #2
 8001098:	4a0a      	ldr	r2, [pc, #40]	; (80010c4 <sendPacket+0x48>)
 800109a:	7c12      	ldrb	r2, [r2, #16]
 800109c:	701a      	strb	r2, [r3, #0]
	pixy.m_buf[3] = pixy.m_length;
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <sendPacket+0x48>)
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	3303      	adds	r3, #3
 80010a4:	4a07      	ldr	r2, [pc, #28]	; (80010c4 <sendPacket+0x48>)
 80010a6:	7c52      	ldrb	r2, [r2, #17]
 80010a8:	701a      	strb	r2, [r3, #0]
	// send whole thing -- header and data in one call
	return send(pixy.m_buf, pixy.m_length + PIXY_SEND_HEADER_SIZE);
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <sendPacket+0x48>)
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <sendPacket+0x48>)
 80010b0:	7c5b      	ldrb	r3, [r3, #17]
 80010b2:	3304      	adds	r3, #4
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	4619      	mov	r1, r3
 80010b8:	4610      	mov	r0, r2
 80010ba:	f000 f98f 	bl	80013dc <send>
 80010be:	4603      	mov	r3, r0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	2000020c 	.word	0x2000020c

080010c8 <getVersion>:

int8_t getVersion() {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	pixy.m_length = 0;
 80010cc:	4b11      	ldr	r3, [pc, #68]	; (8001114 <getVersion+0x4c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	745a      	strb	r2, [r3, #17]
	pixy.m_type = PIXY_TYPE_REQUEST_VERSION;
 80010d2:	4b10      	ldr	r3, [pc, #64]	; (8001114 <getVersion+0x4c>)
 80010d4:	220e      	movs	r2, #14
 80010d6:	741a      	strb	r2, [r3, #16]
	sendPacket();
 80010d8:	f7ff ffd0 	bl	800107c <sendPacket>
	if (recvPacket() == 0) {
 80010dc:	f7ff ff54 	bl	8000f88 <recvPacket>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d112      	bne.n	800110c <getVersion+0x44>
		if (pixy.m_type == PIXY_TYPE_RESPONSE_VERSION) {
 80010e6:	4b0b      	ldr	r3, [pc, #44]	; (8001114 <getVersion+0x4c>)
 80010e8:	7c1b      	ldrb	r3, [r3, #16]
 80010ea:	2b0f      	cmp	r3, #15
 80010ec:	d107      	bne.n	80010fe <getVersion+0x36>
			pixy.version = (Version*) pixy.m_buf;
 80010ee:	4b09      	ldr	r3, [pc, #36]	; (8001114 <getVersion+0x4c>)
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	4a08      	ldr	r2, [pc, #32]	; (8001114 <getVersion+0x4c>)
 80010f4:	6013      	str	r3, [r2, #0]
			return pixy.m_length;
 80010f6:	4b07      	ldr	r3, [pc, #28]	; (8001114 <getVersion+0x4c>)
 80010f8:	7c5b      	ldrb	r3, [r3, #17]
 80010fa:	b25b      	sxtb	r3, r3
 80010fc:	e008      	b.n	8001110 <getVersion+0x48>
		} else if (pixy.m_type == PIXY_TYPE_RESPONSE_ERROR)
 80010fe:	4b05      	ldr	r3, [pc, #20]	; (8001114 <getVersion+0x4c>)
 8001100:	7c1b      	ldrb	r3, [r3, #16]
 8001102:	2b03      	cmp	r3, #3
 8001104:	d102      	bne.n	800110c <getVersion+0x44>
			return PIXY_RESULT_BUSY;
 8001106:	f06f 0301 	mvn.w	r3, #1
 800110a:	e001      	b.n	8001110 <getVersion+0x48>
	}
	return PIXY_RESULT_ERROR;  // some kind of bitstream error
 800110c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001110:	4618      	mov	r0, r3
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000020c 	.word	0x2000020c

08001118 <getResolution>:

int8_t getResolution() {
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	pixy.m_length = 1;
 800111c:	4b13      	ldr	r3, [pc, #76]	; (800116c <getResolution+0x54>)
 800111e:	2201      	movs	r2, #1
 8001120:	745a      	strb	r2, [r3, #17]
	pixy.m_bufPayload[0] = 0; // for future types of queries
 8001122:	4b12      	ldr	r3, [pc, #72]	; (800116c <getResolution+0x54>)
 8001124:	68db      	ldr	r3, [r3, #12]
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
	pixy.m_type = PIXY_TYPE_REQUEST_RESOLUTION;
 800112a:	4b10      	ldr	r3, [pc, #64]	; (800116c <getResolution+0x54>)
 800112c:	220c      	movs	r2, #12
 800112e:	741a      	strb	r2, [r3, #16]
	sendPacket();
 8001130:	f7ff ffa4 	bl	800107c <sendPacket>
	if (recvPacket() == 0) {
 8001134:	f7ff ff28 	bl	8000f88 <recvPacket>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d112      	bne.n	8001164 <getResolution+0x4c>
		if (pixy.m_type == PIXY_TYPE_RESPONSE_RESOLUTION) {
 800113e:	4b0b      	ldr	r3, [pc, #44]	; (800116c <getResolution+0x54>)
 8001140:	7c1b      	ldrb	r3, [r3, #16]
 8001142:	2b0d      	cmp	r3, #13
 8001144:	d10b      	bne.n	800115e <getResolution+0x46>
			pixy.frameWidth = *(uint16_t*)pixy.m_buf;
 8001146:	4b09      	ldr	r3, [pc, #36]	; (800116c <getResolution+0x54>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	881a      	ldrh	r2, [r3, #0]
 800114c:	4b07      	ldr	r3, [pc, #28]	; (800116c <getResolution+0x54>)
 800114e:	809a      	strh	r2, [r3, #4]
			pixy.frameHeight = *(uint16_t*)(pixy.m_buf + sizeof(uint16_t));
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <getResolution+0x54>)
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	885a      	ldrh	r2, [r3, #2]
 8001156:	4b05      	ldr	r3, [pc, #20]	; (800116c <getResolution+0x54>)
 8001158:	80da      	strh	r2, [r3, #6]
			return PIXY_RESULT_OK; // success
 800115a:	2300      	movs	r3, #0
 800115c:	e004      	b.n	8001168 <getResolution+0x50>
		} else
			return PIXY_RESULT_ERROR;
 800115e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001162:	e001      	b.n	8001168 <getResolution+0x50>
	} else
		return PIXY_RESULT_ERROR;  // some kind of bitstream error
 8001164:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001168:	4618      	mov	r0, r3
 800116a:	bd80      	pop	{r7, pc}
 800116c:	2000020c 	.word	0x2000020c

08001170 <getBlocks>:

int8_t getBlocks(bool wait, uint8_t sigmap, uint8_t maxBlocks) {
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
 800117a:	460b      	mov	r3, r1
 800117c:	71bb      	strb	r3, [r7, #6]
 800117e:	4613      	mov	r3, r2
 8001180:	717b      	strb	r3, [r7, #5]
	pixy.curr_blocks = NULL;
 8001182:	4b2f      	ldr	r3, [pc, #188]	; (8001240 <getBlocks+0xd0>)
 8001184:	2200      	movs	r2, #0
 8001186:	615a      	str	r2, [r3, #20]
	pixy.numBlocks = 0;
 8001188:	4b2d      	ldr	r3, [pc, #180]	; (8001240 <getBlocks+0xd0>)
 800118a:	2200      	movs	r2, #0
 800118c:	761a      	strb	r2, [r3, #24]

	while (1) {
		// fill in request data
		pixy.m_bufPayload[0] = sigmap;
 800118e:	4b2c      	ldr	r3, [pc, #176]	; (8001240 <getBlocks+0xd0>)
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	79ba      	ldrb	r2, [r7, #6]
 8001194:	701a      	strb	r2, [r3, #0]
		pixy.m_bufPayload[1] = maxBlocks;
 8001196:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <getBlocks+0xd0>)
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	3301      	adds	r3, #1
 800119c:	797a      	ldrb	r2, [r7, #5]
 800119e:	701a      	strb	r2, [r3, #0]
		pixy.m_length = 2;
 80011a0:	4b27      	ldr	r3, [pc, #156]	; (8001240 <getBlocks+0xd0>)
 80011a2:	2202      	movs	r2, #2
 80011a4:	745a      	strb	r2, [r3, #17]
		pixy.m_type = CCC_REQUEST_BLOCKS;
 80011a6:	4b26      	ldr	r3, [pc, #152]	; (8001240 <getBlocks+0xd0>)
 80011a8:	2220      	movs	r2, #32
 80011aa:	741a      	strb	r2, [r3, #16]

		// send request
		sendPacket();
 80011ac:	f7ff ff66 	bl	800107c <sendPacket>
		if (recvPacket() == 0) {
 80011b0:	f7ff feea 	bl	8000f88 <recvPacket>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d131      	bne.n	800121e <getBlocks+0xae>
			if (pixy.m_type == CCC_RESPONSE_BLOCKS) {
 80011ba:	4b21      	ldr	r3, [pc, #132]	; (8001240 <getBlocks+0xd0>)
 80011bc:	7c1b      	ldrb	r3, [r3, #16]
 80011be:	2b21      	cmp	r3, #33	; 0x21
 80011c0:	d111      	bne.n	80011e6 <getBlocks+0x76>
				pixy.curr_blocks = (Block*) pixy.m_buf;
 80011c2:	4b1f      	ldr	r3, [pc, #124]	; (8001240 <getBlocks+0xd0>)
 80011c4:	689b      	ldr	r3, [r3, #8]
 80011c6:	4a1e      	ldr	r2, [pc, #120]	; (8001240 <getBlocks+0xd0>)
 80011c8:	6153      	str	r3, [r2, #20]
				pixy.numBlocks = pixy.m_length / sizeof(Block);
 80011ca:	4b1d      	ldr	r3, [pc, #116]	; (8001240 <getBlocks+0xd0>)
 80011cc:	7c5b      	ldrb	r3, [r3, #17]
 80011ce:	085b      	lsrs	r3, r3, #1
 80011d0:	4a1c      	ldr	r2, [pc, #112]	; (8001244 <getBlocks+0xd4>)
 80011d2:	fba2 2303 	umull	r2, r3, r2, r3
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	b2da      	uxtb	r2, r3
 80011da:	4b19      	ldr	r3, [pc, #100]	; (8001240 <getBlocks+0xd0>)
 80011dc:	761a      	strb	r2, [r3, #24]

				return pixy.numBlocks;
 80011de:	4b18      	ldr	r3, [pc, #96]	; (8001240 <getBlocks+0xd0>)
 80011e0:	7e1b      	ldrb	r3, [r3, #24]
 80011e2:	b25b      	sxtb	r3, r3
 80011e4:	e028      	b.n	8001238 <getBlocks+0xc8>
			}
			// deal with busy and program changing states from Pixy (we'll wait)
			else if (pixy.m_type == PIXY_TYPE_RESPONSE_ERROR) {
 80011e6:	4b16      	ldr	r3, [pc, #88]	; (8001240 <getBlocks+0xd0>)
 80011e8:	7c1b      	ldrb	r3, [r3, #16]
 80011ea:	2b03      	cmp	r3, #3
 80011ec:	d11a      	bne.n	8001224 <getBlocks+0xb4>
				if ((int8_t) pixy.m_buf[0] == PIXY_RESULT_BUSY) {
 80011ee:	4b14      	ldr	r3, [pc, #80]	; (8001240 <getBlocks+0xd0>)
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2bfe      	cmp	r3, #254	; 0xfe
 80011f6:	d108      	bne.n	800120a <getBlocks+0x9a>
					if (!wait)
 80011f8:	79fb      	ldrb	r3, [r7, #7]
 80011fa:	f083 0301 	eor.w	r3, r3, #1
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d00f      	beq.n	8001224 <getBlocks+0xb4>
						return PIXY_RESULT_BUSY; // new data not available yet
 8001204:	f06f 0301 	mvn.w	r3, #1
 8001208:	e016      	b.n	8001238 <getBlocks+0xc8>
				} else if ((int8_t) pixy.m_buf[0] != PIXY_RESULT_PROG_CHANGING)
 800120a:	4b0d      	ldr	r3, [pc, #52]	; (8001240 <getBlocks+0xd0>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2bfa      	cmp	r3, #250	; 0xfa
 8001212:	d007      	beq.n	8001224 <getBlocks+0xb4>
					return pixy.m_buf[0];
 8001214:	4b0a      	ldr	r3, [pc, #40]	; (8001240 <getBlocks+0xd0>)
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	b25b      	sxtb	r3, r3
 800121c:	e00c      	b.n	8001238 <getBlocks+0xc8>
			}
		} else
			return PIXY_RESULT_ERROR;  // some kind of bitstream error
 800121e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001222:	e009      	b.n	8001238 <getBlocks+0xc8>

		// If we're waiting for frame data, don't thrash Pixy with requests.
		// We can give up half a millisecond of latency (worst case)
		for (volatile int i = 0; i < 190; i++) asm("");
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	e002      	b.n	8001230 <getBlocks+0xc0>
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	3301      	adds	r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	2bbd      	cmp	r3, #189	; 0xbd
 8001234:	ddf9      	ble.n	800122a <getBlocks+0xba>
		pixy.m_bufPayload[0] = sigmap;
 8001236:	e7aa      	b.n	800118e <getBlocks+0x1e>
	}
}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	2000020c 	.word	0x2000020c
 8001244:	92492493 	.word	0x92492493

08001248 <pixy2_init>:

int8_t pixy2_init(SPI_HandleTypeDef *hspi, GPIO_TypeDef *port, uint16_t pin) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	4613      	mov	r3, r2
 8001254:	80fb      	strh	r3, [r7, #6]
	// allocate buffer space for send/receive
	pixy.m_buf = (uint8_t*) malloc(PIXY_BUFFERSIZE);
 8001256:	f44f 7082 	mov.w	r0, #260	; 0x104
 800125a:	f00a fe07 	bl	800be6c <malloc>
 800125e:	4603      	mov	r3, r0
 8001260:	461a      	mov	r2, r3
 8001262:	4b24      	ldr	r3, [pc, #144]	; (80012f4 <pixy2_init+0xac>)
 8001264:	609a      	str	r2, [r3, #8]
	// shifted buffer is used for sending, so we have space to write header information
	pixy.m_bufPayload = pixy.m_buf + PIXY_SEND_HEADER_SIZE;
 8001266:	4b23      	ldr	r3, [pc, #140]	; (80012f4 <pixy2_init+0xac>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	3304      	adds	r3, #4
 800126c:	4a21      	ldr	r2, [pc, #132]	; (80012f4 <pixy2_init+0xac>)
 800126e:	60d3      	str	r3, [r2, #12]
	pixy.frameWidth = pixy.frameHeight = 0;
 8001270:	4b20      	ldr	r3, [pc, #128]	; (80012f4 <pixy2_init+0xac>)
 8001272:	2200      	movs	r2, #0
 8001274:	80da      	strh	r2, [r3, #6]
 8001276:	4b1f      	ldr	r3, [pc, #124]	; (80012f4 <pixy2_init+0xac>)
 8001278:	88da      	ldrh	r2, [r3, #6]
 800127a:	4b1e      	ldr	r3, [pc, #120]	; (80012f4 <pixy2_init+0xac>)
 800127c:	809a      	strh	r2, [r3, #4]
	pixy.version=NULL;
 800127e:	4b1d      	ldr	r3, [pc, #116]	; (80012f4 <pixy2_init+0xac>)
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
	pixy.m_cs = false;
 8001284:	4b1b      	ldr	r3, [pc, #108]	; (80012f4 <pixy2_init+0xac>)
 8001286:	2200      	movs	r2, #0
 8001288:	749a      	strb	r2, [r3, #18]
	pixy.curr_blocks = NULL;
 800128a:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <pixy2_init+0xac>)
 800128c:	2200      	movs	r2, #0
 800128e:	615a      	str	r2, [r3, #20]
	pixy.numBlocks = 0;
 8001290:	4b18      	ldr	r3, [pc, #96]	; (80012f4 <pixy2_init+0xac>)
 8001292:	2200      	movs	r2, #0
 8001294:	761a      	strb	r2, [r3, #24]

	int8_t res;

	res = open(hspi, port, pin);
 8001296:	88fb      	ldrh	r3, [r7, #6]
 8001298:	461a      	mov	r2, r3
 800129a:	68b9      	ldr	r1, [r7, #8]
 800129c:	68f8      	ldr	r0, [r7, #12]
 800129e:	f000 f82b 	bl	80012f8 <open>
 80012a2:	4603      	mov	r3, r0
 80012a4:	75fb      	strb	r3, [r7, #23]
	if (res < 0)
 80012a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	da02      	bge.n	80012b4 <pixy2_init+0x6c>
		return res;
 80012ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012b2:	e01b      	b.n	80012ec <pixy2_init+0xa4>

	// wait for pixy to be ready -- that is, Pixy takes a second or 2 boot up
	// getVersion is an effective "ping".  We timeout after 5s.

	for (int millis = HAL_GetTick(); HAL_GetTick() - millis < 5000;) {
 80012b4:	f002 fe5e 	bl	8003f74 <HAL_GetTick>
 80012b8:	4603      	mov	r3, r0
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	e00b      	b.n	80012d6 <pixy2_init+0x8e>
		if (getVersion() >= 0) { // successful version get -> pixy is ready
 80012be:	f7ff ff03 	bl	80010c8 <getVersion>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	db03      	blt.n	80012d0 <pixy2_init+0x88>
			getResolution(); // get resolution so we have it
 80012c8:	f7ff ff26 	bl	8001118 <getResolution>
			return PIXY_RESULT_OK;
 80012cc:	2300      	movs	r3, #0
 80012ce:	e00d      	b.n	80012ec <pixy2_init+0xa4>
		}
		HAL_Delay(5); // might have to change
 80012d0:	2005      	movs	r0, #5
 80012d2:	f002 fe5b 	bl	8003f8c <HAL_Delay>
	for (int millis = HAL_GetTick(); HAL_GetTick() - millis < 5000;) {
 80012d6:	f002 fe4d 	bl	8003f74 <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	f241 3287 	movw	r2, #4999	; 0x1387
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d9ea      	bls.n	80012be <pixy2_init+0x76>
	}
	// timeout
	return PIXY_RESULT_TIMEOUT;
 80012e8:	f06f 0303 	mvn.w	r3, #3
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	2000020c 	.word	0x2000020c

080012f8 <open>:

SPI_HandleTypeDef* SPI_obj;
GPIO_TypeDef* GPIO_ss;
uint16_t GPIO_ss_pin;

int8_t open(SPI_HandleTypeDef* hspi,GPIO_TypeDef* port,uint16_t pin) {
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	4613      	mov	r3, r2
 8001304:	80fb      	strh	r3, [r7, #6]
	GPIO_ss_pin = pin;
 8001306:	4a08      	ldr	r2, [pc, #32]	; (8001328 <open+0x30>)
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	8013      	strh	r3, [r2, #0]
	GPIO_ss = port;
 800130c:	4a07      	ldr	r2, [pc, #28]	; (800132c <open+0x34>)
 800130e:	68bb      	ldr	r3, [r7, #8]
 8001310:	6013      	str	r3, [r2, #0]
	SPI_obj = hspi;
 8001312:	4a07      	ldr	r2, [pc, #28]	; (8001330 <open+0x38>)
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	6013      	str	r3, [r2, #0]
	return 0;
 8001318:	2300      	movs	r3, #0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3714      	adds	r7, #20
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	20000230 	.word	0x20000230
 800132c:	2000022c 	.word	0x2000022c
 8001330:	20000228 	.word	0x20000228

08001334 <recv>:

int16_t recv(uint8_t *buf, uint8_t len, uint16_t *checkSumCalculation) { // based on arduino implementation
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	460b      	mov	r3, r1
 800133e:	607a      	str	r2, [r7, #4]
 8001340:	72fb      	strb	r3, [r7, #11]
	uint8_t i = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	75fb      	strb	r3, [r7, #23]
	if (checkSumCalculation)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d002      	beq.n	8001352 <recv+0x1e>
		*checkSumCalculation = 0;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	801a      	strh	r2, [r3, #0]
	
	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_RESET);
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <recv+0x9c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a1f      	ldr	r2, [pc, #124]	; (80013d4 <recv+0xa0>)
 8001358:	8811      	ldrh	r1, [r2, #0]
 800135a:	2200      	movs	r2, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f004 f8f3 	bl	8005548 <HAL_GPIO_WritePin>

	for (i = 0; i < len; ++i) {
 8001362:	2300      	movs	r3, #0
 8001364:	75fb      	strb	r3, [r7, #23]
 8001366:	e020      	b.n	80013aa <recv+0x76>
		uint8_t data = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	75bb      	strb	r3, [r7, #22]
		HAL_SPI_Receive(SPI_obj, &data, 1, 5000);
 800136c:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <recv+0xa4>)
 800136e:	6818      	ldr	r0, [r3, #0]
 8001370:	f107 0116 	add.w	r1, r7, #22
 8001374:	f241 3388 	movw	r3, #5000	; 0x1388
 8001378:	2201      	movs	r2, #1
 800137a:	f007 fb6d 	bl	8008a58 <HAL_SPI_Receive>
		buf[i] = data;
 800137e:	7dfb      	ldrb	r3, [r7, #23]
 8001380:	68fa      	ldr	r2, [r7, #12]
 8001382:	4413      	add	r3, r2
 8001384:	7dba      	ldrb	r2, [r7, #22]
 8001386:	701a      	strb	r2, [r3, #0]
		if (checkSumCalculation)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d00a      	beq.n	80013a4 <recv+0x70>
			*checkSumCalculation += buf[i];
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	881a      	ldrh	r2, [r3, #0]
 8001392:	7dfb      	ldrb	r3, [r7, #23]
 8001394:	68f9      	ldr	r1, [r7, #12]
 8001396:	440b      	add	r3, r1
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	b29b      	uxth	r3, r3
 800139c:	4413      	add	r3, r2
 800139e:	b29a      	uxth	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; ++i) {
 80013a4:	7dfb      	ldrb	r3, [r7, #23]
 80013a6:	3301      	adds	r3, #1
 80013a8:	75fb      	strb	r3, [r7, #23]
 80013aa:	7dfa      	ldrb	r2, [r7, #23]
 80013ac:	7afb      	ldrb	r3, [r7, #11]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d3da      	bcc.n	8001368 <recv+0x34>
	}

	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_SET);
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <recv+0x9c>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4a07      	ldr	r2, [pc, #28]	; (80013d4 <recv+0xa0>)
 80013b8:	8811      	ldrh	r1, [r2, #0]
 80013ba:	2201      	movs	r2, #1
 80013bc:	4618      	mov	r0, r3
 80013be:	f004 f8c3 	bl	8005548 <HAL_GPIO_WritePin>
	return len;
 80013c2:	7afb      	ldrb	r3, [r7, #11]
 80013c4:	b21b      	sxth	r3, r3
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3718      	adds	r7, #24
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000022c 	.word	0x2000022c
 80013d4:	20000230 	.word	0x20000230
 80013d8:	20000228 	.word	0x20000228

080013dc <send>:

int16_t send(uint8_t *buf, uint8_t len) { // based on arduino implementation
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	460b      	mov	r3, r1
 80013e6:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_RESET);
 80013ec:	4b14      	ldr	r3, [pc, #80]	; (8001440 <send+0x64>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a14      	ldr	r2, [pc, #80]	; (8001444 <send+0x68>)
 80013f2:	8811      	ldrh	r1, [r2, #0]
 80013f4:	2200      	movs	r2, #0
 80013f6:	4618      	mov	r0, r3
 80013f8:	f004 f8a6 	bl	8005548 <HAL_GPIO_WritePin>


	for (i = 0; i < len; ++i) {
 80013fc:	2300      	movs	r3, #0
 80013fe:	73fb      	strb	r3, [r7, #15]
 8001400:	e00c      	b.n	800141c <send+0x40>
		HAL_SPI_Transmit(SPI_obj, (uint8_t *) (buf + i), 1, 5000);
 8001402:	4b11      	ldr	r3, [pc, #68]	; (8001448 <send+0x6c>)
 8001404:	6818      	ldr	r0, [r3, #0]
 8001406:	7bfb      	ldrb	r3, [r7, #15]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	18d1      	adds	r1, r2, r3
 800140c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001410:	2201      	movs	r2, #1
 8001412:	f007 f9b3 	bl	800877c <HAL_SPI_Transmit>
	for (i = 0; i < len; ++i) {
 8001416:	7bfb      	ldrb	r3, [r7, #15]
 8001418:	3301      	adds	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
 800141c:	7bfa      	ldrb	r2, [r7, #15]
 800141e:	78fb      	ldrb	r3, [r7, #3]
 8001420:	429a      	cmp	r2, r3
 8001422:	d3ee      	bcc.n	8001402 <send+0x26>
	}


	HAL_GPIO_WritePin(GPIO_ss, GPIO_ss_pin, GPIO_PIN_SET);
 8001424:	4b06      	ldr	r3, [pc, #24]	; (8001440 <send+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a06      	ldr	r2, [pc, #24]	; (8001444 <send+0x68>)
 800142a:	8811      	ldrh	r1, [r2, #0]
 800142c:	2201      	movs	r2, #1
 800142e:	4618      	mov	r0, r3
 8001430:	f004 f88a 	bl	8005548 <HAL_GPIO_WritePin>

	return len;
 8001434:	78fb      	ldrb	r3, [r7, #3]
 8001436:	b21b      	sxth	r3, r3
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	2000022c 	.word	0x2000022c
 8001444:	20000230 	.word	0x20000230
 8001448:	20000228 	.word	0x20000228

0800144c <dumb_loop>:
const uint8_t Y_RETURN = 50;
const float SIZE = (315 * 207) * 1.0 / 2;

const uint8_t Y_FILTER = 70;

void dumb_loop(int time) {
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	 for(volatile int j = 0; j < time; ++j)
 8001454:	2300      	movs	r3, #0
 8001456:	60fb      	str	r3, [r7, #12]
 8001458:	e00c      	b.n	8001474 <dumb_loop+0x28>
	  		  for (volatile int i = 0; i < 380; ++i) asm("");//1ms
 800145a:	2300      	movs	r3, #0
 800145c:	60bb      	str	r3, [r7, #8]
 800145e:	e002      	b.n	8001466 <dumb_loop+0x1a>
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	3301      	adds	r3, #1
 8001464:	60bb      	str	r3, [r7, #8]
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 800146c:	dbf8      	blt.n	8001460 <dumb_loop+0x14>
	 for(volatile int j = 0; j < time; ++j)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	3301      	adds	r3, #1
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	429a      	cmp	r2, r3
 800147a:	dcee      	bgt.n	800145a <dumb_loop+0xe>
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3714      	adds	r7, #20
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
	...

0800148c <state_update>:

void state_update() {
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0

	// All the buttons should be rising-edge triggered


	// read reset button, and set reset bit to 1 only if reset button is pressed
	if (reset) {
 8001492:	4b95      	ldr	r3, [pc, #596]	; (80016e8 <state_update+0x25c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d033      	beq.n	8001502 <state_update+0x76>
		on_off = 0;
 800149a:	4b94      	ldr	r3, [pc, #592]	; (80016ec <state_update+0x260>)
 800149c:	2200      	movs	r2, #0
 800149e:	701a      	strb	r2, [r3, #0]
		ball_locked = 0;
 80014a0:	4b93      	ldr	r3, [pc, #588]	; (80016f0 <state_update+0x264>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	701a      	strb	r2, [r3, #0]
		ball_not_found = 0;
 80014a6:	4b93      	ldr	r3, [pc, #588]	; (80016f4 <state_update+0x268>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
		ball_count = 0;
 80014ac:	4b92      	ldr	r3, [pc, #584]	; (80016f8 <state_update+0x26c>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	701a      	strb	r2, [r3, #0]
		ball_collected = 0;
 80014b2:	4b92      	ldr	r3, [pc, #584]	; (80016fc <state_update+0x270>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	701a      	strb	r2, [r3, #0]
		station_arrived = 0;
 80014b8:	4b91      	ldr	r3, [pc, #580]	; (8001700 <state_update+0x274>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	701a      	strb	r2, [r3, #0]
		avoid_finished = 0;
 80014be:	4b91      	ldr	r3, [pc, #580]	; (8001704 <state_update+0x278>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]
		avoid_begin = 0;
 80014c4:	4b90      	ldr	r3, [pc, #576]	; (8001708 <state_update+0x27c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]
		reset = 0;
 80014ca:	4b87      	ldr	r3, [pc, #540]	; (80016e8 <state_update+0x25c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]
		state = INIT;
 80014d0:	4b8e      	ldr	r3, [pc, #568]	; (800170c <state_update+0x280>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	701a      	strb	r2, [r3, #0]
		prev_state = state;
 80014d6:	4b8d      	ldr	r3, [pc, #564]	; (800170c <state_update+0x280>)
 80014d8:	781a      	ldrb	r2, [r3, #0]
 80014da:	4b8d      	ldr	r3, [pc, #564]	; (8001710 <state_update+0x284>)
 80014dc:	701a      	strb	r2, [r3, #0]
		ir_on = 0;
 80014de:	4b8d      	ldr	r3, [pc, #564]	; (8001714 <state_update+0x288>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
		speaker_on = 0;
 80014e4:	4b8c      	ldr	r3, [pc, #560]	; (8001718 <state_update+0x28c>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	701a      	strb	r2, [r3, #0]
		ultrasonic_on = 0;
 80014ea:	4b8c      	ldr	r3, [pc, #560]	; (800171c <state_update+0x290>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	701a      	strb	r2, [r3, #0]
		avoid_mode = 0;
 80014f0:	4b8b      	ldr	r3, [pc, #556]	; (8001720 <state_update+0x294>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
		first_rotor = 0;
 80014f6:	4b8b      	ldr	r3, [pc, #556]	; (8001724 <state_update+0x298>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	701a      	strb	r2, [r3, #0]
		return_motor_mode = 7;
 80014fc:	4b8a      	ldr	r3, [pc, #552]	; (8001728 <state_update+0x29c>)
 80014fe:	2207      	movs	r2, #7
 8001500:	701a      	strb	r2, [r3, #0]
	}

	// disable interrupt ultrasonic, ir
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8001502:	201d      	movs	r0, #29
 8001504:	f003 fe73 	bl	80051ee <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 8001508:	201b      	movs	r0, #27
 800150a:	f003 fe70 	bl	80051ee <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM5_IRQn);
 800150e:	2032      	movs	r0, #50	; 0x32
 8001510:	f003 fe6d 	bl	80051ee <HAL_NVIC_DisableIRQ>

	enum State next_state = state;
 8001514:	4b7d      	ldr	r3, [pc, #500]	; (800170c <state_update+0x280>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	71fb      	strb	r3, [r7, #7]

	switch (state) {
 800151a:	4b7c      	ldr	r3, [pc, #496]	; (800170c <state_update+0x280>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2b07      	cmp	r3, #7
 8001520:	f200 811d 	bhi.w	800175e <state_update+0x2d2>
 8001524:	a201      	add	r2, pc, #4	; (adr r2, 800152c <state_update+0xa0>)
 8001526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152a:	bf00      	nop
 800152c:	0800154d 	.word	0x0800154d
 8001530:	08001573 	.word	0x08001573
 8001534:	0800160b 	.word	0x0800160b
 8001538:	08001679 	.word	0x08001679
 800153c:	08001699 	.word	0x08001699
 8001540:	080015bd 	.word	0x080015bd
 8001544:	080015df 	.word	0x080015df
 8001548:	080015f5 	.word	0x080015f5
	case INIT:
		printf("Init: \n");
 800154c:	4877      	ldr	r0, [pc, #476]	; (800172c <state_update+0x2a0>)
 800154e:	f00b fa6d 	bl	800ca2c <puts>
		if (on_off == 1) {
 8001552:	4b66      	ldr	r3, [pc, #408]	; (80016ec <state_update+0x260>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b01      	cmp	r3, #1
 8001558:	f040 80c0 	bne.w	80016dc <state_update+0x250>
			on_off = 0;
 800155c:	4b63      	ldr	r3, [pc, #396]	; (80016ec <state_update+0x260>)
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 8001562:	4b73      	ldr	r3, [pc, #460]	; (8001730 <state_update+0x2a4>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f06f 0202 	mvn.w	r2, #2
 800156a:	611a      	str	r2, [r3, #16]
			next_state = SEARCH;
 800156c:	2301      	movs	r3, #1
 800156e:	71fb      	strb	r3, [r7, #7]
		}
		break;
 8001570:	e0b4      	b.n	80016dc <state_update+0x250>
	case SEARCH:
		printf("SEARCH: \n");
 8001572:	4870      	ldr	r0, [pc, #448]	; (8001734 <state_update+0x2a8>)
 8001574:	f00b fa5a 	bl	800ca2c <puts>

		if (ball_locked) {
 8001578:	4b5d      	ldr	r3, [pc, #372]	; (80016f0 <state_update+0x264>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d00a      	beq.n	8001596 <state_update+0x10a>
			ball_locked = 0;
 8001580:	4b5b      	ldr	r3, [pc, #364]	; (80016f0 <state_update+0x264>)
 8001582:	2200      	movs	r2, #0
 8001584:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1); // clear IR interrupt pending bit
 8001586:	4b6c      	ldr	r3, [pc, #432]	; (8001738 <state_update+0x2ac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f06f 0202 	mvn.w	r2, #2
 800158e:	611a      	str	r2, [r3, #16]
			next_state = SEARCH_TO_COLLECT;
 8001590:	2305      	movs	r3, #5
 8001592:	71fb      	strb	r3, [r7, #7]
			next_state = RETURN;

		} else {
			ultrasonic_on = 1;
		}
		break;
 8001594:	e0e3      	b.n	800175e <state_update+0x2d2>
		} else if (ball_not_found) {
 8001596:	4b57      	ldr	r3, [pc, #348]	; (80016f4 <state_update+0x268>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d00a      	beq.n	80015b4 <state_update+0x128>
			ball_not_found = 0;
 800159e:	4b55      	ldr	r3, [pc, #340]	; (80016f4 <state_update+0x268>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 80015a4:	4b62      	ldr	r3, [pc, #392]	; (8001730 <state_update+0x2a4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f06f 0202 	mvn.w	r2, #2
 80015ac:	611a      	str	r2, [r3, #16]
			next_state = RETURN;
 80015ae:	2303      	movs	r3, #3
 80015b0:	71fb      	strb	r3, [r7, #7]
		break;
 80015b2:	e0d4      	b.n	800175e <state_update+0x2d2>
			ultrasonic_on = 1;
 80015b4:	4b59      	ldr	r3, [pc, #356]	; (800171c <state_update+0x290>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
		break;
 80015ba:	e0d0      	b.n	800175e <state_update+0x2d2>
	case SEARCH_TO_COLLECT: {
		printf("Switching from Search to Collect.\n");
 80015bc:	485f      	ldr	r0, [pc, #380]	; (800173c <state_update+0x2b0>)
 80015be:	f00b fa35 	bl	800ca2c <puts>

			printf("Actually going to COLLECT\n");
 80015c2:	485f      	ldr	r0, [pc, #380]	; (8001740 <state_update+0x2b4>)
 80015c4:	f00b fa32 	bl	800ca2c <puts>
			__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_CC1); // clear IR interrupt pending bit
 80015c8:	4b5b      	ldr	r3, [pc, #364]	; (8001738 <state_update+0x2ac>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f06f 0202 	mvn.w	r2, #2
 80015d0:	611a      	str	r2, [r3, #16]
			first_rotor = 1;
 80015d2:	4b54      	ldr	r3, [pc, #336]	; (8001724 <state_update+0x298>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	701a      	strb	r2, [r3, #0]
			next_state = COLLECT;
 80015d8:	2302      	movs	r3, #2
 80015da:	71fb      	strb	r3, [r7, #7]

		break;
 80015dc:	e0bf      	b.n	800175e <state_update+0x2d2>
	}

	case COLLECT_TO_SEARCH: {
		printf("Collect to search\n");
 80015de:	4859      	ldr	r0, [pc, #356]	; (8001744 <state_update+0x2b8>)
 80015e0:	f00b fa24 	bl	800ca2c <puts>
		__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 80015e4:	4b52      	ldr	r3, [pc, #328]	; (8001730 <state_update+0x2a4>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f06f 0202 	mvn.w	r2, #2
 80015ec:	611a      	str	r2, [r3, #16]
		next_state = SEARCH;
 80015ee:	2301      	movs	r3, #1
 80015f0:	71fb      	strb	r3, [r7, #7]
		break;
 80015f2:	e0b4      	b.n	800175e <state_update+0x2d2>
	}

	case COLLECT_TO_RETURN: {
		printf("Collect to return\n");
 80015f4:	4854      	ldr	r0, [pc, #336]	; (8001748 <state_update+0x2bc>)
 80015f6:	f00b fa19 	bl	800ca2c <puts>
		__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 80015fa:	4b4d      	ldr	r3, [pc, #308]	; (8001730 <state_update+0x2a4>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f06f 0202 	mvn.w	r2, #2
 8001602:	611a      	str	r2, [r3, #16]
		next_state = RETURN;
 8001604:	2303      	movs	r3, #3
 8001606:	71fb      	strb	r3, [r7, #7]
		break;
 8001608:	e0a9      	b.n	800175e <state_update+0x2d2>
	}

	case COLLECT: {
		printf("Collect: mode enter\n");
 800160a:	4850      	ldr	r0, [pc, #320]	; (800174c <state_update+0x2c0>)
 800160c:	f00b fa0e 	bl	800ca2c <puts>

		static collect_enter_count = 0;

		if (ball_collected) {
 8001610:	4b3a      	ldr	r3, [pc, #232]	; (80016fc <state_update+0x270>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d015      	beq.n	8001644 <state_update+0x1b8>

			speaker_on = 1;
 8001618:	4b3f      	ldr	r3, [pc, #252]	; (8001718 <state_update+0x28c>)
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]

			printf("Collect: Ball_collected, ball_count: %d\n", ball_count);
 800161e:	4b36      	ldr	r3, [pc, #216]	; (80016f8 <state_update+0x26c>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	484a      	ldr	r0, [pc, #296]	; (8001750 <state_update+0x2c4>)
 8001626:	f00b f97b 	bl	800c920 <iprintf>

			if (ball_count < MAXLOAD) {
 800162a:	4b33      	ldr	r3, [pc, #204]	; (80016f8 <state_update+0x26c>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b03      	cmp	r3, #3
 8001630:	d802      	bhi.n	8001638 <state_update+0x1ac>
				next_state = COLLECT_TO_SEARCH;
 8001632:	2306      	movs	r3, #6
 8001634:	71fb      	strb	r3, [r7, #7]
 8001636:	e001      	b.n	800163c <state_update+0x1b0>
			} else {
				next_state = COLLECT_TO_RETURN;
 8001638:	2307      	movs	r3, #7
 800163a:	71fb      	strb	r3, [r7, #7]
			}
			ball_collected = 0; // clear
 800163c:	4b2f      	ldr	r3, [pc, #188]	; (80016fc <state_update+0x270>)
 800163e:	2200      	movs	r2, #0
 8001640:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
				next_state = COLLECT_TO_SEARCH;
				collect_enter_count = 0;
			}
		}
		break;
 8001642:	e04d      	b.n	80016e0 <state_update+0x254>
			ir_on = 1;
 8001644:	4b33      	ldr	r3, [pc, #204]	; (8001714 <state_update+0x288>)
 8001646:	2201      	movs	r2, #1
 8001648:	701a      	strb	r2, [r3, #0]
			ultrasonic_on = 1;
 800164a:	4b34      	ldr	r3, [pc, #208]	; (800171c <state_update+0x290>)
 800164c:	2201      	movs	r2, #1
 800164e:	701a      	strb	r2, [r3, #0]
			collect_enter_count++;
 8001650:	4b40      	ldr	r3, [pc, #256]	; (8001754 <state_update+0x2c8>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	3301      	adds	r3, #1
 8001656:	4a3f      	ldr	r2, [pc, #252]	; (8001754 <state_update+0x2c8>)
 8001658:	6013      	str	r3, [r2, #0]
			if (collect_enter_count > 30) {
 800165a:	4b3e      	ldr	r3, [pc, #248]	; (8001754 <state_update+0x2c8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2b1e      	cmp	r3, #30
 8001660:	dd3e      	ble.n	80016e0 <state_update+0x254>
				__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
 8001662:	4b33      	ldr	r3, [pc, #204]	; (8001730 <state_update+0x2a4>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f06f 0202 	mvn.w	r2, #2
 800166a:	611a      	str	r2, [r3, #16]
				next_state = COLLECT_TO_SEARCH;
 800166c:	2306      	movs	r3, #6
 800166e:	71fb      	strb	r3, [r7, #7]
				collect_enter_count = 0;
 8001670:	4b38      	ldr	r3, [pc, #224]	; (8001754 <state_update+0x2c8>)
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
		break;
 8001676:	e033      	b.n	80016e0 <state_update+0x254>
		}
	case RETURN:
		printf("return\n");
 8001678:	4837      	ldr	r0, [pc, #220]	; (8001758 <state_update+0x2cc>)
 800167a:	f00b f9d7 	bl	800ca2c <puts>

		if (station_arrived) {
 800167e:	4b20      	ldr	r3, [pc, #128]	; (8001700 <state_update+0x274>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d02e      	beq.n	80016e4 <state_update+0x258>
			station_arrived = 0;
 8001686:	4b1e      	ldr	r3, [pc, #120]	; (8001700 <state_update+0x274>)
 8001688:	2200      	movs	r2, #0
 800168a:	701a      	strb	r2, [r3, #0]
			reset = 1;
 800168c:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <state_update+0x25c>)
 800168e:	2201      	movs	r2, #1
 8001690:	701a      	strb	r2, [r3, #0]
			next_state = INIT;
 8001692:	2300      	movs	r3, #0
 8001694:	71fb      	strb	r3, [r7, #7]
//				__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_CC1); // clear ultrasonic interrupt
//				ultrasonic_on = 1;
//			}
		}

		break;
 8001696:	e025      	b.n	80016e4 <state_update+0x258>
	case AVOID_COLLISION:{

		uint8_t local_avoid_finished = avoid_finished;
 8001698:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <state_update+0x278>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	71bb      	strb	r3, [r7, #6]

		if (avoid_finished) {
 800169e:	4b19      	ldr	r3, [pc, #100]	; (8001704 <state_update+0x278>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d05a      	beq.n	800175c <state_update+0x2d0>
			avoid_begin = 0;
 80016a6:	4b18      	ldr	r3, [pc, #96]	; (8001708 <state_update+0x27c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	701a      	strb	r2, [r3, #0]
			avoid_finished = 0;
 80016ac:	4b15      	ldr	r3, [pc, #84]	; (8001704 <state_update+0x278>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	701a      	strb	r2, [r3, #0]
			if (avoid_mode == 1) {
 80016b2:	4b1b      	ldr	r3, [pc, #108]	; (8001720 <state_update+0x294>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d10c      	bne.n	80016d4 <state_update+0x248>
				avoid_mode = 0;
 80016ba:	4b19      	ldr	r3, [pc, #100]	; (8001720 <state_update+0x294>)
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]
				next_state = prev_state;
 80016c0:	4b13      	ldr	r3, [pc, #76]	; (8001710 <state_update+0x284>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	71fb      	strb	r3, [r7, #7]
				if (prev_state == COLLECT) {
 80016c6:	4b12      	ldr	r3, [pc, #72]	; (8001710 <state_update+0x284>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d146      	bne.n	800175c <state_update+0x2d0>
					next_state = SEARCH;
 80016ce:	2301      	movs	r3, #1
 80016d0:	71fb      	strb	r3, [r7, #7]
			} else {
				avoid_mode = 1;
			}

		}
		break;
 80016d2:	e043      	b.n	800175c <state_update+0x2d0>
				avoid_mode = 1;
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <state_update+0x294>)
 80016d6:	2201      	movs	r2, #1
 80016d8:	701a      	strb	r2, [r3, #0]
		break;
 80016da:	e03f      	b.n	800175c <state_update+0x2d0>
		break;
 80016dc:	bf00      	nop
 80016de:	e03e      	b.n	800175e <state_update+0x2d2>
		break;
 80016e0:	bf00      	nop
 80016e2:	e03c      	b.n	800175e <state_update+0x2d2>
		break;
 80016e4:	bf00      	nop
 80016e6:	e03a      	b.n	800175e <state_update+0x2d2>
 80016e8:	2000023c 	.word	0x2000023c
 80016ec:	2000023b 	.word	0x2000023b
 80016f0:	20000234 	.word	0x20000234
 80016f4:	20000235 	.word	0x20000235
 80016f8:	20000236 	.word	0x20000236
 80016fc:	20000237 	.word	0x20000237
 8001700:	20000238 	.word	0x20000238
 8001704:	20000239 	.word	0x20000239
 8001708:	2000023a 	.word	0x2000023a
 800170c:	20000232 	.word	0x20000232
 8001710:	20000233 	.word	0x20000233
 8001714:	2000023e 	.word	0x2000023e
 8001718:	2000023f 	.word	0x2000023f
 800171c:	20000240 	.word	0x20000240
 8001720:	20000241 	.word	0x20000241
 8001724:	2000023d 	.word	0x2000023d
 8001728:	20000000 	.word	0x20000000
 800172c:	0800e9e0 	.word	0x0800e9e0
 8001730:	20000688 	.word	0x20000688
 8001734:	0800e9e8 	.word	0x0800e9e8
 8001738:	20000720 	.word	0x20000720
 800173c:	0800e9f4 	.word	0x0800e9f4
 8001740:	0800ea18 	.word	0x0800ea18
 8001744:	0800ea34 	.word	0x0800ea34
 8001748:	0800ea48 	.word	0x0800ea48
 800174c:	0800ea5c 	.word	0x0800ea5c
 8001750:	0800ea70 	.word	0x0800ea70
 8001754:	20000244 	.word	0x20000244
 8001758:	0800ea9c 	.word	0x0800ea9c
		break;
 800175c:	bf00      	nop
		}
	}

	state = next_state;
 800175e:	4a20      	ldr	r2, [pc, #128]	; (80017e0 <state_update+0x354>)
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	7013      	strb	r3, [r2, #0]
	if (state != AVOID_COLLISION) {
 8001764:	4b1e      	ldr	r3, [pc, #120]	; (80017e0 <state_update+0x354>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	2b04      	cmp	r3, #4
 800176a:	d003      	beq.n	8001774 <state_update+0x2e8>
		prev_state = state;
 800176c:	4b1c      	ldr	r3, [pc, #112]	; (80017e0 <state_update+0x354>)
 800176e:	781a      	ldrb	r2, [r3, #0]
 8001770:	4b1c      	ldr	r3, [pc, #112]	; (80017e4 <state_update+0x358>)
 8001772:	701a      	strb	r2, [r3, #0]
	// Testing arg begin
	//	state = SEARCH;

	// Testing arg end

	HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001774:	2032      	movs	r0, #50	; 0x32
 8001776:	f003 fd2c 	bl	80051d2 <HAL_NVIC_EnableIRQ>

	if (ir_on == 1) {
 800177a:	4b1b      	ldr	r3, [pc, #108]	; (80017e8 <state_update+0x35c>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	2b01      	cmp	r3, #1
 8001780:	d105      	bne.n	800178e <state_update+0x302>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001782:	201d      	movs	r0, #29
 8001784:	f003 fd25 	bl	80051d2 <HAL_NVIC_EnableIRQ>
		ir_on = 0;
 8001788:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <state_update+0x35c>)
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
	}

	if (speaker_on == 1) {
 800178e:	4b17      	ldr	r3, [pc, #92]	; (80017ec <state_update+0x360>)
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	2b01      	cmp	r3, #1
 8001794:	d115      	bne.n	80017c2 <state_update+0x336>
		__HAL_TIM_CLEAR_FLAG(&htim5, TIM_SR_UIF);
 8001796:	4b16      	ldr	r3, [pc, #88]	; (80017f0 <state_update+0x364>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f06f 0201 	mvn.w	r2, #1
 800179e:	611a      	str	r2, [r3, #16]
		TIM5->ARR = 100;
 80017a0:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <state_update+0x368>)
 80017a2:	2264      	movs	r2, #100	; 0x64
 80017a4:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM5->CNT = 0;
 80017a6:	4b13      	ldr	r3, [pc, #76]	; (80017f4 <state_update+0x368>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7,  1);
 80017ac:	2201      	movs	r2, #1
 80017ae:	2180      	movs	r1, #128	; 0x80
 80017b0:	4811      	ldr	r0, [pc, #68]	; (80017f8 <state_update+0x36c>)
 80017b2:	f003 fec9 	bl	8005548 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Start_IT(&htim5);
 80017b6:	480e      	ldr	r0, [pc, #56]	; (80017f0 <state_update+0x364>)
 80017b8:	f007 fea6 	bl	8009508 <HAL_TIM_Base_Start_IT>
		speaker_on = 0;
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <state_update+0x360>)
 80017be:	2200      	movs	r2, #0
 80017c0:	701a      	strb	r2, [r3, #0]
	}

	if (ultrasonic_on == 1) {
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <state_update+0x370>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d105      	bne.n	80017d6 <state_update+0x34a>
		HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80017ca:	201b      	movs	r0, #27
 80017cc:	f003 fd01 	bl	80051d2 <HAL_NVIC_EnableIRQ>
		ultrasonic_on = 0;
 80017d0:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <state_update+0x370>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
	}

}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000232 	.word	0x20000232
 80017e4:	20000233 	.word	0x20000233
 80017e8:	2000023e 	.word	0x2000023e
 80017ec:	2000023f 	.word	0x2000023f
 80017f0:	200007b8 	.word	0x200007b8
 80017f4:	40000c00 	.word	0x40000c00
 80017f8:	48001000 	.word	0x48001000
 80017fc:	20000240 	.word	0x20000240

08001800 <get_mode>:

uint8_t get_mode() { // TODO::: ADD IF WE ARE SEARCHING FOR HOME BASE
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af00      	add	r7, sp, #0
  int8_t count = getBlocks(true, 1, 0xff);
 8001806:	22ff      	movs	r2, #255	; 0xff
 8001808:	2101      	movs	r1, #1
 800180a:	2001      	movs	r0, #1
 800180c:	f7ff fcb0 	bl	8001170 <getBlocks>
 8001810:	4603      	mov	r3, r0
 8001812:	71fb      	strb	r3, [r7, #7]

  static int timecount = 0;
  if(count == 0) {
 8001814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d101      	bne.n	8001820 <get_mode+0x20>
	  return 3;
 800181c:	2303      	movs	r3, #3
 800181e:	e081      	b.n	8001924 <get_mode+0x124>
  }
  if(count >= 1) {
 8001820:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001824:	2b00      	cmp	r3, #0
 8001826:	dd7d      	ble.n	8001924 <get_mode+0x124>
	  uint16_t best_x = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	82fb      	strh	r3, [r7, #22]
	  uint32_t best_size = 0;
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
	  uint16_t best_y = 0;
 8001830:	2300      	movs	r3, #0
 8001832:	81fb      	strh	r3, [r7, #14]
	  for(int i = 0; i < count; ++i) {
 8001834:	2300      	movs	r3, #0
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	e03f      	b.n	80018ba <get_mode+0xba>
		  uint32_t temp_size = pixy.curr_blocks[i].m_width * pixy.curr_blocks[i].m_height;
 800183a:	4b3c      	ldr	r3, [pc, #240]	; (800192c <get_mode+0x12c>)
 800183c:	6959      	ldr	r1, [r3, #20]
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	4613      	mov	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	1a9b      	subs	r3, r3, r2
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	440b      	add	r3, r1
 800184a:	88db      	ldrh	r3, [r3, #6]
 800184c:	4618      	mov	r0, r3
 800184e:	4b37      	ldr	r3, [pc, #220]	; (800192c <get_mode+0x12c>)
 8001850:	6959      	ldr	r1, [r3, #20]
 8001852:	68ba      	ldr	r2, [r7, #8]
 8001854:	4613      	mov	r3, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	1a9b      	subs	r3, r3, r2
 800185a:	005b      	lsls	r3, r3, #1
 800185c:	440b      	add	r3, r1
 800185e:	891b      	ldrh	r3, [r3, #8]
 8001860:	fb00 f303 	mul.w	r3, r0, r3
 8001864:	603b      	str	r3, [r7, #0]
//		  printf("temp_x: %d, Temp_size: %d\n", pixy.curr_blocks[i].m_x, temp_size);
		  if(temp_size > best_size && pixy.curr_blocks[i].m_y > Y_FILTER ) {
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	429a      	cmp	r2, r3
 800186c:	d922      	bls.n	80018b4 <get_mode+0xb4>
 800186e:	4b2f      	ldr	r3, [pc, #188]	; (800192c <get_mode+0x12c>)
 8001870:	6959      	ldr	r1, [r3, #20]
 8001872:	68ba      	ldr	r2, [r7, #8]
 8001874:	4613      	mov	r3, r2
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	1a9b      	subs	r3, r3, r2
 800187a:	005b      	lsls	r3, r3, #1
 800187c:	440b      	add	r3, r1
 800187e:	889a      	ldrh	r2, [r3, #4]
 8001880:	2346      	movs	r3, #70	; 0x46
 8001882:	b29b      	uxth	r3, r3
 8001884:	429a      	cmp	r2, r3
 8001886:	d915      	bls.n	80018b4 <get_mode+0xb4>
			  best_size = temp_size;
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	613b      	str	r3, [r7, #16]
			  best_x = pixy.curr_blocks[i].m_x;
 800188c:	4b27      	ldr	r3, [pc, #156]	; (800192c <get_mode+0x12c>)
 800188e:	6959      	ldr	r1, [r3, #20]
 8001890:	68ba      	ldr	r2, [r7, #8]
 8001892:	4613      	mov	r3, r2
 8001894:	00db      	lsls	r3, r3, #3
 8001896:	1a9b      	subs	r3, r3, r2
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	440b      	add	r3, r1
 800189c:	885b      	ldrh	r3, [r3, #2]
 800189e:	82fb      	strh	r3, [r7, #22]
			  best_y = pixy.curr_blocks[i].m_y;
 80018a0:	4b22      	ldr	r3, [pc, #136]	; (800192c <get_mode+0x12c>)
 80018a2:	6959      	ldr	r1, [r3, #20]
 80018a4:	68ba      	ldr	r2, [r7, #8]
 80018a6:	4613      	mov	r3, r2
 80018a8:	00db      	lsls	r3, r3, #3
 80018aa:	1a9b      	subs	r3, r3, r2
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	440b      	add	r3, r1
 80018b0:	889b      	ldrh	r3, [r3, #4]
 80018b2:	81fb      	strh	r3, [r7, #14]
	  for(int i = 0; i < count; ++i) {
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	3301      	adds	r3, #1
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	dbba      	blt.n	800183a <get_mode+0x3a>
		  }
	  }

	  if (best_size == 0) {
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d101      	bne.n	80018ce <get_mode+0xce>
		  return 3;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e02a      	b.n	8001924 <get_mode+0x124>
	  }

	  timecount++;
 80018ce:	4b18      	ldr	r3, [pc, #96]	; (8001930 <get_mode+0x130>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	3301      	adds	r3, #1
 80018d4:	4a16      	ldr	r2, [pc, #88]	; (8001930 <get_mode+0x130>)
 80018d6:	6013      	str	r3, [r2, #0]
	  printf("%d--- Best_x: %d, Best_y: %d\n",timecount, best_x, best_y);
 80018d8:	4b15      	ldr	r3, [pc, #84]	; (8001930 <get_mode+0x130>)
 80018da:	6819      	ldr	r1, [r3, #0]
 80018dc:	8afa      	ldrh	r2, [r7, #22]
 80018de:	89fb      	ldrh	r3, [r7, #14]
 80018e0:	4814      	ldr	r0, [pc, #80]	; (8001934 <get_mode+0x134>)
 80018e2:	f00b f81d 	bl	800c920 <iprintf>

	  if(best_x < XL) {
 80018e6:	2378      	movs	r3, #120	; 0x78
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	8afa      	ldrh	r2, [r7, #22]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d201      	bcs.n	80018f4 <get_mode+0xf4>
//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 1);
//		  printf("Best_y : %d \n", best_y);
		  return 1;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e017      	b.n	8001924 <get_mode+0x124>
	  }
	  if(best_x < XR) {
 80018f4:	2396      	movs	r3, #150	; 0x96
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	8afa      	ldrh	r2, [r7, #22]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d20c      	bcs.n	8001918 <get_mode+0x118>
//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 0);
//		  printf("Best_y : %d \n", best_y);
		  if(best_y >= Y_COLLECT) {
 80018fe:	23aa      	movs	r3, #170	; 0xaa
 8001900:	b29b      	uxth	r3, r3
 8001902:	89fa      	ldrh	r2, [r7, #14]
 8001904:	429a      	cmp	r2, r3
 8001906:	d305      	bcc.n	8001914 <get_mode+0x114>
			  printf("---------Collect\n");
 8001908:	480b      	ldr	r0, [pc, #44]	; (8001938 <get_mode+0x138>)
 800190a:	f00b f88f 	bl	800ca2c <puts>
			  ball_locked = 1;
 800190e:	4b0b      	ldr	r3, [pc, #44]	; (800193c <get_mode+0x13c>)
 8001910:	2201      	movs	r2, #1
 8001912:	701a      	strb	r2, [r3, #0]
		  }
		  return 0;
 8001914:	2300      	movs	r3, #0
 8001916:	e005      	b.n	8001924 <get_mode+0x124>
	  }
	  if(best_x <= 315) {
 8001918:	8afb      	ldrh	r3, [r7, #22]
 800191a:	f5b3 7f9e 	cmp.w	r3, #316	; 0x13c
 800191e:	d201      	bcs.n	8001924 <get_mode+0x124>
//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 2);
//		  printf("Best_y : %d \n", best_y);
		  return 2;
 8001920:	2302      	movs	r3, #2
 8001922:	e7ff      	b.n	8001924 <get_mode+0x124>
	  }

  }
}
 8001924:	4618      	mov	r0, r3
 8001926:	3718      	adds	r7, #24
 8001928:	46bd      	mov	sp, r7
 800192a:	bd80      	pop	{r7, pc}
 800192c:	2000020c 	.word	0x2000020c
 8001930:	20000248 	.word	0x20000248
 8001934:	0800eaa4 	.word	0x0800eaa4
 8001938:	0800eac4 	.word	0x0800eac4
 800193c:	20000234 	.word	0x20000234

08001940 <return_mode>:

uint8_t return_mode() {
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
	int8_t count = getBlocks(true, 2, 0xff);
 8001946:	22ff      	movs	r2, #255	; 0xff
 8001948:	2102      	movs	r1, #2
 800194a:	2001      	movs	r0, #1
 800194c:	f7ff fc10 	bl	8001170 <getBlocks>
 8001950:	4603      	mov	r3, r0
 8001952:	72fb      	strb	r3, [r7, #11]

	if(count == 0) {
 8001954:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d101      	bne.n	8001960 <return_mode+0x20>
		  return 3;
 800195c:	2303      	movs	r3, #3
 800195e:	e076      	b.n	8001a4e <return_mode+0x10e>
	  }
	if(count >= 1) {
 8001960:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001964:	2b00      	cmp	r3, #0
 8001966:	dd72      	ble.n	8001a4e <return_mode+0x10e>
		uint16_t best_x = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	82fb      	strh	r3, [r7, #22]
		uint32_t best_size = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	613b      	str	r3, [r7, #16]
		uint16_t best_y = 0;
 8001970:	2300      	movs	r3, #0
 8001972:	813b      	strh	r3, [r7, #8]
		for(int i = 0; i < count; ++i) {
 8001974:	2300      	movs	r3, #0
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	e03e      	b.n	80019f8 <return_mode+0xb8>
			uint32_t temp_size = pixy.curr_blocks[i].m_width * pixy.curr_blocks[i].m_height;
 800197a:	4b37      	ldr	r3, [pc, #220]	; (8001a58 <return_mode+0x118>)
 800197c:	6959      	ldr	r1, [r3, #20]
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	4613      	mov	r3, r2
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	1a9b      	subs	r3, r3, r2
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	440b      	add	r3, r1
 800198a:	88db      	ldrh	r3, [r3, #6]
 800198c:	4618      	mov	r0, r3
 800198e:	4b32      	ldr	r3, [pc, #200]	; (8001a58 <return_mode+0x118>)
 8001990:	6959      	ldr	r1, [r3, #20]
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	4613      	mov	r3, r2
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	1a9b      	subs	r3, r3, r2
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	440b      	add	r3, r1
 800199e:	891b      	ldrh	r3, [r3, #8]
 80019a0:	fb00 f303 	mul.w	r3, r0, r3
 80019a4:	607b      	str	r3, [r7, #4]
	//		printf("temp_x: %d, Temp_size: %d\n", pixy.curr_blocks[i].m_x, temp_size);
			if(temp_size > best_size) {
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	d921      	bls.n	80019f2 <return_mode+0xb2>
				  best_size = temp_size;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	613b      	str	r3, [r7, #16]
				  best_x = pixy.curr_blocks[i].m_x;
 80019b2:	4b29      	ldr	r3, [pc, #164]	; (8001a58 <return_mode+0x118>)
 80019b4:	6959      	ldr	r1, [r3, #20]
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	4613      	mov	r3, r2
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	1a9b      	subs	r3, r3, r2
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	440b      	add	r3, r1
 80019c2:	885b      	ldrh	r3, [r3, #2]
 80019c4:	82fb      	strh	r3, [r7, #22]
				  best_y = pixy.curr_blocks[i].m_y - (pixy.curr_blocks[i].m_height / 2);
 80019c6:	4b24      	ldr	r3, [pc, #144]	; (8001a58 <return_mode+0x118>)
 80019c8:	6959      	ldr	r1, [r3, #20]
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	4613      	mov	r3, r2
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	1a9b      	subs	r3, r3, r2
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	440b      	add	r3, r1
 80019d6:	8899      	ldrh	r1, [r3, #4]
 80019d8:	4b1f      	ldr	r3, [pc, #124]	; (8001a58 <return_mode+0x118>)
 80019da:	6958      	ldr	r0, [r3, #20]
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	4613      	mov	r3, r2
 80019e0:	00db      	lsls	r3, r3, #3
 80019e2:	1a9b      	subs	r3, r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	4403      	add	r3, r0
 80019e8:	891b      	ldrh	r3, [r3, #8]
 80019ea:	085b      	lsrs	r3, r3, #1
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	1acb      	subs	r3, r1, r3
 80019f0:	813b      	strh	r3, [r7, #8]
		for(int i = 0; i < count; ++i) {
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	3301      	adds	r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80019fc:	68fa      	ldr	r2, [r7, #12]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	dbbb      	blt.n	800197a <return_mode+0x3a>
			}
		}

		if(best_x < XL) {
 8001a02:	2378      	movs	r3, #120	; 0x78
 8001a04:	b29b      	uxth	r3, r3
 8001a06:	8afa      	ldrh	r2, [r7, #22]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d201      	bcs.n	8001a10 <return_mode+0xd0>
	//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 1);
	//		  printf("Best_y : %d \n", best_y);
			  return 1;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e01e      	b.n	8001a4e <return_mode+0x10e>
		}
		if(best_x < XR) {
 8001a10:	2396      	movs	r3, #150	; 0x96
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	8afa      	ldrh	r2, [r7, #22]
 8001a16:	429a      	cmp	r2, r3
 8001a18:	d213      	bcs.n	8001a42 <return_mode+0x102>
	//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 0);
	//		  printf("Best_y : %d \n", best_y);
			  if(best_size >= SIZE) {
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	ee07 3a90 	vmov	s15, r3
 8001a20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a24:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001a5c <return_mode+0x11c>
 8001a28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a30:	db05      	blt.n	8001a3e <return_mode+0xfe>
				  printf("---------Return\n");
 8001a32:	480b      	ldr	r0, [pc, #44]	; (8001a60 <return_mode+0x120>)
 8001a34:	f00a fffa 	bl	800ca2c <puts>
				  station_arrived = 1;
 8001a38:	4b0a      	ldr	r3, [pc, #40]	; (8001a64 <return_mode+0x124>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	701a      	strb	r2, [r3, #0]
			  }
			  return 0;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	e005      	b.n	8001a4e <return_mode+0x10e>
		}
		if(best_x <= 315) {
 8001a42:	8afb      	ldrh	r3, [r7, #22]
 8001a44:	f5b3 7f9e 	cmp.w	r3, #316	; 0x13c
 8001a48:	d201      	bcs.n	8001a4e <return_mode+0x10e>
		//		  printf("Best_x : %d, Going to direction: %d\n", best_x, 2);
		//		  printf("Best_y : %d \n", best_y);
		  return 2;
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	e7ff      	b.n	8001a4e <return_mode+0x10e>
		}
	}
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3718      	adds	r7, #24
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	2000020c 	.word	0x2000020c
 8001a5c:	46feb500 	.word	0x46feb500
 8001a60:	0800ead8 	.word	0x0800ead8
 8001a64:	20000238 	.word	0x20000238

08001a68 <execute>:


void execute() {
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
	//default
	rotor_control(1);
 8001a6e:	2001      	movs	r0, #1
 8001a70:	f001 f9f2 	bl	8002e58 <rotor_control>
	motor_control(7);
 8001a74:	2007      	movs	r0, #7
 8001a76:	f001 f8ff 	bl	8002c78 <motor_control>
	//led
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,  0);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001a80:	485c      	ldr	r0, [pc, #368]	; (8001bf4 <execute+0x18c>)
 8001a82:	f003 fd61 	bl	8005548 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,  0);
 8001a86:	2200      	movs	r2, #0
 8001a88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a8c:	4859      	ldr	r0, [pc, #356]	; (8001bf4 <execute+0x18c>)
 8001a8e:	f003 fd5b 	bl	8005548 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 0);
 8001a92:	2200      	movs	r2, #0
 8001a94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a98:	4856      	ldr	r0, [pc, #344]	; (8001bf4 <execute+0x18c>)
 8001a9a:	f003 fd55 	bl	8005548 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aa4:	4853      	ldr	r0, [pc, #332]	; (8001bf4 <execute+0x18c>)
 8001aa6:	f003 fd4f 	bl	8005548 <HAL_GPIO_WritePin>

	switch (state) {
 8001aaa:	4b53      	ldr	r3, [pc, #332]	; (8001bf8 <execute+0x190>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b05      	cmp	r3, #5
 8001ab0:	f200 8090 	bhi.w	8001bd4 <execute+0x16c>
 8001ab4:	a201      	add	r2, pc, #4	; (adr r2, 8001abc <execute+0x54>)
 8001ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aba:	bf00      	nop
 8001abc:	08001ad5 	.word	0x08001ad5
 8001ac0:	08001ae3 	.word	0x08001ae3
 8001ac4:	08001b01 	.word	0x08001b01
 8001ac8:	08001b1b 	.word	0x08001b1b
 8001acc:	08001b51 	.word	0x08001b51
 8001ad0:	08001bbf 	.word	0x08001bbf
	case INIT:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,  1); // white led
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ada:	4846      	ldr	r0, [pc, #280]	; (8001bf4 <execute+0x18c>)
 8001adc:	f003 fd34 	bl	8005548 <HAL_GPIO_WritePin>
		break;
 8001ae0:	e084      	b.n	8001bec <execute+0x184>
//			record[i] = record[i+1];
//		}

//		record[1] =  get_mode();

		uint8_t motor_mode = get_mode();
 8001ae2:	f7ff fe8d 	bl	8001800 <get_mode>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
//		uint8_t motor_mode = 1;

//		if (record[0] == record[1]) {
//			motor_mode = record[1];
//		}
		motor_control(motor_mode);
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f001 f8c3 	bl	8002c78 <motor_control>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,  1); // blue led
 8001af2:	2201      	movs	r2, #1
 8001af4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001af8:	483e      	ldr	r0, [pc, #248]	; (8001bf4 <execute+0x18c>)
 8001afa:	f003 fd25 	bl	8005548 <HAL_GPIO_WritePin>

		break;
 8001afe:	e075      	b.n	8001bec <execute+0x184>
	}

	case COLLECT:

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, 1); // green led
 8001b00:	2201      	movs	r2, #1
 8001b02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b06:	483b      	ldr	r0, [pc, #236]	; (8001bf4 <execute+0x18c>)
 8001b08:	f003 fd1e 	bl	8005548 <HAL_GPIO_WritePin>
		rotor_control(0);
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f001 f9a3 	bl	8002e58 <rotor_control>
		motor_control(6);
 8001b12:	2006      	movs	r0, #6
 8001b14:	f001 f8b0 	bl	8002c78 <motor_control>

		break;
 8001b18:	e068      	b.n	8001bec <execute+0x184>
	case RETURN:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8,  1); // white led
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b20:	4834      	ldr	r0, [pc, #208]	; (8001bf4 <execute+0x18c>)
 8001b22:	f003 fd11 	bl	8005548 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9,  1); // blue led
 8001b26:	2201      	movs	r2, #1
 8001b28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b2c:	4831      	ldr	r0, [pc, #196]	; (8001bf4 <execute+0x18c>)
 8001b2e:	f003 fd0b 	bl	8005548 <HAL_GPIO_WritePin>
		printf("Green Button pressed\n");
 8001b32:	4832      	ldr	r0, [pc, #200]	; (8001bfc <execute+0x194>)
 8001b34:	f00a ff7a 	bl	800ca2c <puts>
		return_motor_mode = return_mode();
 8001b38:	f7ff ff02 	bl	8001940 <return_mode>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	461a      	mov	r2, r3
 8001b40:	4b2f      	ldr	r3, [pc, #188]	; (8001c00 <execute+0x198>)
 8001b42:	701a      	strb	r2, [r3, #0]
		motor_control(return_motor_mode);
 8001b44:	4b2e      	ldr	r3, [pc, #184]	; (8001c00 <execute+0x198>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f001 f895 	bl	8002c78 <motor_control>
		break;
 8001b4e:	e04d      	b.n	8001bec <execute+0x184>
	case AVOID_COLLISION:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1); // red led
 8001b50:	2201      	movs	r2, #1
 8001b52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b56:	4827      	ldr	r0, [pc, #156]	; (8001bf4 <execute+0x18c>)
 8001b58:	f003 fcf6 	bl	8005548 <HAL_GPIO_WritePin>

		if(avoid_mode == 0) {
 8001b5c:	4b29      	ldr	r3, [pc, #164]	; (8001c04 <execute+0x19c>)
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d106      	bne.n	8001b72 <execute+0x10a>
			rotor_control(0);
 8001b64:	2000      	movs	r0, #0
 8001b66:	f001 f977 	bl	8002e58 <rotor_control>
			motor_control(4);
 8001b6a:	2004      	movs	r0, #4
 8001b6c:	f001 f884 	bl	8002c78 <motor_control>
 8001b70:	e002      	b.n	8001b78 <execute+0x110>
		} else {
			motor_control(1);
 8001b72:	2001      	movs	r0, #1
 8001b74:	f001 f880 	bl	8002c78 <motor_control>
		}

		if (avoid_begin == 0) {
 8001b78:	4b23      	ldr	r3, [pc, #140]	; (8001c08 <execute+0x1a0>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d134      	bne.n	8001bea <execute+0x182>
			__HAL_TIM_CLEAR_FLAG(&htim5, TIM_SR_UIF);
 8001b80:	4b22      	ldr	r3, [pc, #136]	; (8001c0c <execute+0x1a4>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f06f 0201 	mvn.w	r2, #1
 8001b88:	611a      	str	r2, [r3, #16]
			avoid_begin = 1;
 8001b8a:	4b1f      	ldr	r3, [pc, #124]	; (8001c08 <execute+0x1a0>)
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	701a      	strb	r2, [r3, #0]
			if (avoid_mode == 0) {
 8001b90:	4b1c      	ldr	r3, [pc, #112]	; (8001c04 <execute+0x19c>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d104      	bne.n	8001ba2 <execute+0x13a>
				TIM5->ARR = 1000;
 8001b98:	4b1d      	ldr	r3, [pc, #116]	; (8001c10 <execute+0x1a8>)
 8001b9a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b9e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ba0:	e003      	b.n	8001baa <execute+0x142>
			} else {
				TIM5->ARR = 4000;
 8001ba2:	4b1b      	ldr	r3, [pc, #108]	; (8001c10 <execute+0x1a8>)
 8001ba4:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8001ba8:	62da      	str	r2, [r3, #44]	; 0x2c
			}

			TIM5->CNT = 0;
 8001baa:	4b19      	ldr	r3, [pc, #100]	; (8001c10 <execute+0x1a8>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	625a      	str	r2, [r3, #36]	; 0x24
			printf("Avoid_Collision: timer begin\n");
 8001bb0:	4818      	ldr	r0, [pc, #96]	; (8001c14 <execute+0x1ac>)
 8001bb2:	f00a ff3b 	bl	800ca2c <puts>
			HAL_TIM_Base_Start_IT(&htim5);
 8001bb6:	4815      	ldr	r0, [pc, #84]	; (8001c0c <execute+0x1a4>)
 8001bb8:	f007 fca6 	bl	8009508 <HAL_TIM_Base_Start_IT>
		}
		break;
 8001bbc:	e015      	b.n	8001bea <execute+0x182>
	case SEARCH_TO_COLLECT : {
		rotor_control(0);
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f001 f94a 	bl	8002e58 <rotor_control>
		motor_control(5);
 8001bc4:	2005      	movs	r0, #5
 8001bc6:	f001 f857 	bl	8002c78 <motor_control>
		dumb_loop(20000);
 8001bca:	f644 6020 	movw	r0, #20000	; 0x4e20
 8001bce:	f7ff fc3d 	bl	800144c <dumb_loop>
//		printf("ending search to collect\n");
		break;
 8001bd2:	e00b      	b.n	8001bec <execute+0x184>
	}
	default :
		rotor_control(0);
 8001bd4:	2000      	movs	r0, #0
 8001bd6:	f001 f93f 	bl	8002e58 <rotor_control>
		motor_control(7);
 8001bda:	2007      	movs	r0, #7
 8001bdc:	f001 f84c 	bl	8002c78 <motor_control>
		dumb_loop(10000);
 8001be0:	f242 7010 	movw	r0, #10000	; 0x2710
 8001be4:	f7ff fc32 	bl	800144c <dumb_loop>
//		printf("ending search to collect\n");
		break;
 8001be8:	e000      	b.n	8001bec <execute+0x184>
		break;
 8001bea:	bf00      	nop
	}
}
 8001bec:	bf00      	nop
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	48000800 	.word	0x48000800
 8001bf8:	20000232 	.word	0x20000232
 8001bfc:	0800eae8 	.word	0x0800eae8
 8001c00:	20000000 	.word	0x20000000
 8001c04:	20000241 	.word	0x20000241
 8001c08:	2000023a 	.word	0x2000023a
 8001c0c:	200007b8 	.word	0x200007b8
 8001c10:	40000c00 	.word	0x40000c00
 8001c14:	0800eb00 	.word	0x0800eb00

08001c18 <delay_loop>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void delay_loop(int time) {
 8001c18:	b480      	push	{r7}
 8001c1a:	b085      	sub	sp, #20
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	 for(volatile int j = 0; j < time; ++j)
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	e00c      	b.n	8001c40 <delay_loop+0x28>
	  		  for (volatile int i = 0; i < 380; ++i) asm("");//1ms
 8001c26:	2300      	movs	r3, #0
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	e002      	b.n	8001c32 <delay_loop+0x1a>
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	3301      	adds	r3, #1
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	f5b3 7fbe 	cmp.w	r3, #380	; 0x17c
 8001c38:	dbf8      	blt.n	8001c2c <delay_loop+0x14>
	 for(volatile int j = 0; j < time; ++j)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	dcee      	bgt.n	8001c26 <delay_loop+0xe>
}
 8001c48:	bf00      	nop
 8001c4a:	bf00      	nop
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c5c:	f002 f921 	bl	8003ea2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c60:	f000 f858 	bl	8001d14 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001c64:	f000 f8b8 	bl	8001dd8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c68:	f000 fe90 	bl	800298c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001c6c:	f000 f8e6 	bl	8001e3c <MX_ADC1_Init>
  MX_CAN1_Init();
 8001c70:	f000 f948 	bl	8001f04 <MX_CAN1_Init>
  MX_I2C1_SMBUS_Init();
 8001c74:	f000 f97a 	bl	8001f6c <MX_I2C1_SMBUS_Init>
  MX_I2C2_SMBUS_Init();
 8001c78:	f000 f9b2 	bl	8001fe0 <MX_I2C2_SMBUS_Init>
  MX_LPUART1_UART_Init();
 8001c7c:	f000 f9f2 	bl	8002064 <MX_LPUART1_UART_Init>
  MX_USART2_UART_Init();
 8001c80:	f000 fa3c 	bl	80020fc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001c84:	f000 fa88 	bl	8002198 <MX_USART3_UART_Init>
  MX_SAI2_Init();
 8001c88:	f000 fad2 	bl	8002230 <MX_SAI2_Init>
  MX_SPI1_Init();
 8001c8c:	f000 fb38 	bl	8002300 <MX_SPI1_Init>
  MX_SPI3_Init();
 8001c90:	f000 fb74 	bl	800237c <MX_SPI3_Init>
  MX_TIM1_Init();
 8001c94:	f000 fbb0 	bl	80023f8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001c98:	f000 fc24 	bl	80024e4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001c9c:	f000 fc9a 	bl	80025d4 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001ca0:	f000 fd0a 	bl	80026b8 <MX_TIM4_Init>
  MX_TIM15_Init();
 8001ca4:	f000 fde6 	bl	8002874 <MX_TIM15_Init>
  MX_USB_OTG_FS_USB_Init();
 8001ca8:	f000 fe68 	bl	800297c <MX_USB_OTG_FS_USB_Init>
  MX_TIM5_Init();
 8001cac:	f000 fd92 	bl	80027d4 <MX_TIM5_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001cb0:	2100      	movs	r1, #0
 8001cb2:	4812      	ldr	r0, [pc, #72]	; (8001cfc <main+0xa4>)
 8001cb4:	f007 fd1e 	bl	80096f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001cb8:	2108      	movs	r1, #8
 8001cba:	4810      	ldr	r0, [pc, #64]	; (8001cfc <main+0xa4>)
 8001cbc:	f007 fd1a 	bl	80096f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001cc0:	210c      	movs	r1, #12
 8001cc2:	480e      	ldr	r0, [pc, #56]	; (8001cfc <main+0xa4>)
 8001cc4:	f007 fd16 	bl	80096f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001cc8:	2100      	movs	r1, #0
 8001cca:	480d      	ldr	r0, [pc, #52]	; (8001d00 <main+0xa8>)
 8001ccc:	f007 fd12 	bl	80096f4 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	480c      	ldr	r0, [pc, #48]	; (8001d04 <main+0xac>)
 8001cd4:	f007 fe76 	bl	80099c4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8001cd8:	2104      	movs	r1, #4
 8001cda:	480b      	ldr	r0, [pc, #44]	; (8001d08 <main+0xb0>)
 8001cdc:	f007 fe72 	bl	80099c4 <HAL_TIM_IC_Start_IT>

  extern Pixy2 pixy;
  pixy2_init(&hspi1, GPIOB, GPIO_PIN_2);
 8001ce0:	2204      	movs	r2, #4
 8001ce2:	490a      	ldr	r1, [pc, #40]	; (8001d0c <main+0xb4>)
 8001ce4:	480a      	ldr	r0, [pc, #40]	; (8001d10 <main+0xb8>)
 8001ce6:	f7ff faaf 	bl	8001248 <pixy2_init>


  while (1)
  {
//	  printf("main\n");
	  state_update();
 8001cea:	f7ff fbcf 	bl	800148c <state_update>
	  execute();
 8001cee:	f7ff febb 	bl	8001a68 <execute>
	  delay_loop(2000); // 0.1ms
 8001cf2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001cf6:	f7ff ff8f 	bl	8001c18 <delay_loop>
  {
 8001cfa:	e7f6      	b.n	8001cea <main+0x92>
 8001cfc:	2000076c 	.word	0x2000076c
 8001d00:	200006d4 	.word	0x200006d4
 8001d04:	20000688 	.word	0x20000688
 8001d08:	20000720 	.word	0x20000720
 8001d0c:	48000400 	.word	0x48000400
 8001d10:	200005c0 	.word	0x200005c0

08001d14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b096      	sub	sp, #88	; 0x58
 8001d18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d1a:	f107 0314 	add.w	r3, r7, #20
 8001d1e:	2244      	movs	r2, #68	; 0x44
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f00a f8aa 	bl	800be7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d28:	463b      	mov	r3, r7
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	60da      	str	r2, [r3, #12]
 8001d34:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001d36:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d3a:	f003 fc71 	bl	8005620 <HAL_PWREx_ControlVoltageScaling>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001d44:	f000 ff92 	bl	8002c6c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001d48:	f003 fc3a 	bl	80055c0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001d4c:	4b21      	ldr	r3, [pc, #132]	; (8001dd4 <SystemClock_Config+0xc0>)
 8001d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d52:	4a20      	ldr	r2, [pc, #128]	; (8001dd4 <SystemClock_Config+0xc0>)
 8001d54:	f023 0318 	bic.w	r3, r3, #24
 8001d58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001d5c:	2314      	movs	r3, #20
 8001d5e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001d60:	2301      	movs	r3, #1
 8001d62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d64:	2301      	movs	r3, #1
 8001d66:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001d6c:	2360      	movs	r3, #96	; 0x60
 8001d6e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d70:	2302      	movs	r3, #2
 8001d72:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001d74:	2301      	movs	r3, #1
 8001d76:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001d7c:	2310      	movs	r3, #16
 8001d7e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d80:	2302      	movs	r3, #2
 8001d82:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d84:	2302      	movs	r3, #2
 8001d86:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	4618      	mov	r0, r3
 8001d92:	f003 fcf9 	bl	8005788 <HAL_RCC_OscConfig>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001d9c:	f000 ff66 	bl	8002c6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001da0:	230f      	movs	r3, #15
 8001da2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001da4:	2303      	movs	r3, #3
 8001da6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001da8:	2300      	movs	r3, #0
 8001daa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001db0:	2300      	movs	r3, #0
 8001db2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001db4:	463b      	mov	r3, r7
 8001db6:	2101      	movs	r1, #1
 8001db8:	4618      	mov	r0, r3
 8001dba:	f004 f8ff 	bl	8005fbc <HAL_RCC_ClockConfig>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001dc4:	f000 ff52 	bl	8002c6c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001dc8:	f005 fe08 	bl	80079dc <HAL_RCCEx_EnableMSIPLLMode>
}
 8001dcc:	bf00      	nop
 8001dce:	3758      	adds	r7, #88	; 0x58
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40021000 	.word	0x40021000

08001dd8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b0a6      	sub	sp, #152	; 0x98
 8001ddc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dde:	1d3b      	adds	r3, r7, #4
 8001de0:	2294      	movs	r2, #148	; 0x94
 8001de2:	2100      	movs	r1, #0
 8001de4:	4618      	mov	r0, r3
 8001de6:	f00a f849 	bl	800be7c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_USB
 8001dea:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001dee:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8001df0:	2300      	movs	r3, #0
 8001df2:	677b      	str	r3, [r7, #116]	; 0x74
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001df4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001df8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001dfc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001e00:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001e02:	2301      	movs	r3, #1
 8001e04:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001e06:	2301      	movs	r3, #1
 8001e08:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001e0a:	2318      	movs	r3, #24
 8001e0c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001e12:	2302      	movs	r3, #2
 8001e14:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001e16:	2302      	movs	r3, #2
 8001e18:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8001e1a:	4b07      	ldr	r3, [pc, #28]	; (8001e38 <PeriphCommonClock_Config+0x60>)
 8001e1c:	623b      	str	r3, [r7, #32]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	4618      	mov	r0, r3
 8001e22:	f004 fb89 	bl	8006538 <HAL_RCCEx_PeriphCLKConfig>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 8001e2c:	f000 ff1e 	bl	8002c6c <Error_Handler>
  }
}
 8001e30:	bf00      	nop
 8001e32:	3798      	adds	r7, #152	; 0x98
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	01110000 	.word	0x01110000

08001e3c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001e42:	463b      	mov	r3, r7
 8001e44:	2200      	movs	r2, #0
 8001e46:	601a      	str	r2, [r3, #0]
 8001e48:	605a      	str	r2, [r3, #4]
 8001e4a:	609a      	str	r2, [r3, #8]
 8001e4c:	60da      	str	r2, [r3, #12]
 8001e4e:	611a      	str	r2, [r3, #16]
 8001e50:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001e52:	4b29      	ldr	r3, [pc, #164]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e54:	4a29      	ldr	r2, [pc, #164]	; (8001efc <MX_ADC1_Init+0xc0>)
 8001e56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001e58:	4b27      	ldr	r3, [pc, #156]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001e5e:	4b26      	ldr	r3, [pc, #152]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001e64:	4b24      	ldr	r3, [pc, #144]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e6a:	4b23      	ldr	r3, [pc, #140]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e70:	4b21      	ldr	r3, [pc, #132]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e72:	2204      	movs	r2, #4
 8001e74:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001e76:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001e7c:	4b1e      	ldr	r3, [pc, #120]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001e82:	4b1d      	ldr	r3, [pc, #116]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e84:	2201      	movs	r2, #1
 8001e86:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001e88:	4b1b      	ldr	r3, [pc, #108]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e90:	4b19      	ldr	r3, [pc, #100]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e96:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001e9c:	4b16      	ldr	r3, [pc, #88]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ea4:	4b14      	ldr	r3, [pc, #80]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001eaa:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001eb2:	4811      	ldr	r0, [pc, #68]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001eb4:	f002 fa2e 	bl	8004314 <HAL_ADC_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001ebe:	f000 fed5 	bl	8002c6c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ec2:	4b0f      	ldr	r3, [pc, #60]	; (8001f00 <MX_ADC1_Init+0xc4>)
 8001ec4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ec6:	2306      	movs	r3, #6
 8001ec8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ece:	237f      	movs	r3, #127	; 0x7f
 8001ed0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001eda:	463b      	mov	r3, r7
 8001edc:	4619      	mov	r1, r3
 8001ede:	4806      	ldr	r0, [pc, #24]	; (8001ef8 <MX_ADC1_Init+0xbc>)
 8001ee0:	f002 fb64 	bl	80045ac <HAL_ADC_ConfigChannel>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001eea:	f000 febf 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001eee:	bf00      	nop
 8001ef0:	3718      	adds	r7, #24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	2000024c 	.word	0x2000024c
 8001efc:	50040000 	.word	0x50040000
 8001f00:	04300002 	.word	0x04300002

08001f04 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001f08:	4b16      	ldr	r3, [pc, #88]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f0a:	4a17      	ldr	r2, [pc, #92]	; (8001f68 <MX_CAN1_Init+0x64>)
 8001f0c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001f0e:	4b15      	ldr	r3, [pc, #84]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f10:	2210      	movs	r2, #16
 8001f12:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001f14:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f1a:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001f20:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001f26:	4b0f      	ldr	r3, [pc, #60]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001f2c:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001f32:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001f38:	4b0a      	ldr	r3, [pc, #40]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001f3e:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001f44:	4b07      	ldr	r3, [pc, #28]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001f4a:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001f50:	4804      	ldr	r0, [pc, #16]	; (8001f64 <MX_CAN1_Init+0x60>)
 8001f52:	f002 ff27 	bl	8004da4 <HAL_CAN_Init>
 8001f56:	4603      	mov	r3, r0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8001f5c:	f000 fe86 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001f60:	bf00      	nop
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	200002b4 	.word	0x200002b4
 8001f68:	40006400 	.word	0x40006400

08001f6c <MX_I2C1_SMBUS_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_SMBUS_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 8001f70:	4b18      	ldr	r3, [pc, #96]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f72:	4a19      	ldr	r2, [pc, #100]	; (8001fd8 <MX_I2C1_SMBUS_Init+0x6c>)
 8001f74:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.Timing = 0x00707CBB;
 8001f76:	4b17      	ldr	r3, [pc, #92]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f78:	4a18      	ldr	r2, [pc, #96]	; (8001fdc <MX_I2C1_SMBUS_Init+0x70>)
 8001f7a:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8001f7c:	4b15      	ldr	r3, [pc, #84]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	609a      	str	r2, [r3, #8]
  hsmbus1.Init.OwnAddress1 = 2;
 8001f82:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f84:	2202      	movs	r2, #2
 8001f86:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8001f88:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8001f8e:	4b11      	ldr	r3, [pc, #68]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 8001f94:	4b0f      	ldr	r3, [pc, #60]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 8001f9a:	4b0e      	ldr	r3, [pc, #56]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8001fa0:	4b0c      	ldr	r3, [pc, #48]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8001fa6:	4b0b      	ldr	r3, [pc, #44]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8001fac:	4b09      	ldr	r3, [pc, #36]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8001fb2:	4b08      	ldr	r3, [pc, #32]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus1.Init.SMBusTimeout = 0x00008186;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fba:	f248 1286 	movw	r2, #33158	; 0x8186
 8001fbe:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 8001fc0:	4804      	ldr	r0, [pc, #16]	; (8001fd4 <MX_I2C1_SMBUS_Init+0x68>)
 8001fc2:	f006 fa2d 	bl	8008420 <HAL_SMBUS_Init>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <MX_I2C1_SMBUS_Init+0x64>
  {
    Error_Handler();
 8001fcc:	f000 fe4e 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fd0:	bf00      	nop
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	200002dc 	.word	0x200002dc
 8001fd8:	40005400 	.word	0x40005400
 8001fdc:	00707cbb 	.word	0x00707cbb

08001fe0 <MX_I2C2_SMBUS_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_SMBUS_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hsmbus2.Instance = I2C2;
 8001fe4:	4b1c      	ldr	r3, [pc, #112]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8001fe6:	4a1d      	ldr	r2, [pc, #116]	; (800205c <MX_I2C2_SMBUS_Init+0x7c>)
 8001fe8:	601a      	str	r2, [r3, #0]
  hsmbus2.Init.Timing = 0x00707CBB;
 8001fea:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8001fec:	4a1c      	ldr	r2, [pc, #112]	; (8002060 <MX_I2C2_SMBUS_Init+0x80>)
 8001fee:	605a      	str	r2, [r3, #4]
  hsmbus2.Init.AnalogFilter = SMBUS_ANALOGFILTER_ENABLE;
 8001ff0:	4b19      	ldr	r3, [pc, #100]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  hsmbus2.Init.OwnAddress1 = 2;
 8001ff6:	4b18      	ldr	r3, [pc, #96]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	60da      	str	r2, [r3, #12]
  hsmbus2.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 8001ffc:	4b16      	ldr	r3, [pc, #88]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	611a      	str	r2, [r3, #16]
  hsmbus2.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8002002:	4b15      	ldr	r3, [pc, #84]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8002004:	2200      	movs	r2, #0
 8002006:	615a      	str	r2, [r3, #20]
  hsmbus2.Init.OwnAddress2 = 0;
 8002008:	4b13      	ldr	r3, [pc, #76]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 800200a:	2200      	movs	r2, #0
 800200c:	619a      	str	r2, [r3, #24]
  hsmbus2.Init.OwnAddress2Masks = SMBUS_OA2_NOMASK;
 800200e:	4b12      	ldr	r3, [pc, #72]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8002010:	2200      	movs	r2, #0
 8002012:	61da      	str	r2, [r3, #28]
  hsmbus2.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8002014:	4b10      	ldr	r3, [pc, #64]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8002016:	2200      	movs	r2, #0
 8002018:	621a      	str	r2, [r3, #32]
  hsmbus2.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 800201a:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 800201c:	2200      	movs	r2, #0
 800201e:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus2.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 8002020:	4b0d      	ldr	r3, [pc, #52]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8002022:	2200      	movs	r2, #0
 8002024:	629a      	str	r2, [r3, #40]	; 0x28
  hsmbus2.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8002026:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8002028:	2200      	movs	r2, #0
 800202a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsmbus2.Init.SMBusTimeout = 0x00008186;
 800202c:	4b0a      	ldr	r3, [pc, #40]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 800202e:	f248 1286 	movw	r2, #33158	; 0x8186
 8002032:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_SMBUS_Init(&hsmbus2) != HAL_OK)
 8002034:	4808      	ldr	r0, [pc, #32]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8002036:	f006 f9f3 	bl	8008420 <HAL_SMBUS_Init>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_I2C2_SMBUS_Init+0x64>
  {
    Error_Handler();
 8002040:	f000 fe14 	bl	8002c6c <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus2) != HAL_OK)
 8002044:	4804      	ldr	r0, [pc, #16]	; (8002058 <MX_I2C2_SMBUS_Init+0x78>)
 8002046:	f006 faa3 	bl	8008590 <HAL_SMBUS_EnableAlert_IT>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_I2C2_SMBUS_Init+0x74>
  {
    Error_Handler();
 8002050:	f000 fe0c 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002054:	bf00      	nop
 8002056:	bd80      	pop	{r7, pc}
 8002058:	2000032c 	.word	0x2000032c
 800205c:	40005800 	.word	0x40005800
 8002060:	00707cbb 	.word	0x00707cbb

08002064 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002068:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 800206a:	4a23      	ldr	r2, [pc, #140]	; (80020f8 <MX_LPUART1_UART_Init+0x94>)
 800206c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800206e:	4b21      	ldr	r3, [pc, #132]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 8002070:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002074:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002076:	4b1f      	ldr	r3, [pc, #124]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 8002078:	2200      	movs	r2, #0
 800207a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800207c:	4b1d      	ldr	r3, [pc, #116]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 800207e:	2200      	movs	r2, #0
 8002080:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002082:	4b1c      	ldr	r3, [pc, #112]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 8002084:	2200      	movs	r2, #0
 8002086:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002088:	4b1a      	ldr	r3, [pc, #104]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 800208a:	220c      	movs	r2, #12
 800208c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800208e:	4b19      	ldr	r3, [pc, #100]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 8002090:	2200      	movs	r2, #0
 8002092:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002094:	4b17      	ldr	r3, [pc, #92]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 8002096:	2200      	movs	r2, #0
 8002098:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800209a:	4b16      	ldr	r3, [pc, #88]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 800209c:	2200      	movs	r2, #0
 800209e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020a0:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80020a6:	4b13      	ldr	r3, [pc, #76]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80020ac:	4811      	ldr	r0, [pc, #68]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 80020ae:	f009 f817 	bl	800b0e0 <HAL_UART_Init>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80020b8:	f000 fdd8 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020bc:	2100      	movs	r1, #0
 80020be:	480d      	ldr	r0, [pc, #52]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 80020c0:	f009 fde0 	bl	800bc84 <HAL_UARTEx_SetTxFifoThreshold>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80020ca:	f000 fdcf 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80020ce:	2100      	movs	r1, #0
 80020d0:	4808      	ldr	r0, [pc, #32]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 80020d2:	f009 fe15 	bl	800bd00 <HAL_UARTEx_SetRxFifoThreshold>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d001      	beq.n	80020e0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80020dc:	f000 fdc6 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80020e0:	4804      	ldr	r0, [pc, #16]	; (80020f4 <MX_LPUART1_UART_Init+0x90>)
 80020e2:	f009 fd96 	bl	800bc12 <HAL_UARTEx_DisableFifoMode>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80020ec:	f000 fdbe 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80020f0:	bf00      	nop
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	2000037c 	.word	0x2000037c
 80020f8:	40008000 	.word	0x40008000

080020fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002100:	4b23      	ldr	r3, [pc, #140]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002102:	4a24      	ldr	r2, [pc, #144]	; (8002194 <MX_USART2_UART_Init+0x98>)
 8002104:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002106:	4b22      	ldr	r3, [pc, #136]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002108:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800210c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800210e:	4b20      	ldr	r3, [pc, #128]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002110:	2200      	movs	r2, #0
 8002112:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002114:	4b1e      	ldr	r3, [pc, #120]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002116:	2200      	movs	r2, #0
 8002118:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800211a:	4b1d      	ldr	r3, [pc, #116]	; (8002190 <MX_USART2_UART_Init+0x94>)
 800211c:	2200      	movs	r2, #0
 800211e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002120:	4b1b      	ldr	r3, [pc, #108]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002122:	220c      	movs	r2, #12
 8002124:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8002126:	4b1a      	ldr	r3, [pc, #104]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002128:	f44f 7240 	mov.w	r2, #768	; 0x300
 800212c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800212e:	4b18      	ldr	r3, [pc, #96]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002130:	2200      	movs	r2, #0
 8002132:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002134:	4b16      	ldr	r3, [pc, #88]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002136:	2200      	movs	r2, #0
 8002138:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800213a:	4b15      	ldr	r3, [pc, #84]	; (8002190 <MX_USART2_UART_Init+0x94>)
 800213c:	2200      	movs	r2, #0
 800213e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002140:	4b13      	ldr	r3, [pc, #76]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002142:	2200      	movs	r2, #0
 8002144:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002146:	4812      	ldr	r0, [pc, #72]	; (8002190 <MX_USART2_UART_Init+0x94>)
 8002148:	f008 ffca 	bl	800b0e0 <HAL_UART_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8002152:	f000 fd8b 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002156:	2100      	movs	r1, #0
 8002158:	480d      	ldr	r0, [pc, #52]	; (8002190 <MX_USART2_UART_Init+0x94>)
 800215a:	f009 fd93 	bl	800bc84 <HAL_UARTEx_SetTxFifoThreshold>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8002164:	f000 fd82 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002168:	2100      	movs	r1, #0
 800216a:	4809      	ldr	r0, [pc, #36]	; (8002190 <MX_USART2_UART_Init+0x94>)
 800216c:	f009 fdc8 	bl	800bd00 <HAL_UARTEx_SetRxFifoThreshold>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8002176:	f000 fd79 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800217a:	4805      	ldr	r0, [pc, #20]	; (8002190 <MX_USART2_UART_Init+0x94>)
 800217c:	f009 fd49 	bl	800bc12 <HAL_UARTEx_DisableFifoMode>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8002186:	f000 fd71 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	2000040c 	.word	0x2000040c
 8002194:	40004400 	.word	0x40004400

08002198 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800219c:	4b22      	ldr	r3, [pc, #136]	; (8002228 <MX_USART3_UART_Init+0x90>)
 800219e:	4a23      	ldr	r2, [pc, #140]	; (800222c <MX_USART3_UART_Init+0x94>)
 80021a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80021a2:	4b21      	ldr	r3, [pc, #132]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80021aa:	4b1f      	ldr	r3, [pc, #124]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80021b0:	4b1d      	ldr	r3, [pc, #116]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80021b6:	4b1c      	ldr	r3, [pc, #112]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80021bc:	4b1a      	ldr	r3, [pc, #104]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021be:	220c      	movs	r2, #12
 80021c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021c2:	4b19      	ldr	r3, [pc, #100]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80021c8:	4b17      	ldr	r3, [pc, #92]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ce:	4b16      	ldr	r3, [pc, #88]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021d4:	4b14      	ldr	r3, [pc, #80]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021da:	4b13      	ldr	r3, [pc, #76]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021dc:	2200      	movs	r2, #0
 80021de:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80021e0:	4811      	ldr	r0, [pc, #68]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021e2:	f008 ff7d 	bl	800b0e0 <HAL_UART_Init>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80021ec:	f000 fd3e 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021f0:	2100      	movs	r1, #0
 80021f2:	480d      	ldr	r0, [pc, #52]	; (8002228 <MX_USART3_UART_Init+0x90>)
 80021f4:	f009 fd46 	bl	800bc84 <HAL_UARTEx_SetTxFifoThreshold>
 80021f8:	4603      	mov	r3, r0
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d001      	beq.n	8002202 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80021fe:	f000 fd35 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002202:	2100      	movs	r1, #0
 8002204:	4808      	ldr	r0, [pc, #32]	; (8002228 <MX_USART3_UART_Init+0x90>)
 8002206:	f009 fd7b 	bl	800bd00 <HAL_UARTEx_SetRxFifoThreshold>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002210:	f000 fd2c 	bl	8002c6c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002214:	4804      	ldr	r0, [pc, #16]	; (8002228 <MX_USART3_UART_Init+0x90>)
 8002216:	f009 fcfc 	bl	800bc12 <HAL_UARTEx_DisableFifoMode>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002220:	f000 fd24 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002224:	bf00      	nop
 8002226:	bd80      	pop	{r7, pc}
 8002228:	2000049c 	.word	0x2000049c
 800222c:	40004800 	.word	0x40004800

08002230 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8002234:	4b2f      	ldr	r3, [pc, #188]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002236:	4a30      	ldr	r2, [pc, #192]	; (80022f8 <MX_SAI2_Init+0xc8>)
 8002238:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 800223a:	4b2e      	ldr	r3, [pc, #184]	; (80022f4 <MX_SAI2_Init+0xc4>)
 800223c:	2200      	movs	r2, #0
 800223e:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8002240:	4b2c      	ldr	r3, [pc, #176]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002242:	2200      	movs	r2, #0
 8002244:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 8002246:	4b2b      	ldr	r3, [pc, #172]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002248:	2240      	movs	r2, #64	; 0x40
 800224a:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800224c:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <MX_SAI2_Init+0xc4>)
 800224e:	2200      	movs	r2, #0
 8002250:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002252:	4b28      	ldr	r3, [pc, #160]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002254:	2200      	movs	r2, #0
 8002256:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8002258:	4b26      	ldr	r3, [pc, #152]	; (80022f4 <MX_SAI2_Init+0xc4>)
 800225a:	2200      	movs	r2, #0
 800225c:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 800225e:	4b25      	ldr	r3, [pc, #148]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002260:	2200      	movs	r2, #0
 8002262:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002264:	4b23      	ldr	r3, [pc, #140]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002266:	2200      	movs	r2, #0
 8002268:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 800226a:	4b22      	ldr	r3, [pc, #136]	; (80022f4 <MX_SAI2_Init+0xc4>)
 800226c:	2200      	movs	r2, #0
 800226e:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002270:	4b20      	ldr	r3, [pc, #128]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002272:	2200      	movs	r2, #0
 8002274:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8002276:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002278:	4a20      	ldr	r2, [pc, #128]	; (80022fc <MX_SAI2_Init+0xcc>)
 800227a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800227c:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <MX_SAI2_Init+0xc4>)
 800227e:	2200      	movs	r2, #0
 8002280:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8002282:	4b1c      	ldr	r3, [pc, #112]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002284:	2200      	movs	r2, #0
 8002286:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8002288:	4b1a      	ldr	r3, [pc, #104]	; (80022f4 <MX_SAI2_Init+0xc4>)
 800228a:	2200      	movs	r2, #0
 800228c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 800228e:	4b19      	ldr	r3, [pc, #100]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002290:	2200      	movs	r2, #0
 8002292:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 8002294:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <MX_SAI2_Init+0xc4>)
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 0;
 800229c:	4b15      	ldr	r3, [pc, #84]	; (80022f4 <MX_SAI2_Init+0xc4>)
 800229e:	2200      	movs	r2, #0
 80022a0:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 80022a2:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022a8:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA2.FrameInit.FrameLength = 8;
 80022aa:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022ac:	2208      	movs	r2, #8
 80022ae:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 80022b0:	4b10      	ldr	r3, [pc, #64]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022b2:	2201      	movs	r2, #1
 80022b4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80022b6:	4b0f      	ldr	r3, [pc, #60]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80022bc:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022be:	2200      	movs	r2, #0
 80022c0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80022c2:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 80022c8:	4b0a      	ldr	r3, [pc, #40]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80022ce:	4b09      	ldr	r3, [pc, #36]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 80022d4:	4b07      	ldr	r3, [pc, #28]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022d6:	2201      	movs	r2, #1
 80022d8:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 80022da:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022dc:	2200      	movs	r2, #0
 80022de:	671a      	str	r2, [r3, #112]	; 0x70
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 80022e0:	4804      	ldr	r0, [pc, #16]	; (80022f4 <MX_SAI2_Init+0xc4>)
 80022e2:	f005 fe85 	bl	8007ff0 <HAL_SAI_Init>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_SAI2_Init+0xc0>
  {
    Error_Handler();
 80022ec:	f000 fcbe 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	2000052c 	.word	0x2000052c
 80022f8:	40015804 	.word	0x40015804
 80022fc:	0002ee00 	.word	0x0002ee00

08002300 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002304:	4b1b      	ldr	r3, [pc, #108]	; (8002374 <MX_SPI1_Init+0x74>)
 8002306:	4a1c      	ldr	r2, [pc, #112]	; (8002378 <MX_SPI1_Init+0x78>)
 8002308:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800230a:	4b1a      	ldr	r3, [pc, #104]	; (8002374 <MX_SPI1_Init+0x74>)
 800230c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002310:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002312:	4b18      	ldr	r3, [pc, #96]	; (8002374 <MX_SPI1_Init+0x74>)
 8002314:	2200      	movs	r2, #0
 8002316:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002318:	4b16      	ldr	r3, [pc, #88]	; (8002374 <MX_SPI1_Init+0x74>)
 800231a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800231e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002320:	4b14      	ldr	r3, [pc, #80]	; (8002374 <MX_SPI1_Init+0x74>)
 8002322:	2200      	movs	r2, #0
 8002324:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002326:	4b13      	ldr	r3, [pc, #76]	; (8002374 <MX_SPI1_Init+0x74>)
 8002328:	2200      	movs	r2, #0
 800232a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800232c:	4b11      	ldr	r3, [pc, #68]	; (8002374 <MX_SPI1_Init+0x74>)
 800232e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002332:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002334:	4b0f      	ldr	r3, [pc, #60]	; (8002374 <MX_SPI1_Init+0x74>)
 8002336:	2218      	movs	r2, #24
 8002338:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800233a:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <MX_SPI1_Init+0x74>)
 800233c:	2200      	movs	r2, #0
 800233e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002340:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <MX_SPI1_Init+0x74>)
 8002342:	2200      	movs	r2, #0
 8002344:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002346:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <MX_SPI1_Init+0x74>)
 8002348:	2200      	movs	r2, #0
 800234a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800234c:	4b09      	ldr	r3, [pc, #36]	; (8002374 <MX_SPI1_Init+0x74>)
 800234e:	2207      	movs	r2, #7
 8002350:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002352:	4b08      	ldr	r3, [pc, #32]	; (8002374 <MX_SPI1_Init+0x74>)
 8002354:	2200      	movs	r2, #0
 8002356:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <MX_SPI1_Init+0x74>)
 800235a:	2200      	movs	r2, #0
 800235c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800235e:	4805      	ldr	r0, [pc, #20]	; (8002374 <MX_SPI1_Init+0x74>)
 8002360:	f006 f969 	bl	8008636 <HAL_SPI_Init>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800236a:	f000 fc7f 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	200005c0 	.word	0x200005c0
 8002378:	40013000 	.word	0x40013000

0800237c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002380:	4b1b      	ldr	r3, [pc, #108]	; (80023f0 <MX_SPI3_Init+0x74>)
 8002382:	4a1c      	ldr	r2, [pc, #112]	; (80023f4 <MX_SPI3_Init+0x78>)
 8002384:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002386:	4b1a      	ldr	r3, [pc, #104]	; (80023f0 <MX_SPI3_Init+0x74>)
 8002388:	f44f 7282 	mov.w	r2, #260	; 0x104
 800238c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800238e:	4b18      	ldr	r3, [pc, #96]	; (80023f0 <MX_SPI3_Init+0x74>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002394:	4b16      	ldr	r3, [pc, #88]	; (80023f0 <MX_SPI3_Init+0x74>)
 8002396:	f44f 7240 	mov.w	r2, #768	; 0x300
 800239a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800239c:	4b14      	ldr	r3, [pc, #80]	; (80023f0 <MX_SPI3_Init+0x74>)
 800239e:	2200      	movs	r2, #0
 80023a0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80023a2:	4b13      	ldr	r3, [pc, #76]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80023a8:	4b11      	ldr	r3, [pc, #68]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023ae:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80023b0:	4b0f      	ldr	r3, [pc, #60]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80023b6:	4b0e      	ldr	r3, [pc, #56]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80023bc:	4b0c      	ldr	r3, [pc, #48]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023be:	2200      	movs	r2, #0
 80023c0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80023c2:	4b0b      	ldr	r3, [pc, #44]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80023c8:	4b09      	ldr	r3, [pc, #36]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023ca:	2207      	movs	r2, #7
 80023cc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80023ce:	4b08      	ldr	r3, [pc, #32]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80023d4:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023d6:	2208      	movs	r2, #8
 80023d8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80023da:	4805      	ldr	r0, [pc, #20]	; (80023f0 <MX_SPI3_Init+0x74>)
 80023dc:	f006 f92b 	bl	8008636 <HAL_SPI_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80023e6:	f000 fc41 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000624 	.word	0x20000624
 80023f4:	40003c00 	.word	0x40003c00

080023f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08c      	sub	sp, #48	; 0x30
 80023fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023fe:	f107 0320 	add.w	r3, r7, #32
 8002402:	2200      	movs	r2, #0
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	605a      	str	r2, [r3, #4]
 8002408:	609a      	str	r2, [r3, #8]
 800240a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800240c:	f107 0314 	add.w	r3, r7, #20
 8002410:	2200      	movs	r2, #0
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
 8002416:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002418:	1d3b      	adds	r3, r7, #4
 800241a:	2200      	movs	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
 800241e:	605a      	str	r2, [r3, #4]
 8002420:	609a      	str	r2, [r3, #8]
 8002422:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002424:	4b2d      	ldr	r3, [pc, #180]	; (80024dc <MX_TIM1_Init+0xe4>)
 8002426:	4a2e      	ldr	r2, [pc, #184]	; (80024e0 <MX_TIM1_Init+0xe8>)
 8002428:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 31;
 800242a:	4b2c      	ldr	r3, [pc, #176]	; (80024dc <MX_TIM1_Init+0xe4>)
 800242c:	221f      	movs	r2, #31
 800242e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002430:	4b2a      	ldr	r3, [pc, #168]	; (80024dc <MX_TIM1_Init+0xe4>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002436:	4b29      	ldr	r3, [pc, #164]	; (80024dc <MX_TIM1_Init+0xe4>)
 8002438:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800243c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800243e:	4b27      	ldr	r3, [pc, #156]	; (80024dc <MX_TIM1_Init+0xe4>)
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002444:	4b25      	ldr	r3, [pc, #148]	; (80024dc <MX_TIM1_Init+0xe4>)
 8002446:	2200      	movs	r2, #0
 8002448:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244a:	4b24      	ldr	r3, [pc, #144]	; (80024dc <MX_TIM1_Init+0xe4>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002450:	4822      	ldr	r0, [pc, #136]	; (80024dc <MX_TIM1_Init+0xe4>)
 8002452:	f007 f801 	bl	8009458 <HAL_TIM_Base_Init>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 800245c:	f000 fc06 	bl	8002c6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002464:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002466:	f107 0320 	add.w	r3, r7, #32
 800246a:	4619      	mov	r1, r3
 800246c:	481b      	ldr	r0, [pc, #108]	; (80024dc <MX_TIM1_Init+0xe4>)
 800246e:	f007 fec3 	bl	800a1f8 <HAL_TIM_ConfigClockSource>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002478:	f000 fbf8 	bl	8002c6c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800247c:	4817      	ldr	r0, [pc, #92]	; (80024dc <MX_TIM1_Init+0xe4>)
 800247e:	f007 fa3f 	bl	8009900 <HAL_TIM_IC_Init>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8002488:	f000 fbf0 	bl	8002c6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002490:	2300      	movs	r3, #0
 8002492:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002494:	2300      	movs	r3, #0
 8002496:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	4619      	mov	r1, r3
 800249e:	480f      	ldr	r0, [pc, #60]	; (80024dc <MX_TIM1_Init+0xe4>)
 80024a0:	f008 fcfa 	bl	800ae98 <HAL_TIMEx_MasterConfigSynchronization>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 80024aa:	f000 fbdf 	bl	8002c6c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80024ae:	2300      	movs	r3, #0
 80024b0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80024b2:	2301      	movs	r3, #1
 80024b4:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	2200      	movs	r2, #0
 80024c2:	4619      	mov	r1, r3
 80024c4:	4805      	ldr	r0, [pc, #20]	; (80024dc <MX_TIM1_Init+0xe4>)
 80024c6:	f007 fce6 	bl	8009e96 <HAL_TIM_IC_ConfigChannel>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80024d0:	f000 fbcc 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80024d4:	bf00      	nop
 80024d6:	3730      	adds	r7, #48	; 0x30
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20000688 	.word	0x20000688
 80024e0:	40012c00 	.word	0x40012c00

080024e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b08e      	sub	sp, #56	; 0x38
 80024e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
 80024f2:	605a      	str	r2, [r3, #4]
 80024f4:	609a      	str	r2, [r3, #8]
 80024f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024f8:	f107 031c 	add.w	r3, r7, #28
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	605a      	str	r2, [r3, #4]
 8002502:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002504:	463b      	mov	r3, r7
 8002506:	2200      	movs	r2, #0
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	605a      	str	r2, [r3, #4]
 800250c:	609a      	str	r2, [r3, #8]
 800250e:	60da      	str	r2, [r3, #12]
 8002510:	611a      	str	r2, [r3, #16]
 8002512:	615a      	str	r2, [r3, #20]
 8002514:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002516:	4b2e      	ldr	r3, [pc, #184]	; (80025d0 <MX_TIM2_Init+0xec>)
 8002518:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800251c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 319;
 800251e:	4b2c      	ldr	r3, [pc, #176]	; (80025d0 <MX_TIM2_Init+0xec>)
 8002520:	f240 123f 	movw	r2, #319	; 0x13f
 8002524:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002526:	4b2a      	ldr	r3, [pc, #168]	; (80025d0 <MX_TIM2_Init+0xec>)
 8002528:	2200      	movs	r2, #0
 800252a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4000;
 800252c:	4b28      	ldr	r3, [pc, #160]	; (80025d0 <MX_TIM2_Init+0xec>)
 800252e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8002532:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002534:	4b26      	ldr	r3, [pc, #152]	; (80025d0 <MX_TIM2_Init+0xec>)
 8002536:	2200      	movs	r2, #0
 8002538:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800253a:	4b25      	ldr	r3, [pc, #148]	; (80025d0 <MX_TIM2_Init+0xec>)
 800253c:	2200      	movs	r2, #0
 800253e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002540:	4823      	ldr	r0, [pc, #140]	; (80025d0 <MX_TIM2_Init+0xec>)
 8002542:	f006 ff89 	bl	8009458 <HAL_TIM_Base_Init>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 800254c:	f000 fb8e 	bl	8002c6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002550:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002554:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002556:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800255a:	4619      	mov	r1, r3
 800255c:	481c      	ldr	r0, [pc, #112]	; (80025d0 <MX_TIM2_Init+0xec>)
 800255e:	f007 fe4b 	bl	800a1f8 <HAL_TIM_ConfigClockSource>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8002568:	f000 fb80 	bl	8002c6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800256c:	4818      	ldr	r0, [pc, #96]	; (80025d0 <MX_TIM2_Init+0xec>)
 800256e:	f007 f86a 	bl	8009646 <HAL_TIM_PWM_Init>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8002578:	f000 fb78 	bl	8002c6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800257c:	2300      	movs	r3, #0
 800257e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002580:	2300      	movs	r3, #0
 8002582:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002584:	f107 031c 	add.w	r3, r7, #28
 8002588:	4619      	mov	r1, r3
 800258a:	4811      	ldr	r0, [pc, #68]	; (80025d0 <MX_TIM2_Init+0xec>)
 800258c:	f008 fc84 	bl	800ae98 <HAL_TIMEx_MasterConfigSynchronization>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002596:	f000 fb69 	bl	8002c6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800259a:	2360      	movs	r3, #96	; 0x60
 800259c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1;
 800259e:	2301      	movs	r3, #1
 80025a0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025a2:	2300      	movs	r3, #0
 80025a4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025aa:	463b      	mov	r3, r7
 80025ac:	2200      	movs	r2, #0
 80025ae:	4619      	mov	r1, r3
 80025b0:	4807      	ldr	r0, [pc, #28]	; (80025d0 <MX_TIM2_Init+0xec>)
 80025b2:	f007 fd0d 	bl	8009fd0 <HAL_TIM_PWM_ConfigChannel>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 80025bc:	f000 fb56 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80025c0:	4803      	ldr	r0, [pc, #12]	; (80025d0 <MX_TIM2_Init+0xec>)
 80025c2:	f001 f8dd 	bl	8003780 <HAL_TIM_MspPostInit>

}
 80025c6:	bf00      	nop
 80025c8:	3738      	adds	r7, #56	; 0x38
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	200006d4 	.word	0x200006d4

080025d4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b08c      	sub	sp, #48	; 0x30
 80025d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025da:	f107 0320 	add.w	r3, r7, #32
 80025de:	2200      	movs	r2, #0
 80025e0:	601a      	str	r2, [r3, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025e8:	f107 0314 	add.w	r3, r7, #20
 80025ec:	2200      	movs	r2, #0
 80025ee:	601a      	str	r2, [r3, #0]
 80025f0:	605a      	str	r2, [r3, #4]
 80025f2:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	2200      	movs	r2, #0
 80025f8:	601a      	str	r2, [r3, #0]
 80025fa:	605a      	str	r2, [r3, #4]
 80025fc:	609a      	str	r2, [r3, #8]
 80025fe:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002600:	4b2b      	ldr	r3, [pc, #172]	; (80026b0 <MX_TIM3_Init+0xdc>)
 8002602:	4a2c      	ldr	r2, [pc, #176]	; (80026b4 <MX_TIM3_Init+0xe0>)
 8002604:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31999;
 8002606:	4b2a      	ldr	r3, [pc, #168]	; (80026b0 <MX_TIM3_Init+0xdc>)
 8002608:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800260c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800260e:	4b28      	ldr	r3, [pc, #160]	; (80026b0 <MX_TIM3_Init+0xdc>)
 8002610:	2200      	movs	r2, #0
 8002612:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32000;
 8002614:	4b26      	ldr	r3, [pc, #152]	; (80026b0 <MX_TIM3_Init+0xdc>)
 8002616:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 800261a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800261c:	4b24      	ldr	r3, [pc, #144]	; (80026b0 <MX_TIM3_Init+0xdc>)
 800261e:	2200      	movs	r2, #0
 8002620:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002622:	4b23      	ldr	r3, [pc, #140]	; (80026b0 <MX_TIM3_Init+0xdc>)
 8002624:	2200      	movs	r2, #0
 8002626:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002628:	4821      	ldr	r0, [pc, #132]	; (80026b0 <MX_TIM3_Init+0xdc>)
 800262a:	f006 ff15 	bl	8009458 <HAL_TIM_Base_Init>
 800262e:	4603      	mov	r3, r0
 8002630:	2b00      	cmp	r3, #0
 8002632:	d001      	beq.n	8002638 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002634:	f000 fb1a 	bl	8002c6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002638:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800263c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800263e:	f107 0320 	add.w	r3, r7, #32
 8002642:	4619      	mov	r1, r3
 8002644:	481a      	ldr	r0, [pc, #104]	; (80026b0 <MX_TIM3_Init+0xdc>)
 8002646:	f007 fdd7 	bl	800a1f8 <HAL_TIM_ConfigClockSource>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002650:	f000 fb0c 	bl	8002c6c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002654:	4816      	ldr	r0, [pc, #88]	; (80026b0 <MX_TIM3_Init+0xdc>)
 8002656:	f007 f953 	bl	8009900 <HAL_TIM_IC_Init>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8002660:	f000 fb04 	bl	8002c6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002668:	2300      	movs	r3, #0
 800266a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800266c:	f107 0314 	add.w	r3, r7, #20
 8002670:	4619      	mov	r1, r3
 8002672:	480f      	ldr	r0, [pc, #60]	; (80026b0 <MX_TIM3_Init+0xdc>)
 8002674:	f008 fc10 	bl	800ae98 <HAL_TIMEx_MasterConfigSynchronization>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800267e:	f000 faf5 	bl	8002c6c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002682:	2302      	movs	r3, #2
 8002684:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002686:	2301      	movs	r3, #1
 8002688:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002692:	1d3b      	adds	r3, r7, #4
 8002694:	2204      	movs	r2, #4
 8002696:	4619      	mov	r1, r3
 8002698:	4805      	ldr	r0, [pc, #20]	; (80026b0 <MX_TIM3_Init+0xdc>)
 800269a:	f007 fbfc 	bl	8009e96 <HAL_TIM_IC_ConfigChannel>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80026a4:	f000 fae2 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80026a8:	bf00      	nop
 80026aa:	3730      	adds	r7, #48	; 0x30
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	20000720 	.word	0x20000720
 80026b4:	40000400 	.word	0x40000400

080026b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b08e      	sub	sp, #56	; 0x38
 80026bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	605a      	str	r2, [r3, #4]
 80026c8:	609a      	str	r2, [r3, #8]
 80026ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026cc:	f107 031c 	add.w	r3, r7, #28
 80026d0:	2200      	movs	r2, #0
 80026d2:	601a      	str	r2, [r3, #0]
 80026d4:	605a      	str	r2, [r3, #4]
 80026d6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026d8:	463b      	mov	r3, r7
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	605a      	str	r2, [r3, #4]
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	60da      	str	r2, [r3, #12]
 80026e4:	611a      	str	r2, [r3, #16]
 80026e6:	615a      	str	r2, [r3, #20]
 80026e8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026ea:	4b38      	ldr	r3, [pc, #224]	; (80027cc <MX_TIM4_Init+0x114>)
 80026ec:	4a38      	ldr	r2, [pc, #224]	; (80027d0 <MX_TIM4_Init+0x118>)
 80026ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6399;
 80026f0:	4b36      	ldr	r3, [pc, #216]	; (80027cc <MX_TIM4_Init+0x114>)
 80026f2:	f641 02ff 	movw	r2, #6399	; 0x18ff
 80026f6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026f8:	4b34      	ldr	r3, [pc, #208]	; (80027cc <MX_TIM4_Init+0x114>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 80026fe:	4b33      	ldr	r3, [pc, #204]	; (80027cc <MX_TIM4_Init+0x114>)
 8002700:	2264      	movs	r2, #100	; 0x64
 8002702:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002704:	4b31      	ldr	r3, [pc, #196]	; (80027cc <MX_TIM4_Init+0x114>)
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800270a:	4b30      	ldr	r3, [pc, #192]	; (80027cc <MX_TIM4_Init+0x114>)
 800270c:	2200      	movs	r2, #0
 800270e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002710:	482e      	ldr	r0, [pc, #184]	; (80027cc <MX_TIM4_Init+0x114>)
 8002712:	f006 fea1 	bl	8009458 <HAL_TIM_Base_Init>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 800271c:	f000 faa6 	bl	8002c6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002720:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002724:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002726:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800272a:	4619      	mov	r1, r3
 800272c:	4827      	ldr	r0, [pc, #156]	; (80027cc <MX_TIM4_Init+0x114>)
 800272e:	f007 fd63 	bl	800a1f8 <HAL_TIM_ConfigClockSource>
 8002732:	4603      	mov	r3, r0
 8002734:	2b00      	cmp	r3, #0
 8002736:	d001      	beq.n	800273c <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002738:	f000 fa98 	bl	8002c6c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800273c:	4823      	ldr	r0, [pc, #140]	; (80027cc <MX_TIM4_Init+0x114>)
 800273e:	f006 ff82 	bl	8009646 <HAL_TIM_PWM_Init>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002748:	f000 fa90 	bl	8002c6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800274c:	2300      	movs	r3, #0
 800274e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002750:	2300      	movs	r3, #0
 8002752:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002754:	f107 031c 	add.w	r3, r7, #28
 8002758:	4619      	mov	r1, r3
 800275a:	481c      	ldr	r0, [pc, #112]	; (80027cc <MX_TIM4_Init+0x114>)
 800275c:	f008 fb9c 	bl	800ae98 <HAL_TIMEx_MasterConfigSynchronization>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002766:	f000 fa81 	bl	8002c6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800276a:	2360      	movs	r3, #96	; 0x60
 800276c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800276e:	2300      	movs	r3, #0
 8002770:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002772:	2300      	movs	r3, #0
 8002774:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002776:	2300      	movs	r3, #0
 8002778:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800277a:	463b      	mov	r3, r7
 800277c:	2200      	movs	r2, #0
 800277e:	4619      	mov	r1, r3
 8002780:	4812      	ldr	r0, [pc, #72]	; (80027cc <MX_TIM4_Init+0x114>)
 8002782:	f007 fc25 	bl	8009fd0 <HAL_TIM_PWM_ConfigChannel>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 800278c:	f000 fa6e 	bl	8002c6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002790:	463b      	mov	r3, r7
 8002792:	2208      	movs	r2, #8
 8002794:	4619      	mov	r1, r3
 8002796:	480d      	ldr	r0, [pc, #52]	; (80027cc <MX_TIM4_Init+0x114>)
 8002798:	f007 fc1a 	bl	8009fd0 <HAL_TIM_PWM_ConfigChannel>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 80027a2:	f000 fa63 	bl	8002c6c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027a6:	463b      	mov	r3, r7
 80027a8:	220c      	movs	r2, #12
 80027aa:	4619      	mov	r1, r3
 80027ac:	4807      	ldr	r0, [pc, #28]	; (80027cc <MX_TIM4_Init+0x114>)
 80027ae:	f007 fc0f 	bl	8009fd0 <HAL_TIM_PWM_ConfigChannel>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 80027b8:	f000 fa58 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80027bc:	4803      	ldr	r0, [pc, #12]	; (80027cc <MX_TIM4_Init+0x114>)
 80027be:	f000 ffdf 	bl	8003780 <HAL_TIM_MspPostInit>

}
 80027c2:	bf00      	nop
 80027c4:	3738      	adds	r7, #56	; 0x38
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	2000076c 	.word	0x2000076c
 80027d0:	40000800 	.word	0x40000800

080027d4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027da:	f107 0310 	add.w	r3, r7, #16
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e8:	1d3b      	adds	r3, r7, #4
 80027ea:	2200      	movs	r2, #0
 80027ec:	601a      	str	r2, [r3, #0]
 80027ee:	605a      	str	r2, [r3, #4]
 80027f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80027f2:	4b1e      	ldr	r3, [pc, #120]	; (800286c <MX_TIM5_Init+0x98>)
 80027f4:	4a1e      	ldr	r2, [pc, #120]	; (8002870 <MX_TIM5_Init+0x9c>)
 80027f6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 31999;
 80027f8:	4b1c      	ldr	r3, [pc, #112]	; (800286c <MX_TIM5_Init+0x98>)
 80027fa:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80027fe:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002800:	4b1a      	ldr	r3, [pc, #104]	; (800286c <MX_TIM5_Init+0x98>)
 8002802:	2200      	movs	r2, #0
 8002804:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 5000;
 8002806:	4b19      	ldr	r3, [pc, #100]	; (800286c <MX_TIM5_Init+0x98>)
 8002808:	f241 3288 	movw	r2, #5000	; 0x1388
 800280c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800280e:	4b17      	ldr	r3, [pc, #92]	; (800286c <MX_TIM5_Init+0x98>)
 8002810:	2200      	movs	r2, #0
 8002812:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002814:	4b15      	ldr	r3, [pc, #84]	; (800286c <MX_TIM5_Init+0x98>)
 8002816:	2200      	movs	r2, #0
 8002818:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800281a:	4814      	ldr	r0, [pc, #80]	; (800286c <MX_TIM5_Init+0x98>)
 800281c:	f006 fe1c 	bl	8009458 <HAL_TIM_Base_Init>
 8002820:	4603      	mov	r3, r0
 8002822:	2b00      	cmp	r3, #0
 8002824:	d001      	beq.n	800282a <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 8002826:	f000 fa21 	bl	8002c6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800282a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800282e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002830:	f107 0310 	add.w	r3, r7, #16
 8002834:	4619      	mov	r1, r3
 8002836:	480d      	ldr	r0, [pc, #52]	; (800286c <MX_TIM5_Init+0x98>)
 8002838:	f007 fcde 	bl	800a1f8 <HAL_TIM_ConfigClockSource>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8002842:	f000 fa13 	bl	8002c6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284a:	2300      	movs	r3, #0
 800284c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800284e:	1d3b      	adds	r3, r7, #4
 8002850:	4619      	mov	r1, r3
 8002852:	4806      	ldr	r0, [pc, #24]	; (800286c <MX_TIM5_Init+0x98>)
 8002854:	f008 fb20 	bl	800ae98 <HAL_TIMEx_MasterConfigSynchronization>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800285e:	f000 fa05 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002862:	bf00      	nop
 8002864:	3720      	adds	r7, #32
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	200007b8 	.word	0x200007b8
 8002870:	40000c00 	.word	0x40000c00

08002874 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b096      	sub	sp, #88	; 0x58
 8002878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800287a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800287e:	2200      	movs	r2, #0
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	605a      	str	r2, [r3, #4]
 8002884:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002886:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	605a      	str	r2, [r3, #4]
 8002890:	609a      	str	r2, [r3, #8]
 8002892:	60da      	str	r2, [r3, #12]
 8002894:	611a      	str	r2, [r3, #16]
 8002896:	615a      	str	r2, [r3, #20]
 8002898:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800289a:	1d3b      	adds	r3, r7, #4
 800289c:	222c      	movs	r2, #44	; 0x2c
 800289e:	2100      	movs	r1, #0
 80028a0:	4618      	mov	r0, r3
 80028a2:	f009 faeb 	bl	800be7c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80028a6:	4b33      	ldr	r3, [pc, #204]	; (8002974 <MX_TIM15_Init+0x100>)
 80028a8:	4a33      	ldr	r2, [pc, #204]	; (8002978 <MX_TIM15_Init+0x104>)
 80028aa:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80028ac:	4b31      	ldr	r3, [pc, #196]	; (8002974 <MX_TIM15_Init+0x100>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028b2:	4b30      	ldr	r3, [pc, #192]	; (8002974 <MX_TIM15_Init+0x100>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80028b8:	4b2e      	ldr	r3, [pc, #184]	; (8002974 <MX_TIM15_Init+0x100>)
 80028ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028be:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028c0:	4b2c      	ldr	r3, [pc, #176]	; (8002974 <MX_TIM15_Init+0x100>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80028c6:	4b2b      	ldr	r3, [pc, #172]	; (8002974 <MX_TIM15_Init+0x100>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028cc:	4b29      	ldr	r3, [pc, #164]	; (8002974 <MX_TIM15_Init+0x100>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80028d2:	4828      	ldr	r0, [pc, #160]	; (8002974 <MX_TIM15_Init+0x100>)
 80028d4:	f006 feb7 	bl	8009646 <HAL_TIM_PWM_Init>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80028de:	f000 f9c5 	bl	8002c6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028e2:	2300      	movs	r3, #0
 80028e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e6:	2300      	movs	r3, #0
 80028e8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80028ea:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80028ee:	4619      	mov	r1, r3
 80028f0:	4820      	ldr	r0, [pc, #128]	; (8002974 <MX_TIM15_Init+0x100>)
 80028f2:	f008 fad1 	bl	800ae98 <HAL_TIMEx_MasterConfigSynchronization>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80028fc:	f000 f9b6 	bl	8002c6c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002900:	2360      	movs	r3, #96	; 0x60
 8002902:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002904:	2300      	movs	r3, #0
 8002906:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002908:	2300      	movs	r3, #0
 800290a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800290c:	2300      	movs	r3, #0
 800290e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002910:	2300      	movs	r3, #0
 8002912:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002914:	2300      	movs	r3, #0
 8002916:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002918:	2300      	movs	r3, #0
 800291a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800291c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002920:	2200      	movs	r2, #0
 8002922:	4619      	mov	r1, r3
 8002924:	4813      	ldr	r0, [pc, #76]	; (8002974 <MX_TIM15_Init+0x100>)
 8002926:	f007 fb53 	bl	8009fd0 <HAL_TIM_PWM_ConfigChannel>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d001      	beq.n	8002934 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8002930:	f000 f99c 	bl	8002c6c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002934:	2300      	movs	r3, #0
 8002936:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002938:	2300      	movs	r3, #0
 800293a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800293c:	2300      	movs	r3, #0
 800293e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002944:	2300      	movs	r3, #0
 8002946:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002948:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800294c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800294e:	2300      	movs	r3, #0
 8002950:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8002952:	1d3b      	adds	r3, r7, #4
 8002954:	4619      	mov	r1, r3
 8002956:	4807      	ldr	r0, [pc, #28]	; (8002974 <MX_TIM15_Init+0x100>)
 8002958:	f008 fb26 	bl	800afa8 <HAL_TIMEx_ConfigBreakDeadTime>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 8002962:	f000 f983 	bl	8002c6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002966:	4803      	ldr	r0, [pc, #12]	; (8002974 <MX_TIM15_Init+0x100>)
 8002968:	f000 ff0a 	bl	8003780 <HAL_TIM_MspPostInit>

}
 800296c:	bf00      	nop
 800296e:	3758      	adds	r7, #88	; 0x58
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	20000804 	.word	0x20000804
 8002978:	40014000 	.word	0x40014000

0800297c <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b08e      	sub	sp, #56	; 0x38
 8002990:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002992:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002996:	2200      	movs	r2, #0
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	605a      	str	r2, [r3, #4]
 800299c:	609a      	str	r2, [r3, #8]
 800299e:	60da      	str	r2, [r3, #12]
 80029a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029a2:	4ba2      	ldr	r3, [pc, #648]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a6:	4aa1      	ldr	r2, [pc, #644]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029a8:	f043 0310 	orr.w	r3, r3, #16
 80029ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ae:	4b9f      	ldr	r3, [pc, #636]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b2:	f003 0310 	and.w	r3, r3, #16
 80029b6:	623b      	str	r3, [r7, #32]
 80029b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80029ba:	4b9c      	ldr	r3, [pc, #624]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029be:	4a9b      	ldr	r2, [pc, #620]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029c0:	f043 0304 	orr.w	r3, r3, #4
 80029c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029c6:	4b99      	ldr	r3, [pc, #612]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ca:	f003 0304 	and.w	r3, r3, #4
 80029ce:	61fb      	str	r3, [r7, #28]
 80029d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80029d2:	4b96      	ldr	r3, [pc, #600]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d6:	4a95      	ldr	r2, [pc, #596]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029d8:	f043 0320 	orr.w	r3, r3, #32
 80029dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029de:	4b93      	ldr	r3, [pc, #588]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e2:	f003 0320 	and.w	r3, r3, #32
 80029e6:	61bb      	str	r3, [r7, #24]
 80029e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80029ea:	4b90      	ldr	r3, [pc, #576]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ee:	4a8f      	ldr	r2, [pc, #572]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029f6:	4b8d      	ldr	r3, [pc, #564]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 80029f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029fe:	617b      	str	r3, [r7, #20]
 8002a00:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a02:	4b8a      	ldr	r3, [pc, #552]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a06:	4a89      	ldr	r2, [pc, #548]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a0e:	4b87      	ldr	r3, [pc, #540]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a1a:	4b84      	ldr	r3, [pc, #528]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a1e:	4a83      	ldr	r2, [pc, #524]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a20:	f043 0302 	orr.w	r3, r3, #2
 8002a24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a26:	4b81      	ldr	r3, [pc, #516]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	60fb      	str	r3, [r7, #12]
 8002a30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002a32:	4b7e      	ldr	r3, [pc, #504]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a36:	4a7d      	ldr	r2, [pc, #500]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a3e:	4b7b      	ldr	r3, [pc, #492]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a46:	60bb      	str	r3, [r7, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a4a:	4b78      	ldr	r3, [pc, #480]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a4e:	4a77      	ldr	r2, [pc, #476]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a50:	f043 0308 	orr.w	r3, r3, #8
 8002a54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a56:	4b75      	ldr	r3, [pc, #468]	; (8002c2c <MX_GPIO_Init+0x2a0>)
 8002a58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a5a:	f003 0308 	and.w	r3, r3, #8
 8002a5e:	607b      	str	r3, [r7, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002a62:	f002 fe81 	bl	8005768 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8002a66:	2200      	movs	r2, #0
 8002a68:	f44f 5146 	mov.w	r1, #12672	; 0x3180
 8002a6c:	4870      	ldr	r0, [pc, #448]	; (8002c30 <MX_GPIO_Init+0x2a4>)
 8002a6e:	f002 fd6b 	bl	8005548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002a72:	2200      	movs	r2, #0
 8002a74:	2104      	movs	r1, #4
 8002a76:	486f      	ldr	r0, [pc, #444]	; (8002c34 <MX_GPIO_Init+0x2a8>)
 8002a78:	f002 fd66 	bl	8005548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	217f      	movs	r1, #127	; 0x7f
 8002a80:	486d      	ldr	r0, [pc, #436]	; (8002c38 <MX_GPIO_Init+0x2ac>)
 8002a82:	f002 fd61 	bl	8005548 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7, GPIO_PIN_RESET);
 8002a86:	2200      	movs	r2, #0
 8002a88:	2180      	movs	r1, #128	; 0x80
 8002a8a:	486c      	ldr	r0, [pc, #432]	; (8002c3c <MX_GPIO_Init+0x2b0>)
 8002a8c:	f002 fd5c 	bl	8005548 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 8002a90:	2200      	movs	r2, #0
 8002a92:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8002a96:	486a      	ldr	r0, [pc, #424]	; (8002c40 <MX_GPIO_Init+0x2b4>)
 8002a98:	f002 fd56 	bl	8005548 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a9c:	230c      	movs	r3, #12
 8002a9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002aac:	230d      	movs	r3, #13
 8002aae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ab0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	4861      	ldr	r0, [pc, #388]	; (8002c3c <MX_GPIO_Init+0x2b0>)
 8002ab8:	f002 fbb4 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002abc:	2320      	movs	r3, #32
 8002abe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ac0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002ac4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ace:	4619      	mov	r1, r3
 8002ad0:	485a      	ldr	r0, [pc, #360]	; (8002c3c <MX_GPIO_Init+0x2b0>)
 8002ad2:	f002 fba7 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF7 PF8 PF12 PF13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_12|GPIO_PIN_13;
 8002ad6:	f44f 5346 	mov.w	r3, #12672	; 0x3180
 8002ada:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002adc:	2301      	movs	r3, #1
 8002ade:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002ae8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aec:	4619      	mov	r1, r3
 8002aee:	4850      	ldr	r0, [pc, #320]	; (8002c30 <MX_GPIO_Init+0x2a4>)
 8002af0:	f002 fb98 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002af4:	2308      	movs	r3, #8
 8002af6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002af8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002afc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002afe:	2301      	movs	r3, #1
 8002b00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b06:	4619      	mov	r1, r3
 8002b08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b0c:	f002 fb8a 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b10:	2304      	movs	r3, #4
 8002b12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b14:	2301      	movs	r3, #1
 8002b16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b24:	4619      	mov	r1, r3
 8002b26:	4843      	ldr	r0, [pc, #268]	; (8002c34 <MX_GPIO_Init+0x2a8>)
 8002b28:	f002 fb7c 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG5 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002b2c:	237f      	movs	r3, #127	; 0x7f
 8002b2e:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b30:	2301      	movs	r3, #1
 8002b32:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b40:	4619      	mov	r1, r3
 8002b42:	483d      	ldr	r0, [pc, #244]	; (8002c38 <MX_GPIO_Init+0x2ac>)
 8002b44:	f002 fb6e 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b48:	2380      	movs	r3, #128	; 0x80
 8002b4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b50:	2300      	movs	r3, #0
 8002b52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b54:	2300      	movs	r3, #0
 8002b56:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4837      	ldr	r0, [pc, #220]	; (8002c3c <MX_GPIO_Init+0x2b0>)
 8002b60:	f002 fb60 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8002b64:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002b68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b72:	2300      	movs	r3, #0
 8002b74:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	4830      	ldr	r0, [pc, #192]	; (8002c40 <MX_GPIO_Init+0x2b4>)
 8002b7e:	f002 fb51 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002b82:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002b86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b90:	2303      	movs	r3, #3
 8002b92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002b94:	230a      	movs	r3, #10
 8002b96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ba2:	f002 fb3f 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ba6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002baa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bac:	2300      	movs	r3, #0
 8002bae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bb8:	4619      	mov	r1, r3
 8002bba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bbe:	f002 fb31 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002bc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002bd4:	230c      	movs	r3, #12
 8002bd6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4818      	ldr	r0, [pc, #96]	; (8002c40 <MX_GPIO_Init+0x2b4>)
 8002be0:	f002 fb20 	bl	8005224 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002be4:	2304      	movs	r3, #4
 8002be6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002be8:	2302      	movs	r3, #2
 8002bea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bec:	2300      	movs	r3, #0
 8002bee:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bf0:	2303      	movs	r3, #3
 8002bf2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002bf4:	230c      	movs	r3, #12
 8002bf6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4811      	ldr	r0, [pc, #68]	; (8002c44 <MX_GPIO_Init+0x2b8>)
 8002c00:	f002 fb10 	bl	8005224 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002c04:	2200      	movs	r2, #0
 8002c06:	2100      	movs	r1, #0
 8002c08:	2009      	movs	r0, #9
 8002c0a:	f002 fac6 	bl	800519a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002c0e:	2009      	movs	r0, #9
 8002c10:	f002 fadf 	bl	80051d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002c14:	2200      	movs	r2, #0
 8002c16:	2100      	movs	r1, #0
 8002c18:	2017      	movs	r0, #23
 8002c1a:	f002 fabe 	bl	800519a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002c1e:	2017      	movs	r0, #23
 8002c20:	f002 fad7 	bl	80051d2 <HAL_NVIC_EnableIRQ>

}
 8002c24:	bf00      	nop
 8002c26:	3738      	adds	r7, #56	; 0x38
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40021000 	.word	0x40021000
 8002c30:	48001400 	.word	0x48001400
 8002c34:	48000400 	.word	0x48000400
 8002c38:	48001800 	.word	0x48001800
 8002c3c:	48001000 	.word	0x48001000
 8002c40:	48000800 	.word	0x48000800
 8002c44:	48000c00 	.word	0x48000c00

08002c48 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002c50:	1d39      	adds	r1, r7, #4
 8002c52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c56:	2201      	movs	r2, #1
 8002c58:	4803      	ldr	r0, [pc, #12]	; (8002c68 <__io_putchar+0x20>)
 8002c5a:	f008 fa91 	bl	800b180 <HAL_UART_Transmit>
  return ch;
 8002c5e:	687b      	ldr	r3, [r7, #4]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3708      	adds	r7, #8
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	2000037c 	.word	0x2000037c

08002c6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c70:	b672      	cpsid	i
}
 8002c72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c74:	e7fe      	b.n	8002c74 <Error_Handler+0x8>
	...

08002c78 <motor_control>:
 *  Created on: Mar 12, 2023
 *      Author: ericding
 */
#include "motor_control.h"

void motor_control (uint8_t mode) {
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b082      	sub	sp, #8
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	71fb      	strb	r3, [r7, #7]
	static uint8_t rmotor_pwm_val = 20;
	static uint8_t lmotor_h_bridge_in1 = 1;
	static uint8_t lmotor_h_bridge_in2 = 0;
	static uint8_t rmotor_h_bridge_in3 = 1;
	static uint8_t rmotor_h_bridge_in4 = 0;
	switch(mode) {
 8002c82:	79fb      	ldrb	r3, [r7, #7]
 8002c84:	2b06      	cmp	r3, #6
 8002c86:	f200 8096 	bhi.w	8002db6 <motor_control+0x13e>
 8002c8a:	a201      	add	r2, pc, #4	; (adr r2, 8002c90 <motor_control+0x18>)
 8002c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c90:	08002cad 	.word	0x08002cad
 8002c94:	08002cd3 	.word	0x08002cd3
 8002c98:	08002cf9 	.word	0x08002cf9
 8002c9c:	08002d1f 	.word	0x08002d1f
 8002ca0:	08002d45 	.word	0x08002d45
 8002ca4:	08002d6b 	.word	0x08002d6b
 8002ca8:	08002d91 	.word	0x08002d91
		case 0 :
			lmotor_pwm_val = 40;
 8002cac:	4b62      	ldr	r3, [pc, #392]	; (8002e38 <motor_control+0x1c0>)
 8002cae:	2228      	movs	r2, #40	; 0x28
 8002cb0:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 40;
 8002cb2:	4b62      	ldr	r3, [pc, #392]	; (8002e3c <motor_control+0x1c4>)
 8002cb4:	2228      	movs	r2, #40	; 0x28
 8002cb6:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 1;
 8002cb8:	4b61      	ldr	r3, [pc, #388]	; (8002e40 <motor_control+0x1c8>)
 8002cba:	2201      	movs	r2, #1
 8002cbc:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 0;
 8002cbe:	4b61      	ldr	r3, [pc, #388]	; (8002e44 <motor_control+0x1cc>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002cc4:	4b60      	ldr	r3, [pc, #384]	; (8002e48 <motor_control+0x1d0>)
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002cca:	4b60      	ldr	r3, [pc, #384]	; (8002e4c <motor_control+0x1d4>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	701a      	strb	r2, [r3, #0]
			break;
 8002cd0:	e084      	b.n	8002ddc <motor_control+0x164>
		case 1:
			lmotor_pwm_val = 80;
 8002cd2:	4b59      	ldr	r3, [pc, #356]	; (8002e38 <motor_control+0x1c0>)
 8002cd4:	2250      	movs	r2, #80	; 0x50
 8002cd6:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 80;
 8002cd8:	4b58      	ldr	r3, [pc, #352]	; (8002e3c <motor_control+0x1c4>)
 8002cda:	2250      	movs	r2, #80	; 0x50
 8002cdc:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 0;
 8002cde:	4b58      	ldr	r3, [pc, #352]	; (8002e40 <motor_control+0x1c8>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 1;
 8002ce4:	4b57      	ldr	r3, [pc, #348]	; (8002e44 <motor_control+0x1cc>)
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002cea:	4b57      	ldr	r3, [pc, #348]	; (8002e48 <motor_control+0x1d0>)
 8002cec:	2201      	movs	r2, #1
 8002cee:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002cf0:	4b56      	ldr	r3, [pc, #344]	; (8002e4c <motor_control+0x1d4>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	701a      	strb	r2, [r3, #0]
			break;
 8002cf6:	e071      	b.n	8002ddc <motor_control+0x164>
		case 2:
			lmotor_pwm_val = 80;
 8002cf8:	4b4f      	ldr	r3, [pc, #316]	; (8002e38 <motor_control+0x1c0>)
 8002cfa:	2250      	movs	r2, #80	; 0x50
 8002cfc:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 80;
 8002cfe:	4b4f      	ldr	r3, [pc, #316]	; (8002e3c <motor_control+0x1c4>)
 8002d00:	2250      	movs	r2, #80	; 0x50
 8002d02:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 1;
 8002d04:	4b4e      	ldr	r3, [pc, #312]	; (8002e40 <motor_control+0x1c8>)
 8002d06:	2201      	movs	r2, #1
 8002d08:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 0;
 8002d0a:	4b4e      	ldr	r3, [pc, #312]	; (8002e44 <motor_control+0x1cc>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 0;
 8002d10:	4b4d      	ldr	r3, [pc, #308]	; (8002e48 <motor_control+0x1d0>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 1;
 8002d16:	4b4d      	ldr	r3, [pc, #308]	; (8002e4c <motor_control+0x1d4>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	701a      	strb	r2, [r3, #0]
			break;
 8002d1c:	e05e      	b.n	8002ddc <motor_control+0x164>
		case 3:
			lmotor_pwm_val = 80;
 8002d1e:	4b46      	ldr	r3, [pc, #280]	; (8002e38 <motor_control+0x1c0>)
 8002d20:	2250      	movs	r2, #80	; 0x50
 8002d22:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 80;
 8002d24:	4b45      	ldr	r3, [pc, #276]	; (8002e3c <motor_control+0x1c4>)
 8002d26:	2250      	movs	r2, #80	; 0x50
 8002d28:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 0;
 8002d2a:	4b45      	ldr	r3, [pc, #276]	; (8002e40 <motor_control+0x1c8>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 1;
 8002d30:	4b44      	ldr	r3, [pc, #272]	; (8002e44 <motor_control+0x1cc>)
 8002d32:	2201      	movs	r2, #1
 8002d34:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002d36:	4b44      	ldr	r3, [pc, #272]	; (8002e48 <motor_control+0x1d0>)
 8002d38:	2201      	movs	r2, #1
 8002d3a:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002d3c:	4b43      	ldr	r3, [pc, #268]	; (8002e4c <motor_control+0x1d4>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	701a      	strb	r2, [r3, #0]
			break;
 8002d42:	e04b      	b.n	8002ddc <motor_control+0x164>
		case 4:
			lmotor_pwm_val = 40;
 8002d44:	4b3c      	ldr	r3, [pc, #240]	; (8002e38 <motor_control+0x1c0>)
 8002d46:	2228      	movs	r2, #40	; 0x28
 8002d48:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 40;
 8002d4a:	4b3c      	ldr	r3, [pc, #240]	; (8002e3c <motor_control+0x1c4>)
 8002d4c:	2228      	movs	r2, #40	; 0x28
 8002d4e:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 0;
 8002d50:	4b3b      	ldr	r3, [pc, #236]	; (8002e40 <motor_control+0x1c8>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 1;
 8002d56:	4b3b      	ldr	r3, [pc, #236]	; (8002e44 <motor_control+0x1cc>)
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 0;
 8002d5c:	4b3a      	ldr	r3, [pc, #232]	; (8002e48 <motor_control+0x1d0>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 1;
 8002d62:	4b3a      	ldr	r3, [pc, #232]	; (8002e4c <motor_control+0x1d4>)
 8002d64:	2201      	movs	r2, #1
 8002d66:	701a      	strb	r2, [r3, #0]
			break;
 8002d68:	e038      	b.n	8002ddc <motor_control+0x164>
		case 5:
			lmotor_pwm_val = 20;
 8002d6a:	4b33      	ldr	r3, [pc, #204]	; (8002e38 <motor_control+0x1c0>)
 8002d6c:	2214      	movs	r2, #20
 8002d6e:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 20;
 8002d70:	4b32      	ldr	r3, [pc, #200]	; (8002e3c <motor_control+0x1c4>)
 8002d72:	2214      	movs	r2, #20
 8002d74:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 0;
 8002d76:	4b32      	ldr	r3, [pc, #200]	; (8002e40 <motor_control+0x1c8>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 1;
 8002d7c:	4b31      	ldr	r3, [pc, #196]	; (8002e44 <motor_control+0x1cc>)
 8002d7e:	2201      	movs	r2, #1
 8002d80:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 0;
 8002d82:	4b31      	ldr	r3, [pc, #196]	; (8002e48 <motor_control+0x1d0>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 1;
 8002d88:	4b30      	ldr	r3, [pc, #192]	; (8002e4c <motor_control+0x1d4>)
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	701a      	strb	r2, [r3, #0]
			break;
 8002d8e:	e025      	b.n	8002ddc <motor_control+0x164>
		case 6:
			lmotor_pwm_val = 40;
 8002d90:	4b29      	ldr	r3, [pc, #164]	; (8002e38 <motor_control+0x1c0>)
 8002d92:	2228      	movs	r2, #40	; 0x28
 8002d94:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 40;
 8002d96:	4b29      	ldr	r3, [pc, #164]	; (8002e3c <motor_control+0x1c4>)
 8002d98:	2228      	movs	r2, #40	; 0x28
 8002d9a:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 1;
 8002d9c:	4b28      	ldr	r3, [pc, #160]	; (8002e40 <motor_control+0x1c8>)
 8002d9e:	2201      	movs	r2, #1
 8002da0:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 0;
 8002da2:	4b28      	ldr	r3, [pc, #160]	; (8002e44 <motor_control+0x1cc>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002da8:	4b27      	ldr	r3, [pc, #156]	; (8002e48 <motor_control+0x1d0>)
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002dae:	4b27      	ldr	r3, [pc, #156]	; (8002e4c <motor_control+0x1d4>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]
			break;
 8002db4:	e012      	b.n	8002ddc <motor_control+0x164>
		default:
			lmotor_pwm_val = 0;
 8002db6:	4b20      	ldr	r3, [pc, #128]	; (8002e38 <motor_control+0x1c0>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	701a      	strb	r2, [r3, #0]
			rmotor_pwm_val = 0;
 8002dbc:	4b1f      	ldr	r3, [pc, #124]	; (8002e3c <motor_control+0x1c4>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in1 = 1;
 8002dc2:	4b1f      	ldr	r3, [pc, #124]	; (8002e40 <motor_control+0x1c8>)
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	701a      	strb	r2, [r3, #0]
			lmotor_h_bridge_in2 = 0;
 8002dc8:	4b1e      	ldr	r3, [pc, #120]	; (8002e44 <motor_control+0x1cc>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in3 = 1;
 8002dce:	4b1e      	ldr	r3, [pc, #120]	; (8002e48 <motor_control+0x1d0>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	701a      	strb	r2, [r3, #0]
			rmotor_h_bridge_in4 = 0;
 8002dd4:	4b1d      	ldr	r3, [pc, #116]	; (8002e4c <motor_control+0x1d4>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	701a      	strb	r2, [r3, #0]
			break;
 8002dda:	bf00      	nop
	}

	htim4.Instance->CCR3 = lmotor_pwm_val; // PD14 to EnA
 8002ddc:	4b16      	ldr	r3, [pc, #88]	; (8002e38 <motor_control+0x1c0>)
 8002dde:	781a      	ldrb	r2, [r3, #0]
 8002de0:	4b1b      	ldr	r3, [pc, #108]	; (8002e50 <motor_control+0x1d8>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	63da      	str	r2, [r3, #60]	; 0x3c
	htim4.Instance->CCR4 = rmotor_pwm_val; // PD15 to EnB
 8002de6:	4b15      	ldr	r3, [pc, #84]	; (8002e3c <motor_control+0x1c4>)
 8002de8:	781a      	ldrb	r2, [r3, #0]
 8002dea:	4b19      	ldr	r3, [pc, #100]	; (8002e50 <motor_control+0x1d8>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,  lmotor_h_bridge_in1);
 8002df0:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <motor_control+0x1c8>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	461a      	mov	r2, r3
 8002df6:	2180      	movs	r1, #128	; 0x80
 8002df8:	4816      	ldr	r0, [pc, #88]	; (8002e54 <motor_control+0x1dc>)
 8002dfa:	f002 fba5 	bl	8005548 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,  lmotor_h_bridge_in2);
 8002dfe:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <motor_control+0x1cc>)
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	461a      	mov	r2, r3
 8002e04:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e08:	4812      	ldr	r0, [pc, #72]	; (8002e54 <motor_control+0x1dc>)
 8002e0a:	f002 fb9d 	bl	8005548 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12,  rmotor_h_bridge_in3);
 8002e0e:	4b0e      	ldr	r3, [pc, #56]	; (8002e48 <motor_control+0x1d0>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	461a      	mov	r2, r3
 8002e14:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e18:	480e      	ldr	r0, [pc, #56]	; (8002e54 <motor_control+0x1dc>)
 8002e1a:	f002 fb95 	bl	8005548 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13,  rmotor_h_bridge_in4);
 8002e1e:	4b0b      	ldr	r3, [pc, #44]	; (8002e4c <motor_control+0x1d4>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e28:	480a      	ldr	r0, [pc, #40]	; (8002e54 <motor_control+0x1dc>)
 8002e2a:	f002 fb8d 	bl	8005548 <HAL_GPIO_WritePin>
}
 8002e2e:	bf00      	nop
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000001 	.word	0x20000001
 8002e3c:	20000002 	.word	0x20000002
 8002e40:	20000003 	.word	0x20000003
 8002e44:	20000850 	.word	0x20000850
 8002e48:	20000004 	.word	0x20000004
 8002e4c:	20000851 	.word	0x20000851
 8002e50:	2000076c 	.word	0x2000076c
 8002e54:	48001400 	.word	0x48001400

08002e58 <rotor_control>:
 */

#include "rotor_control.h"


void rotor_control (uint8_t mode) {
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	71fb      	strb	r3, [r7, #7]
	// mode 0 turn, mode 1 stop
	static uint8_t motor_pwm_val = 0; // 0 - 99 throttle control
	static uint8_t motor_h_bridge_in1 = 1;
	static uint8_t motor_h_bridge_in2 = 0;

	switch(mode) {
 8002e62:	79fb      	ldrb	r3, [r7, #7]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d109      	bne.n	8002e7c <rotor_control+0x24>
		case 0 :
			motor_pwm_val = 60;
 8002e68:	4b15      	ldr	r3, [pc, #84]	; (8002ec0 <rotor_control+0x68>)
 8002e6a:	223c      	movs	r2, #60	; 0x3c
 8002e6c:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in1 = 1;
 8002e6e:	4b15      	ldr	r3, [pc, #84]	; (8002ec4 <rotor_control+0x6c>)
 8002e70:	2201      	movs	r2, #1
 8002e72:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in2 = 0;
 8002e74:	4b14      	ldr	r3, [pc, #80]	; (8002ec8 <rotor_control+0x70>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	701a      	strb	r2, [r3, #0]
			break;
 8002e7a:	e009      	b.n	8002e90 <rotor_control+0x38>
		default:
			motor_pwm_val = 0;
 8002e7c:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <rotor_control+0x68>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in1 = 1;
 8002e82:	4b10      	ldr	r3, [pc, #64]	; (8002ec4 <rotor_control+0x6c>)
 8002e84:	2201      	movs	r2, #1
 8002e86:	701a      	strb	r2, [r3, #0]
			motor_h_bridge_in2 = 0;
 8002e88:	4b0f      	ldr	r3, [pc, #60]	; (8002ec8 <rotor_control+0x70>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	701a      	strb	r2, [r3, #0]
			break;
 8002e8e:	bf00      	nop
	}

	htim4.Instance->CCR1 = motor_pwm_val; // PD13
 8002e90:	4b0b      	ldr	r3, [pc, #44]	; (8002ec0 <rotor_control+0x68>)
 8002e92:	781a      	ldrb	r2, [r3, #0]
 8002e94:	4b0d      	ldr	r3, [pc, #52]	; (8002ecc <rotor_control+0x74>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0,  motor_h_bridge_in1);
 8002e9a:	4b0a      	ldr	r3, [pc, #40]	; (8002ec4 <rotor_control+0x6c>)
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	480b      	ldr	r0, [pc, #44]	; (8002ed0 <rotor_control+0x78>)
 8002ea4:	f002 fb50 	bl	8005548 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,  motor_h_bridge_in2);
 8002ea8:	4b07      	ldr	r3, [pc, #28]	; (8002ec8 <rotor_control+0x70>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	461a      	mov	r2, r3
 8002eae:	2102      	movs	r1, #2
 8002eb0:	4807      	ldr	r0, [pc, #28]	; (8002ed0 <rotor_control+0x78>)
 8002eb2:	f002 fb49 	bl	8005548 <HAL_GPIO_WritePin>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000852 	.word	0x20000852
 8002ec4:	20000005 	.word	0x20000005
 8002ec8:	20000853 	.word	0x20000853
 8002ecc:	2000076c 	.word	0x2000076c
 8002ed0:	48001800 	.word	0x48001800

08002ed4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eda:	4b0f      	ldr	r3, [pc, #60]	; (8002f18 <HAL_MspInit+0x44>)
 8002edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ede:	4a0e      	ldr	r2, [pc, #56]	; (8002f18 <HAL_MspInit+0x44>)
 8002ee0:	f043 0301 	orr.w	r3, r3, #1
 8002ee4:	6613      	str	r3, [r2, #96]	; 0x60
 8002ee6:	4b0c      	ldr	r3, [pc, #48]	; (8002f18 <HAL_MspInit+0x44>)
 8002ee8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	607b      	str	r3, [r7, #4]
 8002ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ef2:	4b09      	ldr	r3, [pc, #36]	; (8002f18 <HAL_MspInit+0x44>)
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef6:	4a08      	ldr	r2, [pc, #32]	; (8002f18 <HAL_MspInit+0x44>)
 8002ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002efc:	6593      	str	r3, [r2, #88]	; 0x58
 8002efe:	4b06      	ldr	r3, [pc, #24]	; (8002f18 <HAL_MspInit+0x44>)
 8002f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f06:	603b      	str	r3, [r7, #0]
 8002f08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	40021000 	.word	0x40021000

08002f1c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b08c      	sub	sp, #48	; 0x30
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f24:	f107 031c 	add.w	r3, r7, #28
 8002f28:	2200      	movs	r2, #0
 8002f2a:	601a      	str	r2, [r3, #0]
 8002f2c:	605a      	str	r2, [r3, #4]
 8002f2e:	609a      	str	r2, [r3, #8]
 8002f30:	60da      	str	r2, [r3, #12]
 8002f32:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a2d      	ldr	r2, [pc, #180]	; (8002ff0 <HAL_ADC_MspInit+0xd4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d154      	bne.n	8002fe8 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002f3e:	4b2d      	ldr	r3, [pc, #180]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f42:	4a2c      	ldr	r2, [pc, #176]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f4a:	4b2a      	ldr	r3, [pc, #168]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f52:	61bb      	str	r3, [r7, #24]
 8002f54:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f56:	4b27      	ldr	r3, [pc, #156]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f5a:	4a26      	ldr	r2, [pc, #152]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f5c:	f043 0304 	orr.w	r3, r3, #4
 8002f60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f62:	4b24      	ldr	r3, [pc, #144]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f66:	f003 0304 	and.w	r3, r3, #4
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f6e:	4b21      	ldr	r3, [pc, #132]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f72:	4a20      	ldr	r2, [pc, #128]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f74:	f043 0301 	orr.w	r3, r3, #1
 8002f78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f7a:	4b1e      	ldr	r3, [pc, #120]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	613b      	str	r3, [r7, #16]
 8002f84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f86:	4b1b      	ldr	r3, [pc, #108]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f8a:	4a1a      	ldr	r2, [pc, #104]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f8c:	f043 0302 	orr.w	r3, r3, #2
 8002f90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f92:	4b18      	ldr	r3, [pc, #96]	; (8002ff4 <HAL_ADC_MspInit+0xd8>)
 8002f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	60fb      	str	r3, [r7, #12]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN6
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002f9e:	233f      	movs	r3, #63	; 0x3f
 8002fa0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002fa2:	230b      	movs	r3, #11
 8002fa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002faa:	f107 031c 	add.w	r3, r7, #28
 8002fae:	4619      	mov	r1, r3
 8002fb0:	4811      	ldr	r0, [pc, #68]	; (8002ff8 <HAL_ADC_MspInit+0xdc>)
 8002fb2:	f002 f937 	bl	8005224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002fba:	230b      	movs	r3, #11
 8002fbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc2:	f107 031c 	add.w	r3, r7, #28
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002fcc:	f002 f92a 	bl	8005224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002fd4:	230b      	movs	r3, #11
 8002fd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fdc:	f107 031c 	add.w	r3, r7, #28
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4806      	ldr	r0, [pc, #24]	; (8002ffc <HAL_ADC_MspInit+0xe0>)
 8002fe4:	f002 f91e 	bl	8005224 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002fe8:	bf00      	nop
 8002fea:	3730      	adds	r7, #48	; 0x30
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}
 8002ff0:	50040000 	.word	0x50040000
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	48000800 	.word	0x48000800
 8002ffc:	48000400 	.word	0x48000400

08003000 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b08a      	sub	sp, #40	; 0x28
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003008:	f107 0314 	add.w	r3, r7, #20
 800300c:	2200      	movs	r2, #0
 800300e:	601a      	str	r2, [r3, #0]
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	609a      	str	r2, [r3, #8]
 8003014:	60da      	str	r2, [r3, #12]
 8003016:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a17      	ldr	r2, [pc, #92]	; (800307c <HAL_CAN_MspInit+0x7c>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d127      	bne.n	8003072 <HAL_CAN_MspInit+0x72>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003022:	4b17      	ldr	r3, [pc, #92]	; (8003080 <HAL_CAN_MspInit+0x80>)
 8003024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003026:	4a16      	ldr	r2, [pc, #88]	; (8003080 <HAL_CAN_MspInit+0x80>)
 8003028:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800302c:	6593      	str	r3, [r2, #88]	; 0x58
 800302e:	4b14      	ldr	r3, [pc, #80]	; (8003080 <HAL_CAN_MspInit+0x80>)
 8003030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003036:	613b      	str	r3, [r7, #16]
 8003038:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800303a:	4b11      	ldr	r3, [pc, #68]	; (8003080 <HAL_CAN_MspInit+0x80>)
 800303c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800303e:	4a10      	ldr	r2, [pc, #64]	; (8003080 <HAL_CAN_MspInit+0x80>)
 8003040:	f043 0308 	orr.w	r3, r3, #8
 8003044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003046:	4b0e      	ldr	r3, [pc, #56]	; (8003080 <HAL_CAN_MspInit+0x80>)
 8003048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003052:	2303      	movs	r3, #3
 8003054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003056:	2302      	movs	r3, #2
 8003058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800305a:	2300      	movs	r3, #0
 800305c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800305e:	2303      	movs	r3, #3
 8003060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8003062:	2309      	movs	r3, #9
 8003064:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003066:	f107 0314 	add.w	r3, r7, #20
 800306a:	4619      	mov	r1, r3
 800306c:	4805      	ldr	r0, [pc, #20]	; (8003084 <HAL_CAN_MspInit+0x84>)
 800306e:	f002 f8d9 	bl	8005224 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8003072:	bf00      	nop
 8003074:	3728      	adds	r7, #40	; 0x28
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	40006400 	.word	0x40006400
 8003080:	40021000 	.word	0x40021000
 8003084:	48000c00 	.word	0x48000c00

08003088 <HAL_SMBUS_MspInit>:
* This function configures the hardware resources used in this example
* @param hsmbus: SMBUS handle pointer
* @retval None
*/
void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* hsmbus)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b0b0      	sub	sp, #192	; 0xc0
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003090:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	605a      	str	r2, [r3, #4]
 800309a:	609a      	str	r2, [r3, #8]
 800309c:	60da      	str	r2, [r3, #12]
 800309e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030a0:	f107 0318 	add.w	r3, r7, #24
 80030a4:	2294      	movs	r2, #148	; 0x94
 80030a6:	2100      	movs	r1, #0
 80030a8:	4618      	mov	r0, r3
 80030aa:	f008 fee7 	bl	800be7c <memset>
  if(hsmbus->Instance==I2C1)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a42      	ldr	r2, [pc, #264]	; (80031bc <HAL_SMBUS_MspInit+0x134>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d13c      	bne.n	8003132 <HAL_SMBUS_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80030b8:	2340      	movs	r3, #64	; 0x40
 80030ba:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80030bc:	2300      	movs	r3, #0
 80030be:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030c0:	f107 0318 	add.w	r3, r7, #24
 80030c4:	4618      	mov	r0, r3
 80030c6:	f003 fa37 	bl	8006538 <HAL_RCCEx_PeriphCLKConfig>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <HAL_SMBUS_MspInit+0x4c>
    {
      Error_Handler();
 80030d0:	f7ff fdcc 	bl	8002c6c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030d4:	4b3a      	ldr	r3, [pc, #232]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 80030d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030d8:	4a39      	ldr	r2, [pc, #228]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 80030da:	f043 0302 	orr.w	r3, r3, #2
 80030de:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030e0:	4b37      	ldr	r3, [pc, #220]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 80030e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	617b      	str	r3, [r7, #20]
 80030ea:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80030ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030f4:	2312      	movs	r3, #18
 80030f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030fa:	2301      	movs	r3, #1
 80030fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003100:	2303      	movs	r3, #3
 8003102:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003106:	2304      	movs	r3, #4
 8003108:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800310c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003110:	4619      	mov	r1, r3
 8003112:	482c      	ldr	r0, [pc, #176]	; (80031c4 <HAL_SMBUS_MspInit+0x13c>)
 8003114:	f002 f886 	bl	8005224 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003118:	4b29      	ldr	r3, [pc, #164]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 800311a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800311c:	4a28      	ldr	r2, [pc, #160]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 800311e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003122:	6593      	str	r3, [r2, #88]	; 0x58
 8003124:	4b26      	ldr	r3, [pc, #152]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 8003126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003128:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800312c:	613b      	str	r3, [r7, #16]
 800312e:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003130:	e03f      	b.n	80031b2 <HAL_SMBUS_MspInit+0x12a>
  else if(hsmbus->Instance==I2C2)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a24      	ldr	r2, [pc, #144]	; (80031c8 <HAL_SMBUS_MspInit+0x140>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d13a      	bne.n	80031b2 <HAL_SMBUS_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800313c:	2380      	movs	r3, #128	; 0x80
 800313e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8003140:	2300      	movs	r3, #0
 8003142:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003144:	f107 0318 	add.w	r3, r7, #24
 8003148:	4618      	mov	r0, r3
 800314a:	f003 f9f5 	bl	8006538 <HAL_RCCEx_PeriphCLKConfig>
 800314e:	4603      	mov	r3, r0
 8003150:	2b00      	cmp	r3, #0
 8003152:	d001      	beq.n	8003158 <HAL_SMBUS_MspInit+0xd0>
      Error_Handler();
 8003154:	f7ff fd8a 	bl	8002c6c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003158:	4b19      	ldr	r3, [pc, #100]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 800315a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315c:	4a18      	ldr	r2, [pc, #96]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 800315e:	f043 0320 	orr.w	r3, r3, #32
 8003162:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003164:	4b16      	ldr	r3, [pc, #88]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 8003166:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003168:	f003 0320 	and.w	r3, r3, #32
 800316c:	60fb      	str	r3, [r7, #12]
 800316e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8003170:	2307      	movs	r3, #7
 8003172:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003176:	2312      	movs	r3, #18
 8003178:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800317c:	2301      	movs	r3, #1
 800317e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003182:	2303      	movs	r3, #3
 8003184:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003188:	2304      	movs	r3, #4
 800318a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800318e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003192:	4619      	mov	r1, r3
 8003194:	480d      	ldr	r0, [pc, #52]	; (80031cc <HAL_SMBUS_MspInit+0x144>)
 8003196:	f002 f845 	bl	8005224 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800319a:	4b09      	ldr	r3, [pc, #36]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 800319c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800319e:	4a08      	ldr	r2, [pc, #32]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 80031a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80031a4:	6593      	str	r3, [r2, #88]	; 0x58
 80031a6:	4b06      	ldr	r3, [pc, #24]	; (80031c0 <HAL_SMBUS_MspInit+0x138>)
 80031a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031ae:	60bb      	str	r3, [r7, #8]
 80031b0:	68bb      	ldr	r3, [r7, #8]
}
 80031b2:	bf00      	nop
 80031b4:	37c0      	adds	r7, #192	; 0xc0
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40005400 	.word	0x40005400
 80031c0:	40021000 	.word	0x40021000
 80031c4:	48000400 	.word	0x48000400
 80031c8:	40005800 	.word	0x40005800
 80031cc:	48001400 	.word	0x48001400

080031d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b0b2      	sub	sp, #200	; 0xc8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	605a      	str	r2, [r3, #4]
 80031e2:	609a      	str	r2, [r3, #8]
 80031e4:	60da      	str	r2, [r3, #12]
 80031e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031e8:	f107 0320 	add.w	r3, r7, #32
 80031ec:	2294      	movs	r2, #148	; 0x94
 80031ee:	2100      	movs	r1, #0
 80031f0:	4618      	mov	r0, r3
 80031f2:	f008 fe43 	bl	800be7c <memset>
  if(huart->Instance==LPUART1)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a64      	ldr	r2, [pc, #400]	; (800338c <HAL_UART_MspInit+0x1bc>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d13e      	bne.n	800327e <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003200:	2320      	movs	r3, #32
 8003202:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8003204:	2300      	movs	r3, #0
 8003206:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003208:	f107 0320 	add.w	r3, r7, #32
 800320c:	4618      	mov	r0, r3
 800320e:	f003 f993 	bl	8006538 <HAL_RCCEx_PeriphCLKConfig>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d001      	beq.n	800321c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003218:	f7ff fd28 	bl	8002c6c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800321c:	4b5c      	ldr	r3, [pc, #368]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 800321e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003220:	4a5b      	ldr	r2, [pc, #364]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 8003222:	f043 0301 	orr.w	r3, r3, #1
 8003226:	65d3      	str	r3, [r2, #92]	; 0x5c
 8003228:	4b59      	ldr	r3, [pc, #356]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 800322a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800322c:	f003 0301 	and.w	r3, r3, #1
 8003230:	61fb      	str	r3, [r7, #28]
 8003232:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003234:	4b56      	ldr	r3, [pc, #344]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 8003236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003238:	4a55      	ldr	r2, [pc, #340]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 800323a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800323e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003240:	4b53      	ldr	r3, [pc, #332]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 8003242:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003248:	61bb      	str	r3, [r7, #24]
 800324a:	69bb      	ldr	r3, [r7, #24]
    HAL_PWREx_EnableVddIO2();
 800324c:	f002 fa8c 	bl	8005768 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003250:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003254:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003258:	2302      	movs	r3, #2
 800325a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800325e:	2300      	movs	r3, #0
 8003260:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003264:	2303      	movs	r3, #3
 8003266:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800326a:	2308      	movs	r3, #8
 800326c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003270:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003274:	4619      	mov	r1, r3
 8003276:	4847      	ldr	r0, [pc, #284]	; (8003394 <HAL_UART_MspInit+0x1c4>)
 8003278:	f001 ffd4 	bl	8005224 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800327c:	e081      	b.n	8003382 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART2)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a45      	ldr	r2, [pc, #276]	; (8003398 <HAL_UART_MspInit+0x1c8>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d13b      	bne.n	8003300 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003288:	2302      	movs	r3, #2
 800328a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800328c:	2300      	movs	r3, #0
 800328e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003290:	f107 0320 	add.w	r3, r7, #32
 8003294:	4618      	mov	r0, r3
 8003296:	f003 f94f 	bl	8006538 <HAL_RCCEx_PeriphCLKConfig>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 80032a0:	f7ff fce4 	bl	8002c6c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80032a4:	4b3a      	ldr	r3, [pc, #232]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 80032a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a8:	4a39      	ldr	r2, [pc, #228]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 80032aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032ae:	6593      	str	r3, [r2, #88]	; 0x58
 80032b0:	4b37      	ldr	r3, [pc, #220]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 80032b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032b8:	617b      	str	r3, [r7, #20]
 80032ba:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80032bc:	4b34      	ldr	r3, [pc, #208]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 80032be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c0:	4a33      	ldr	r2, [pc, #204]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 80032c2:	f043 0308 	orr.w	r3, r3, #8
 80032c6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032c8:	4b31      	ldr	r3, [pc, #196]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 80032ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032cc:	f003 0308 	and.w	r3, r3, #8
 80032d0:	613b      	str	r3, [r7, #16]
 80032d2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80032d4:	2378      	movs	r3, #120	; 0x78
 80032d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032da:	2302      	movs	r3, #2
 80032dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e0:	2300      	movs	r3, #0
 80032e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032e6:	2303      	movs	r3, #3
 80032e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032ec:	2307      	movs	r3, #7
 80032ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80032f2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80032f6:	4619      	mov	r1, r3
 80032f8:	4828      	ldr	r0, [pc, #160]	; (800339c <HAL_UART_MspInit+0x1cc>)
 80032fa:	f001 ff93 	bl	8005224 <HAL_GPIO_Init>
}
 80032fe:	e040      	b.n	8003382 <HAL_UART_MspInit+0x1b2>
  else if(huart->Instance==USART3)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a26      	ldr	r2, [pc, #152]	; (80033a0 <HAL_UART_MspInit+0x1d0>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d13b      	bne.n	8003382 <HAL_UART_MspInit+0x1b2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800330a:	2304      	movs	r3, #4
 800330c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800330e:	2300      	movs	r3, #0
 8003310:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003312:	f107 0320 	add.w	r3, r7, #32
 8003316:	4618      	mov	r0, r3
 8003318:	f003 f90e 	bl	8006538 <HAL_RCCEx_PeriphCLKConfig>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_UART_MspInit+0x156>
      Error_Handler();
 8003322:	f7ff fca3 	bl	8002c6c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003326:	4b1a      	ldr	r3, [pc, #104]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 8003328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800332a:	4a19      	ldr	r2, [pc, #100]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 800332c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003330:	6593      	str	r3, [r2, #88]	; 0x58
 8003332:	4b17      	ldr	r3, [pc, #92]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 8003334:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003336:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800333a:	60fb      	str	r3, [r7, #12]
 800333c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800333e:	4b14      	ldr	r3, [pc, #80]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 8003340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003342:	4a13      	ldr	r2, [pc, #76]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 8003344:	f043 0308 	orr.w	r3, r3, #8
 8003348:	64d3      	str	r3, [r2, #76]	; 0x4c
 800334a:	4b11      	ldr	r3, [pc, #68]	; (8003390 <HAL_UART_MspInit+0x1c0>)
 800334c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	60bb      	str	r3, [r7, #8]
 8003354:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003356:	f44f 7340 	mov.w	r3, #768	; 0x300
 800335a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800335e:	2302      	movs	r3, #2
 8003360:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003364:	2300      	movs	r3, #0
 8003366:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800336a:	2303      	movs	r3, #3
 800336c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003370:	2307      	movs	r3, #7
 8003372:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003376:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800337a:	4619      	mov	r1, r3
 800337c:	4807      	ldr	r0, [pc, #28]	; (800339c <HAL_UART_MspInit+0x1cc>)
 800337e:	f001 ff51 	bl	8005224 <HAL_GPIO_Init>
}
 8003382:	bf00      	nop
 8003384:	37c8      	adds	r7, #200	; 0xc8
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	40008000 	.word	0x40008000
 8003390:	40021000 	.word	0x40021000
 8003394:	48001800 	.word	0x48001800
 8003398:	40004400 	.word	0x40004400
 800339c:	48000c00 	.word	0x48000c00
 80033a0:	40004800 	.word	0x40004800

080033a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b08c      	sub	sp, #48	; 0x30
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ac:	f107 031c 	add.w	r3, r7, #28
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	605a      	str	r2, [r3, #4]
 80033b6:	609a      	str	r2, [r3, #8]
 80033b8:	60da      	str	r2, [r3, #12]
 80033ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a2e      	ldr	r2, [pc, #184]	; (800347c <HAL_SPI_MspInit+0xd8>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d129      	bne.n	800341a <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80033c6:	4b2e      	ldr	r3, [pc, #184]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 80033c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033ca:	4a2d      	ldr	r2, [pc, #180]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 80033cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033d0:	6613      	str	r3, [r2, #96]	; 0x60
 80033d2:	4b2b      	ldr	r3, [pc, #172]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 80033d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033da:	61bb      	str	r3, [r7, #24]
 80033dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033de:	4b28      	ldr	r3, [pc, #160]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 80033e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e2:	4a27      	ldr	r2, [pc, #156]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 80033e4:	f043 0301 	orr.w	r3, r3, #1
 80033e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033ea:	4b25      	ldr	r3, [pc, #148]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 80033ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	617b      	str	r3, [r7, #20]
 80033f4:	697b      	ldr	r3, [r7, #20]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80033f6:	23f0      	movs	r3, #240	; 0xf0
 80033f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033fa:	2302      	movs	r3, #2
 80033fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fe:	2300      	movs	r3, #0
 8003400:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003402:	2303      	movs	r3, #3
 8003404:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003406:	2305      	movs	r3, #5
 8003408:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800340a:	f107 031c 	add.w	r3, r7, #28
 800340e:	4619      	mov	r1, r3
 8003410:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003414:	f001 ff06 	bl	8005224 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003418:	e02c      	b.n	8003474 <HAL_SPI_MspInit+0xd0>
  else if(hspi->Instance==SPI3)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a19      	ldr	r2, [pc, #100]	; (8003484 <HAL_SPI_MspInit+0xe0>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d127      	bne.n	8003474 <HAL_SPI_MspInit+0xd0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003424:	4b16      	ldr	r3, [pc, #88]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 8003426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003428:	4a15      	ldr	r2, [pc, #84]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 800342a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800342e:	6593      	str	r3, [r2, #88]	; 0x58
 8003430:	4b13      	ldr	r3, [pc, #76]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 8003432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003438:	613b      	str	r3, [r7, #16]
 800343a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800343c:	4b10      	ldr	r3, [pc, #64]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 800343e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003440:	4a0f      	ldr	r2, [pc, #60]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 8003442:	f043 0302 	orr.w	r3, r3, #2
 8003446:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003448:	4b0d      	ldr	r3, [pc, #52]	; (8003480 <HAL_SPI_MspInit+0xdc>)
 800344a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800344c:	f003 0302 	and.w	r3, r3, #2
 8003450:	60fb      	str	r3, [r7, #12]
 8003452:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003454:	2338      	movs	r3, #56	; 0x38
 8003456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003458:	2302      	movs	r3, #2
 800345a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345c:	2300      	movs	r3, #0
 800345e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003460:	2303      	movs	r3, #3
 8003462:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003464:	2306      	movs	r3, #6
 8003466:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003468:	f107 031c 	add.w	r3, r7, #28
 800346c:	4619      	mov	r1, r3
 800346e:	4806      	ldr	r0, [pc, #24]	; (8003488 <HAL_SPI_MspInit+0xe4>)
 8003470:	f001 fed8 	bl	8005224 <HAL_GPIO_Init>
}
 8003474:	bf00      	nop
 8003476:	3730      	adds	r7, #48	; 0x30
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40013000 	.word	0x40013000
 8003480:	40021000 	.word	0x40021000
 8003484:	40003c00 	.word	0x40003c00
 8003488:	48000400 	.word	0x48000400

0800348c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b092      	sub	sp, #72	; 0x48
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003494:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]
 80034a2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a9e      	ldr	r2, [pc, #632]	; (8003724 <HAL_TIM_Base_MspInit+0x298>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d15b      	bne.n	8003566 <HAL_TIM_Base_MspInit+0xda>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034ae:	4b9e      	ldr	r3, [pc, #632]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80034b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034b2:	4a9d      	ldr	r2, [pc, #628]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80034b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80034b8:	6613      	str	r3, [r2, #96]	; 0x60
 80034ba:	4b9b      	ldr	r3, [pc, #620]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80034bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034c2:	633b      	str	r3, [r7, #48]	; 0x30
 80034c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034c6:	4b98      	ldr	r3, [pc, #608]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80034c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ca:	4a97      	ldr	r2, [pc, #604]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80034cc:	f043 0310 	orr.w	r3, r3, #16
 80034d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034d2:	4b95      	ldr	r3, [pc, #596]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80034d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034d6:	f003 0310 	and.w	r3, r3, #16
 80034da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80034de:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80034e2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e4:	2302      	movs	r3, #2
 80034e6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ec:	2300      	movs	r3, #0
 80034ee:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034f0:	2301      	movs	r3, #1
 80034f2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80034f8:	4619      	mov	r1, r3
 80034fa:	488c      	ldr	r0, [pc, #560]	; (800372c <HAL_TIM_Base_MspInit+0x2a0>)
 80034fc:	f001 fe92 	bl	8005224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003500:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003504:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003506:	2302      	movs	r3, #2
 8003508:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800350a:	2301      	movs	r3, #1
 800350c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800350e:	2300      	movs	r3, #0
 8003510:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003512:	2301      	movs	r3, #1
 8003514:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003516:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800351a:	4619      	mov	r1, r3
 800351c:	4883      	ldr	r0, [pc, #524]	; (800372c <HAL_TIM_Base_MspInit+0x2a0>)
 800351e:	f001 fe81 	bl	8005224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003522:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003526:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003528:	2302      	movs	r3, #2
 800352a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352c:	2300      	movs	r3, #0
 800352e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003530:	2300      	movs	r3, #0
 8003532:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8003534:	2303      	movs	r3, #3
 8003536:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003538:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800353c:	4619      	mov	r1, r3
 800353e:	487b      	ldr	r0, [pc, #492]	; (800372c <HAL_TIM_Base_MspInit+0x2a0>)
 8003540:	f001 fe70 	bl	8005224 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003544:	2200      	movs	r2, #0
 8003546:	2100      	movs	r1, #0
 8003548:	201b      	movs	r0, #27
 800354a:	f001 fe26 	bl	800519a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800354e:	201b      	movs	r0, #27
 8003550:	f001 fe3f 	bl	80051d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 8003554:	2200      	movs	r2, #0
 8003556:	2101      	movs	r1, #1
 8003558:	201b      	movs	r0, #27
 800355a:	f001 fe1e 	bl	800519a <HAL_NVIC_SetPriority>
    HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 800355e:	201b      	movs	r0, #27
 8003560:	f001 fe45 	bl	80051ee <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(TIM5_IRQn);

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003564:	e0d9      	b.n	800371a <HAL_TIM_Base_MspInit+0x28e>
  else if(htim_base->Instance==TIM2)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800356e:	d147      	bne.n	8003600 <HAL_TIM_Base_MspInit+0x174>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003570:	4b6d      	ldr	r3, [pc, #436]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003574:	4a6c      	ldr	r2, [pc, #432]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003576:	f043 0301 	orr.w	r3, r3, #1
 800357a:	6593      	str	r3, [r2, #88]	; 0x58
 800357c:	4b6a      	ldr	r3, [pc, #424]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 800357e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	62bb      	str	r3, [r7, #40]	; 0x28
 8003586:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003588:	4b67      	ldr	r3, [pc, #412]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 800358a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800358c:	4a66      	ldr	r2, [pc, #408]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 800358e:	f043 0302 	orr.w	r3, r3, #2
 8003592:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003594:	4b64      	ldr	r3, [pc, #400]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	627b      	str	r3, [r7, #36]	; 0x24
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035a0:	4b61      	ldr	r3, [pc, #388]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80035a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a4:	4a60      	ldr	r2, [pc, #384]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80035a6:	f043 0301 	orr.w	r3, r3, #1
 80035aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035ac:	4b5e      	ldr	r3, [pc, #376]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80035ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035b0:	f003 0301 	and.w	r3, r3, #1
 80035b4:	623b      	str	r3, [r7, #32]
 80035b6:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80035b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035bc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035be:	2302      	movs	r3, #2
 80035c0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c2:	2300      	movs	r3, #0
 80035c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035c6:	2300      	movs	r3, #0
 80035c8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80035ca:	2301      	movs	r3, #1
 80035cc:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ce:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80035d2:	4619      	mov	r1, r3
 80035d4:	4856      	ldr	r0, [pc, #344]	; (8003730 <HAL_TIM_Base_MspInit+0x2a4>)
 80035d6:	f001 fe25 	bl	8005224 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80035da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035de:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e0:	2302      	movs	r3, #2
 80035e2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e4:	2300      	movs	r3, #0
 80035e6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e8:	2300      	movs	r3, #0
 80035ea:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80035ec:	2302      	movs	r3, #2
 80035ee:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035f0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80035f4:	4619      	mov	r1, r3
 80035f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80035fa:	f001 fe13 	bl	8005224 <HAL_GPIO_Init>
}
 80035fe:	e08c      	b.n	800371a <HAL_TIM_Base_MspInit+0x28e>
  else if(htim_base->Instance==TIM3)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a4b      	ldr	r2, [pc, #300]	; (8003734 <HAL_TIM_Base_MspInit+0x2a8>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d138      	bne.n	800367c <HAL_TIM_Base_MspInit+0x1f0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800360a:	4b47      	ldr	r3, [pc, #284]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 800360c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360e:	4a46      	ldr	r2, [pc, #280]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003610:	f043 0302 	orr.w	r3, r3, #2
 8003614:	6593      	str	r3, [r2, #88]	; 0x58
 8003616:	4b44      	ldr	r3, [pc, #272]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	61fb      	str	r3, [r7, #28]
 8003620:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003622:	4b41      	ldr	r3, [pc, #260]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003626:	4a40      	ldr	r2, [pc, #256]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003628:	f043 0310 	orr.w	r3, r3, #16
 800362c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800362e:	4b3e      	ldr	r3, [pc, #248]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003632:	f003 0310 	and.w	r3, r3, #16
 8003636:	61bb      	str	r3, [r7, #24]
 8003638:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800363a:	2310      	movs	r3, #16
 800363c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800363e:	2302      	movs	r3, #2
 8003640:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003642:	2301      	movs	r3, #1
 8003644:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003646:	2300      	movs	r3, #0
 8003648:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800364a:	2302      	movs	r3, #2
 800364c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800364e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003652:	4619      	mov	r1, r3
 8003654:	4835      	ldr	r0, [pc, #212]	; (800372c <HAL_TIM_Base_MspInit+0x2a0>)
 8003656:	f001 fde5 	bl	8005224 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800365a:	2200      	movs	r2, #0
 800365c:	2100      	movs	r1, #0
 800365e:	201d      	movs	r0, #29
 8003660:	f001 fd9b 	bl	800519a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003664:	201d      	movs	r0, #29
 8003666:	f001 fdb4 	bl	80051d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800366a:	2200      	movs	r2, #0
 800366c:	2105      	movs	r1, #5
 800366e:	201d      	movs	r0, #29
 8003670:	f001 fd93 	bl	800519a <HAL_NVIC_SetPriority>
    HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8003674:	201d      	movs	r0, #29
 8003676:	f001 fdba 	bl	80051ee <HAL_NVIC_DisableIRQ>
}
 800367a:	e04e      	b.n	800371a <HAL_TIM_Base_MspInit+0x28e>
  else if(htim_base->Instance==TIM4)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a2d      	ldr	r2, [pc, #180]	; (8003738 <HAL_TIM_Base_MspInit+0x2ac>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d128      	bne.n	80036d8 <HAL_TIM_Base_MspInit+0x24c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003686:	4b28      	ldr	r3, [pc, #160]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800368a:	4a27      	ldr	r2, [pc, #156]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 800368c:	f043 0304 	orr.w	r3, r3, #4
 8003690:	6593      	str	r3, [r2, #88]	; 0x58
 8003692:	4b25      	ldr	r3, [pc, #148]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 8003694:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003696:	f003 0304 	and.w	r3, r3, #4
 800369a:	617b      	str	r3, [r7, #20]
 800369c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800369e:	4b22      	ldr	r3, [pc, #136]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80036a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036a2:	4a21      	ldr	r2, [pc, #132]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80036a4:	f043 0310 	orr.w	r3, r3, #16
 80036a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036aa:	4b1f      	ldr	r3, [pc, #124]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80036ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ae:	f003 0310 	and.w	r3, r3, #16
 80036b2:	613b      	str	r3, [r7, #16]
 80036b4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80036b6:	2301      	movs	r3, #1
 80036b8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ba:	2302      	movs	r3, #2
 80036bc:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036be:	2300      	movs	r3, #0
 80036c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036c2:	2300      	movs	r3, #0
 80036c4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80036c6:	2302      	movs	r3, #2
 80036c8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036ca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80036ce:	4619      	mov	r1, r3
 80036d0:	4816      	ldr	r0, [pc, #88]	; (800372c <HAL_TIM_Base_MspInit+0x2a0>)
 80036d2:	f001 fda7 	bl	8005224 <HAL_GPIO_Init>
}
 80036d6:	e020      	b.n	800371a <HAL_TIM_Base_MspInit+0x28e>
  else if(htim_base->Instance==TIM5)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a17      	ldr	r2, [pc, #92]	; (800373c <HAL_TIM_Base_MspInit+0x2b0>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d11b      	bne.n	800371a <HAL_TIM_Base_MspInit+0x28e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80036e2:	4b11      	ldr	r3, [pc, #68]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80036e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e6:	4a10      	ldr	r2, [pc, #64]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80036e8:	f043 0308 	orr.w	r3, r3, #8
 80036ec:	6593      	str	r3, [r2, #88]	; 0x58
 80036ee:	4b0e      	ldr	r3, [pc, #56]	; (8003728 <HAL_TIM_Base_MspInit+0x29c>)
 80036f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	60fb      	str	r3, [r7, #12]
 80036f8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80036fa:	2200      	movs	r2, #0
 80036fc:	2100      	movs	r1, #0
 80036fe:	2032      	movs	r0, #50	; 0x32
 8003700:	f001 fd4b 	bl	800519a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003704:	2032      	movs	r0, #50	; 0x32
 8003706:	f001 fd64 	bl	80051d2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 800370a:	2200      	movs	r2, #0
 800370c:	2106      	movs	r1, #6
 800370e:	201d      	movs	r0, #29
 8003710:	f001 fd43 	bl	800519a <HAL_NVIC_SetPriority>
    HAL_NVIC_DisableIRQ(TIM5_IRQn);
 8003714:	2032      	movs	r0, #50	; 0x32
 8003716:	f001 fd6a 	bl	80051ee <HAL_NVIC_DisableIRQ>
}
 800371a:	bf00      	nop
 800371c:	3748      	adds	r7, #72	; 0x48
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40012c00 	.word	0x40012c00
 8003728:	40021000 	.word	0x40021000
 800372c:	48001000 	.word	0x48001000
 8003730:	48000400 	.word	0x48000400
 8003734:	40000400 	.word	0x40000400
 8003738:	40000800 	.word	0x40000800
 800373c:	40000c00 	.word	0x40000c00

08003740 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM15)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a0a      	ldr	r2, [pc, #40]	; (8003778 <HAL_TIM_PWM_MspInit+0x38>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d10b      	bne.n	800376a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003752:	4b0a      	ldr	r3, [pc, #40]	; (800377c <HAL_TIM_PWM_MspInit+0x3c>)
 8003754:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003756:	4a09      	ldr	r2, [pc, #36]	; (800377c <HAL_TIM_PWM_MspInit+0x3c>)
 8003758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800375c:	6613      	str	r3, [r2, #96]	; 0x60
 800375e:	4b07      	ldr	r3, [pc, #28]	; (800377c <HAL_TIM_PWM_MspInit+0x3c>)
 8003760:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003762:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800376a:	bf00      	nop
 800376c:	3714      	adds	r7, #20
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	40014000 	.word	0x40014000
 800377c:	40021000 	.word	0x40021000

08003780 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b08c      	sub	sp, #48	; 0x30
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003788:	f107 031c 	add.w	r3, r7, #28
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	605a      	str	r2, [r3, #4]
 8003792:	609a      	str	r2, [r3, #8]
 8003794:	60da      	str	r2, [r3, #12]
 8003796:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a54      	ldr	r2, [pc, #336]	; (80038f0 <HAL_TIM_MspPostInit+0x170>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d11d      	bne.n	80037de <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80037a2:	4b54      	ldr	r3, [pc, #336]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80037a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037a6:	4a53      	ldr	r2, [pc, #332]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80037a8:	f043 0310 	orr.w	r3, r3, #16
 80037ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037ae:	4b51      	ldr	r3, [pc, #324]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80037b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037b2:	f003 0310 	and.w	r3, r3, #16
 80037b6:	61bb      	str	r3, [r7, #24]
 80037b8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PE8     ------> TIM1_CH1N
    PE10     ------> TIM1_CH2N
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_12;
 80037ba:	f44f 53a8 	mov.w	r3, #5376	; 0x1500
 80037be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c0:	2302      	movs	r3, #2
 80037c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c4:	2300      	movs	r3, #0
 80037c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037c8:	2300      	movs	r3, #0
 80037ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80037cc:	2301      	movs	r3, #1
 80037ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037d0:	f107 031c 	add.w	r3, r7, #28
 80037d4:	4619      	mov	r1, r3
 80037d6:	4848      	ldr	r0, [pc, #288]	; (80038f8 <HAL_TIM_MspPostInit+0x178>)
 80037d8:	f001 fd24 	bl	8005224 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 80037dc:	e083      	b.n	80038e6 <HAL_TIM_MspPostInit+0x166>
  else if(htim->Instance==TIM2)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e6:	d11d      	bne.n	8003824 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037e8:	4b42      	ldr	r3, [pc, #264]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80037ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ec:	4a41      	ldr	r2, [pc, #260]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80037ee:	f043 0301 	orr.w	r3, r3, #1
 80037f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037f4:	4b3f      	ldr	r3, [pc, #252]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80037f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037f8:	f003 0301 	and.w	r3, r3, #1
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003800:	2301      	movs	r3, #1
 8003802:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003804:	2302      	movs	r3, #2
 8003806:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003808:	2300      	movs	r3, #0
 800380a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800380c:	2300      	movs	r3, #0
 800380e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003810:	2301      	movs	r3, #1
 8003812:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003814:	f107 031c 	add.w	r3, r7, #28
 8003818:	4619      	mov	r1, r3
 800381a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800381e:	f001 fd01 	bl	8005224 <HAL_GPIO_Init>
}
 8003822:	e060      	b.n	80038e6 <HAL_TIM_MspPostInit+0x166>
  else if(htim->Instance==TIM4)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a34      	ldr	r2, [pc, #208]	; (80038fc <HAL_TIM_MspPostInit+0x17c>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d139      	bne.n	80038a2 <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800382e:	4b31      	ldr	r3, [pc, #196]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 8003830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003832:	4a30      	ldr	r2, [pc, #192]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 8003834:	f043 0308 	orr.w	r3, r3, #8
 8003838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800383a:	4b2e      	ldr	r3, [pc, #184]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 800383c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800383e:	f003 0308 	and.w	r3, r3, #8
 8003842:	613b      	str	r3, [r7, #16]
 8003844:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003846:	4b2b      	ldr	r3, [pc, #172]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 8003848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800384a:	4a2a      	ldr	r2, [pc, #168]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 800384c:	f043 0302 	orr.w	r3, r3, #2
 8003850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003852:	4b28      	ldr	r3, [pc, #160]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 8003854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003856:	f003 0302 	and.w	r3, r3, #2
 800385a:	60fb      	str	r3, [r7, #12]
 800385c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800385e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003862:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003864:	2302      	movs	r3, #2
 8003866:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003868:	2300      	movs	r3, #0
 800386a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800386c:	2300      	movs	r3, #0
 800386e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003870:	2302      	movs	r3, #2
 8003872:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003874:	f107 031c 	add.w	r3, r7, #28
 8003878:	4619      	mov	r1, r3
 800387a:	4821      	ldr	r0, [pc, #132]	; (8003900 <HAL_TIM_MspPostInit+0x180>)
 800387c:	f001 fcd2 	bl	8005224 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003880:	2340      	movs	r3, #64	; 0x40
 8003882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003884:	2302      	movs	r3, #2
 8003886:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003888:	2300      	movs	r3, #0
 800388a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388c:	2300      	movs	r3, #0
 800388e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003890:	2302      	movs	r3, #2
 8003892:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003894:	f107 031c 	add.w	r3, r7, #28
 8003898:	4619      	mov	r1, r3
 800389a:	481a      	ldr	r0, [pc, #104]	; (8003904 <HAL_TIM_MspPostInit+0x184>)
 800389c:	f001 fcc2 	bl	8005224 <HAL_GPIO_Init>
}
 80038a0:	e021      	b.n	80038e6 <HAL_TIM_MspPostInit+0x166>
  else if(htim->Instance==TIM15)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a18      	ldr	r2, [pc, #96]	; (8003908 <HAL_TIM_MspPostInit+0x188>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d11c      	bne.n	80038e6 <HAL_TIM_MspPostInit+0x166>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ac:	4b11      	ldr	r3, [pc, #68]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80038ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038b0:	4a10      	ldr	r2, [pc, #64]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80038b2:	f043 0302 	orr.w	r3, r3, #2
 80038b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038b8:	4b0e      	ldr	r3, [pc, #56]	; (80038f4 <HAL_TIM_MspPostInit+0x174>)
 80038ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038bc:	f003 0302 	and.w	r3, r3, #2
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80038c4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80038c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038ca:	2302      	movs	r3, #2
 80038cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038ce:	2300      	movs	r3, #0
 80038d0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038d2:	2300      	movs	r3, #0
 80038d4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80038d6:	230e      	movs	r3, #14
 80038d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038da:	f107 031c 	add.w	r3, r7, #28
 80038de:	4619      	mov	r1, r3
 80038e0:	4808      	ldr	r0, [pc, #32]	; (8003904 <HAL_TIM_MspPostInit+0x184>)
 80038e2:	f001 fc9f 	bl	8005224 <HAL_GPIO_Init>
}
 80038e6:	bf00      	nop
 80038e8:	3730      	adds	r7, #48	; 0x30
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	40012c00 	.word	0x40012c00
 80038f4:	40021000 	.word	0x40021000
 80038f8:	48001000 	.word	0x48001000
 80038fc:	40000800 	.word	0x40000800
 8003900:	48000c00 	.word	0x48000c00
 8003904:	48000400 	.word	0x48000400
 8003908:	40014000 	.word	0x40014000

0800390c <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b088      	sub	sp, #32
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a1e      	ldr	r2, [pc, #120]	; (8003994 <HAL_SAI_MspInit+0x88>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d135      	bne.n	800398a <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 800391e:	4b1e      	ldr	r3, [pc, #120]	; (8003998 <HAL_SAI_MspInit+0x8c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10b      	bne.n	800393e <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8003926:	4b1d      	ldr	r3, [pc, #116]	; (800399c <HAL_SAI_MspInit+0x90>)
 8003928:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800392a:	4a1c      	ldr	r2, [pc, #112]	; (800399c <HAL_SAI_MspInit+0x90>)
 800392c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003930:	6613      	str	r3, [r2, #96]	; 0x60
 8003932:	4b1a      	ldr	r3, [pc, #104]	; (800399c <HAL_SAI_MspInit+0x90>)
 8003934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003936:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800393a:	60bb      	str	r3, [r7, #8]
 800393c:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 800393e:	4b16      	ldr	r3, [pc, #88]	; (8003998 <HAL_SAI_MspInit+0x8c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	3301      	adds	r3, #1
 8003944:	4a14      	ldr	r2, [pc, #80]	; (8003998 <HAL_SAI_MspInit+0x8c>)
 8003946:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    PC6     ------> SAI2_MCLK_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8003948:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800394c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394e:	2302      	movs	r3, #2
 8003950:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003952:	2300      	movs	r3, #0
 8003954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003956:	2300      	movs	r3, #0
 8003958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800395a:	230d      	movs	r3, #13
 800395c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800395e:	f107 030c 	add.w	r3, r7, #12
 8003962:	4619      	mov	r1, r3
 8003964:	480e      	ldr	r0, [pc, #56]	; (80039a0 <HAL_SAI_MspInit+0x94>)
 8003966:	f001 fc5d 	bl	8005224 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800396a:	2340      	movs	r3, #64	; 0x40
 800396c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800396e:	2302      	movs	r3, #2
 8003970:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003976:	2300      	movs	r3, #0
 8003978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800397a:	230d      	movs	r3, #13
 800397c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800397e:	f107 030c 	add.w	r3, r7, #12
 8003982:	4619      	mov	r1, r3
 8003984:	4807      	ldr	r0, [pc, #28]	; (80039a4 <HAL_SAI_MspInit+0x98>)
 8003986:	f001 fc4d 	bl	8005224 <HAL_GPIO_Init>

    }
}
 800398a:	bf00      	nop
 800398c:	3720      	adds	r7, #32
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40015804 	.word	0x40015804
 8003998:	20000854 	.word	0x20000854
 800399c:	40021000 	.word	0x40021000
 80039a0:	48000400 	.word	0x48000400
 80039a4:	48000800 	.word	0x48000800

080039a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80039ac:	e7fe      	b.n	80039ac <NMI_Handler+0x4>

080039ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039ae:	b480      	push	{r7}
 80039b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039b2:	e7fe      	b.n	80039b2 <HardFault_Handler+0x4>

080039b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039b8:	e7fe      	b.n	80039b8 <MemManage_Handler+0x4>

080039ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039ba:	b480      	push	{r7}
 80039bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039be:	e7fe      	b.n	80039be <BusFault_Handler+0x4>

080039c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039c4:	e7fe      	b.n	80039c4 <UsageFault_Handler+0x4>

080039c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039c6:	b480      	push	{r7}
 80039c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039ca:	bf00      	nop
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039d8:	bf00      	nop
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039e2:	b480      	push	{r7}
 80039e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039e6:	bf00      	nop
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr

080039f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039f4:	f000 faaa 	bl	8003f4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039f8:	bf00      	nop
 80039fa:	bd80      	pop	{r7, pc}

080039fc <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	reset = 1;
 8003a00:	4b03      	ldr	r3, [pc, #12]	; (8003a10 <EXTI3_IRQHandler+0x14>)
 8003a02:	2201      	movs	r2, #1
 8003a04:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003a06:	2008      	movs	r0, #8
 8003a08:	f001 fdb6 	bl	8005578 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003a0c:	bf00      	nop
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	2000023c 	.word	0x2000023c

08003a14 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	on_off = 1;
 8003a18:	4b03      	ldr	r3, [pc, #12]	; (8003a28 <EXTI9_5_IRQHandler+0x14>)
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	701a      	strb	r2, [r3, #0]

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003a1e:	2020      	movs	r0, #32
 8003a20:	f001 fdaa 	bl	8005578 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a24:	bf00      	nop
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	2000023b 	.word	0x2000023b

08003a2c <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b088      	sub	sp, #32
 8003a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */
	static uint8_t mode = 0;

	extern enum State state;
	const float threshod = 16.0;
 8003a32:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8003a36:	60fb      	str	r3, [r7, #12]

	static float record[3] = {100.0, 100.0, 100.0};

	if (mode == 0) {
 8003a38:	4b4a      	ldr	r3, [pc, #296]	; (8003b64 <TIM1_CC_IRQHandler+0x138>)
 8003a3a:	781b      	ldrb	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d112      	bne.n	8003a66 <TIM1_CC_IRQHandler+0x3a>
		// rising edge
		TIM1->CNT = 0;
 8003a40:	4b49      	ldr	r3, [pc, #292]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	625a      	str	r2, [r3, #36]	; 0x24
		TIM1->CCER |= (0b1 << 1);
 8003a46:	4b48      	ldr	r3, [pc, #288]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	4a47      	ldr	r2, [pc, #284]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003a4c:	f043 0302 	orr.w	r3, r3, #2
 8003a50:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~(0b1 << 3);
 8003a52:	4b45      	ldr	r3, [pc, #276]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	4a44      	ldr	r2, [pc, #272]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003a58:	f023 0308 	bic.w	r3, r3, #8
 8003a5c:	6213      	str	r3, [r2, #32]
		mode = 1;
 8003a5e:	4b41      	ldr	r3, [pc, #260]	; (8003b64 <TIM1_CC_IRQHandler+0x138>)
 8003a60:	2201      	movs	r2, #1
 8003a62:	701a      	strb	r2, [r3, #0]
 8003a64:	e076      	b.n	8003b54 <TIM1_CC_IRQHandler+0x128>
	} else {
		// falling edge
		uint16_t local_count = TIM1->CNT;
 8003a66:	4b40      	ldr	r3, [pc, #256]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6a:	817b      	strh	r3, [r7, #10]
		float distance = (float)local_count * 1.0 / 144;
 8003a6c:	897b      	ldrh	r3, [r7, #10]
 8003a6e:	ee07 3a90 	vmov	s15, r3
 8003a72:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a76:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003b6c <TIM1_CC_IRQHandler+0x140>
 8003a7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a7e:	edc7 7a01 	vstr	s15, [r7, #4]

		for (int i = 0; i < 2; i++) {
 8003a82:	2300      	movs	r3, #0
 8003a84:	61fb      	str	r3, [r7, #28]
 8003a86:	e00d      	b.n	8003aa4 <TIM1_CC_IRQHandler+0x78>
			record[i] = record[i+1];
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	4a38      	ldr	r2, [pc, #224]	; (8003b70 <TIM1_CC_IRQHandler+0x144>)
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	4413      	add	r3, r2
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	4936      	ldr	r1, [pc, #216]	; (8003b70 <TIM1_CC_IRQHandler+0x144>)
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	440b      	add	r3, r1
 8003a9c:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < 2; i++) {
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	61fb      	str	r3, [r7, #28]
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	2b01      	cmp	r3, #1
 8003aa8:	ddee      	ble.n	8003a88 <TIM1_CC_IRQHandler+0x5c>
		}

		record[2] = distance;
 8003aaa:	4a31      	ldr	r2, [pc, #196]	; (8003b70 <TIM1_CC_IRQHandler+0x144>)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6093      	str	r3, [r2, #8]

		printf("Distance: %f\n", distance);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7fc fd61 	bl	8000578 <__aeabi_f2d>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	460b      	mov	r3, r1
 8003aba:	482e      	ldr	r0, [pc, #184]	; (8003b74 <TIM1_CC_IRQHandler+0x148>)
 8003abc:	f008 ff30 	bl	800c920 <iprintf>

		float sum = 0.0;
 8003ac0:	f04f 0300 	mov.w	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]

		for (int i = 0; i < 3; i++) {
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	617b      	str	r3, [r7, #20]
 8003aca:	e00e      	b.n	8003aea <TIM1_CC_IRQHandler+0xbe>
			sum += record[i];
 8003acc:	4a28      	ldr	r2, [pc, #160]	; (8003b70 <TIM1_CC_IRQHandler+0x144>)
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	4413      	add	r3, r2
 8003ad4:	edd3 7a00 	vldr	s15, [r3]
 8003ad8:	ed97 7a06 	vldr	s14, [r7, #24]
 8003adc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ae0:	edc7 7a06 	vstr	s15, [r7, #24]
		for (int i = 0; i < 3; i++) {
 8003ae4:	697b      	ldr	r3, [r7, #20]
 8003ae6:	3301      	adds	r3, #1
 8003ae8:	617b      	str	r3, [r7, #20]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	dded      	ble.n	8003acc <TIM1_CC_IRQHandler+0xa0>
		}

		float result = sum / 3.0;
 8003af0:	ed97 7a06 	vldr	s14, [r7, #24]
 8003af4:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8003af8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003afc:	edc7 7a00 	vstr	s15, [r7]

		if (result < threshod) {
 8003b00:	ed97 7a00 	vldr	s14, [r7]
 8003b04:	edd7 7a03 	vldr	s15, [r7, #12]
 8003b08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b10:	d511      	bpl.n	8003b36 <TIM1_CC_IRQHandler+0x10a>
			for (int i = 0; i < 3; i++) {
 8003b12:	2300      	movs	r3, #0
 8003b14:	613b      	str	r3, [r7, #16]
 8003b16:	e008      	b.n	8003b2a <TIM1_CC_IRQHandler+0xfe>
				record[i] = 100.0;
 8003b18:	4a15      	ldr	r2, [pc, #84]	; (8003b70 <TIM1_CC_IRQHandler+0x144>)
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	4a15      	ldr	r2, [pc, #84]	; (8003b78 <TIM1_CC_IRQHandler+0x14c>)
 8003b22:	601a      	str	r2, [r3, #0]
			for (int i = 0; i < 3; i++) {
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	3301      	adds	r3, #1
 8003b28:	613b      	str	r3, [r7, #16]
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	ddf3      	ble.n	8003b18 <TIM1_CC_IRQHandler+0xec>
			}

			state = AVOID_COLLISION;
 8003b30:	4b12      	ldr	r3, [pc, #72]	; (8003b7c <TIM1_CC_IRQHandler+0x150>)
 8003b32:	2204      	movs	r2, #4
 8003b34:	701a      	strb	r2, [r3, #0]
		}

		TIM1->CCER &= ~(0b1 << 1);
 8003b36:	4b0c      	ldr	r3, [pc, #48]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003b38:	6a1b      	ldr	r3, [r3, #32]
 8003b3a:	4a0b      	ldr	r2, [pc, #44]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003b3c:	f023 0302 	bic.w	r3, r3, #2
 8003b40:	6213      	str	r3, [r2, #32]
		TIM1->CCER &= ~(0b1 << 3);
 8003b42:	4b09      	ldr	r3, [pc, #36]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	4a08      	ldr	r2, [pc, #32]	; (8003b68 <TIM1_CC_IRQHandler+0x13c>)
 8003b48:	f023 0308 	bic.w	r3, r3, #8
 8003b4c:	6213      	str	r3, [r2, #32]
		mode = 0;
 8003b4e:	4b05      	ldr	r3, [pc, #20]	; (8003b64 <TIM1_CC_IRQHandler+0x138>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003b54:	480a      	ldr	r0, [pc, #40]	; (8003b80 <TIM1_CC_IRQHandler+0x154>)
 8003b56:	f006 f87f 	bl	8009c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003b5a:	bf00      	nop
 8003b5c:	3720      	adds	r7, #32
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	bf00      	nop
 8003b64:	20000858 	.word	0x20000858
 8003b68:	40012c00 	.word	0x40012c00
 8003b6c:	43100000 	.word	0x43100000
 8003b70:	20000008 	.word	0x20000008
 8003b74:	0800eb20 	.word	0x0800eb20
 8003b78:	42c80000 	.word	0x42c80000
 8003b7c:	20000232 	.word	0x20000232
 8003b80:	20000688 	.word	0x20000688

08003b84 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	const uint32_t THRESHOLD = 20;
 8003b8a:	2314      	movs	r3, #20
 8003b8c:	607b      	str	r3, [r7, #4]
	extern uint32_t count;

	static uint8_t mode = 0;


	if (mode == 0) {
 8003b8e:	4b29      	ldr	r3, [pc, #164]	; (8003c34 <TIM3_IRQHandler+0xb0>)
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d115      	bne.n	8003bc2 <TIM3_IRQHandler+0x3e>
		// falling edge
		printf("Entering Falling Edge\n");
 8003b96:	4828      	ldr	r0, [pc, #160]	; (8003c38 <TIM3_IRQHandler+0xb4>)
 8003b98:	f008 ff48 	bl	800ca2c <puts>
		TIM3->CNT = 0;
 8003b9c:	4b27      	ldr	r3, [pc, #156]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	625a      	str	r2, [r3, #36]	; 0x24
		TIM3->CCER &= ~(0b1 << 5);
 8003ba2:	4b26      	ldr	r3, [pc, #152]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003ba4:	6a1b      	ldr	r3, [r3, #32]
 8003ba6:	4a25      	ldr	r2, [pc, #148]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003ba8:	f023 0320 	bic.w	r3, r3, #32
 8003bac:	6213      	str	r3, [r2, #32]
		TIM3->CCER &= ~(0b1 << 7);
 8003bae:	4b23      	ldr	r3, [pc, #140]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	4a22      	ldr	r2, [pc, #136]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003bb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bb8:	6213      	str	r3, [r2, #32]
		mode = 1;
 8003bba:	4b1e      	ldr	r3, [pc, #120]	; (8003c34 <TIM3_IRQHandler+0xb0>)
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	701a      	strb	r2, [r3, #0]
 8003bc0:	e030      	b.n	8003c24 <TIM3_IRQHandler+0xa0>
	} else {
		// rising edge;
		TIM3->CCER |= (0b1 << 5);
 8003bc2:	4b1e      	ldr	r3, [pc, #120]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003bc4:	6a1b      	ldr	r3, [r3, #32]
 8003bc6:	4a1d      	ldr	r2, [pc, #116]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003bc8:	f043 0320 	orr.w	r3, r3, #32
 8003bcc:	6213      	str	r3, [r2, #32]
		TIM3->CCER &= ~(0b1 << 7);
 8003bce:	4b1b      	ldr	r3, [pc, #108]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	4a1a      	ldr	r2, [pc, #104]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003bd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bd8:	6213      	str	r3, [r2, #32]
		mode = 0;
 8003bda:	4b16      	ldr	r3, [pc, #88]	; (8003c34 <TIM3_IRQHandler+0xb0>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	701a      	strb	r2, [r3, #0]
		uint32_t local_count = TIM3->CNT;
 8003be0:	4b16      	ldr	r3, [pc, #88]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	603b      	str	r3, [r7, #0]
		TIM3->CNT = 0;
 8003be6:	4b15      	ldr	r3, [pc, #84]	; (8003c3c <TIM3_IRQHandler+0xb8>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	625a      	str	r2, [r3, #36]	; 0x24
		if(first_rotor == 1) {
 8003bec:	4b14      	ldr	r3, [pc, #80]	; (8003c40 <TIM3_IRQHandler+0xbc>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d106      	bne.n	8003c02 <TIM3_IRQHandler+0x7e>
			printf("IGNORED FIRST ROTOR SPIN!!!!!!!!!!!!!!!\n");
 8003bf4:	4813      	ldr	r0, [pc, #76]	; (8003c44 <TIM3_IRQHandler+0xc0>)
 8003bf6:	f008 ff19 	bl	800ca2c <puts>
			first_rotor = 0;
 8003bfa:	4b11      	ldr	r3, [pc, #68]	; (8003c40 <TIM3_IRQHandler+0xbc>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	701a      	strb	r2, [r3, #0]
 8003c00:	e00c      	b.n	8003c1c <TIM3_IRQHandler+0x98>
		}
		else if (local_count > THRESHOLD) {
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d908      	bls.n	8003c1c <TIM3_IRQHandler+0x98>
			ball_collected = 1;
 8003c0a:	4b0f      	ldr	r3, [pc, #60]	; (8003c48 <TIM3_IRQHandler+0xc4>)
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	701a      	strb	r2, [r3, #0]
			ball_count++;
 8003c10:	4b0e      	ldr	r3, [pc, #56]	; (8003c4c <TIM3_IRQHandler+0xc8>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	3301      	adds	r3, #1
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	4b0c      	ldr	r3, [pc, #48]	; (8003c4c <TIM3_IRQHandler+0xc8>)
 8003c1a:	701a      	strb	r2, [r3, #0]
		}
		printf("IR interrupt: Local_count %d\n", local_count);
 8003c1c:	6839      	ldr	r1, [r7, #0]
 8003c1e:	480c      	ldr	r0, [pc, #48]	; (8003c50 <TIM3_IRQHandler+0xcc>)
 8003c20:	f008 fe7e 	bl	800c920 <iprintf>
//		printf("IR interrupt: Exit rising edge trigger\n");
	}


  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003c24:	480b      	ldr	r0, [pc, #44]	; (8003c54 <TIM3_IRQHandler+0xd0>)
 8003c26:	f006 f817 	bl	8009c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003c2a:	bf00      	nop
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	20000859 	.word	0x20000859
 8003c38:	0800eb30 	.word	0x0800eb30
 8003c3c:	40000400 	.word	0x40000400
 8003c40:	2000023d 	.word	0x2000023d
 8003c44:	0800eb48 	.word	0x0800eb48
 8003c48:	20000237 	.word	0x20000237
 8003c4c:	20000236 	.word	0x20000236
 8003c50:	0800eb70 	.word	0x0800eb70
 8003c54:	20000720 	.word	0x20000720

08003c58 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	extern enum State state;
	if (state == AVOID_COLLISION) {
 8003c5c:	4b0b      	ldr	r3, [pc, #44]	; (8003c8c <TIM5_IRQHandler+0x34>)
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2b04      	cmp	r3, #4
 8003c62:	d105      	bne.n	8003c70 <TIM5_IRQHandler+0x18>
		extern uint8_t avoid_finished;
		avoid_finished = 1;
 8003c64:	4b0a      	ldr	r3, [pc, #40]	; (8003c90 <TIM5_IRQHandler+0x38>)
 8003c66:	2201      	movs	r2, #1
 8003c68:	701a      	strb	r2, [r3, #0]

		printf("Avoid_Collision: Timer 5 seconds\n");
 8003c6a:	480a      	ldr	r0, [pc, #40]	; (8003c94 <TIM5_IRQHandler+0x3c>)
 8003c6c:	f008 fede 	bl	800ca2c <puts>
	}
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7,  0);
 8003c70:	2200      	movs	r2, #0
 8003c72:	2180      	movs	r1, #128	; 0x80
 8003c74:	4808      	ldr	r0, [pc, #32]	; (8003c98 <TIM5_IRQHandler+0x40>)
 8003c76:	f001 fc67 	bl	8005548 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Stop_IT(&htim5);
 8003c7a:	4808      	ldr	r0, [pc, #32]	; (8003c9c <TIM5_IRQHandler+0x44>)
 8003c7c:	f005 fcb4 	bl	80095e8 <HAL_TIM_Base_Stop_IT>

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003c80:	4806      	ldr	r0, [pc, #24]	; (8003c9c <TIM5_IRQHandler+0x44>)
 8003c82:	f005 ffe9 	bl	8009c58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003c86:	bf00      	nop
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	20000232 	.word	0x20000232
 8003c90:	20000239 	.word	0x20000239
 8003c94:	0800eb90 	.word	0x0800eb90
 8003c98:	48001000 	.word	0x48001000
 8003c9c:	200007b8 	.word	0x200007b8

08003ca0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
	return 1;
 8003ca4:	2301      	movs	r3, #1
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <_kill>:

int _kill(int pid, int sig)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b082      	sub	sp, #8
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003cba:	f008 f8ad 	bl	800be18 <__errno>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2216      	movs	r2, #22
 8003cc2:	601a      	str	r2, [r3, #0]
	return -1;
 8003cc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3708      	adds	r7, #8
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <_exit>:

void _exit (int status)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003cd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f7ff ffe7 	bl	8003cb0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003ce2:	e7fe      	b.n	8003ce2 <_exit+0x12>

08003ce4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b086      	sub	sp, #24
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	617b      	str	r3, [r7, #20]
 8003cf4:	e00a      	b.n	8003d0c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003cf6:	f3af 8000 	nop.w
 8003cfa:	4601      	mov	r1, r0
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	60ba      	str	r2, [r7, #8]
 8003d02:	b2ca      	uxtb	r2, r1
 8003d04:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	617b      	str	r3, [r7, #20]
 8003d0c:	697a      	ldr	r2, [r7, #20]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	dbf0      	blt.n	8003cf6 <_read+0x12>
	}

return len;
 8003d14:	687b      	ldr	r3, [r7, #4]
}
 8003d16:	4618      	mov	r0, r3
 8003d18:	3718      	adds	r7, #24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b086      	sub	sp, #24
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	60f8      	str	r0, [r7, #12]
 8003d26:	60b9      	str	r1, [r7, #8]
 8003d28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	617b      	str	r3, [r7, #20]
 8003d2e:	e009      	b.n	8003d44 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	1c5a      	adds	r2, r3, #1
 8003d34:	60ba      	str	r2, [r7, #8]
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fe ff85 	bl	8002c48 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	3301      	adds	r3, #1
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	697a      	ldr	r2, [r7, #20]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	dbf1      	blt.n	8003d30 <_write+0x12>
	}
	return len;
 8003d4c:	687b      	ldr	r3, [r7, #4]
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <_close>:

int _close(int file)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
	return -1;
 8003d5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
 8003d76:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003d7e:	605a      	str	r2, [r3, #4]
	return 0;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr

08003d8e <_isatty>:

int _isatty(int file)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b083      	sub	sp, #12
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
	return 1;
 8003d96:	2301      	movs	r3, #1
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	60f8      	str	r0, [r7, #12]
 8003dac:	60b9      	str	r1, [r7, #8]
 8003dae:	607a      	str	r2, [r7, #4]
	return 0;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
	...

08003dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b086      	sub	sp, #24
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dc8:	4a14      	ldr	r2, [pc, #80]	; (8003e1c <_sbrk+0x5c>)
 8003dca:	4b15      	ldr	r3, [pc, #84]	; (8003e20 <_sbrk+0x60>)
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003dd4:	4b13      	ldr	r3, [pc, #76]	; (8003e24 <_sbrk+0x64>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d102      	bne.n	8003de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ddc:	4b11      	ldr	r3, [pc, #68]	; (8003e24 <_sbrk+0x64>)
 8003dde:	4a12      	ldr	r2, [pc, #72]	; (8003e28 <_sbrk+0x68>)
 8003de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003de2:	4b10      	ldr	r3, [pc, #64]	; (8003e24 <_sbrk+0x64>)
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4413      	add	r3, r2
 8003dea:	693a      	ldr	r2, [r7, #16]
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d207      	bcs.n	8003e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003df0:	f008 f812 	bl	800be18 <__errno>
 8003df4:	4603      	mov	r3, r0
 8003df6:	220c      	movs	r2, #12
 8003df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dfa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003dfe:	e009      	b.n	8003e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e00:	4b08      	ldr	r3, [pc, #32]	; (8003e24 <_sbrk+0x64>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e06:	4b07      	ldr	r3, [pc, #28]	; (8003e24 <_sbrk+0x64>)
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4413      	add	r3, r2
 8003e0e:	4a05      	ldr	r2, [pc, #20]	; (8003e24 <_sbrk+0x64>)
 8003e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e12:	68fb      	ldr	r3, [r7, #12]
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	200a0000 	.word	0x200a0000
 8003e20:	00000400 	.word	0x00000400
 8003e24:	2000085c 	.word	0x2000085c
 8003e28:	20000878 	.word	0x20000878

08003e2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e30:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <SystemInit+0x20>)
 8003e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e36:	4a05      	ldr	r2, [pc, #20]	; (8003e4c <SystemInit+0x20>)
 8003e38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003e40:	bf00      	nop
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	e000ed00 	.word	0xe000ed00

08003e50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003e50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e88 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003e54:	f7ff ffea 	bl	8003e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003e58:	480c      	ldr	r0, [pc, #48]	; (8003e8c <LoopForever+0x6>)
  ldr r1, =_edata
 8003e5a:	490d      	ldr	r1, [pc, #52]	; (8003e90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003e5c:	4a0d      	ldr	r2, [pc, #52]	; (8003e94 <LoopForever+0xe>)
  movs r3, #0
 8003e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e60:	e002      	b.n	8003e68 <LoopCopyDataInit>

08003e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e66:	3304      	adds	r3, #4

08003e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e6c:	d3f9      	bcc.n	8003e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e6e:	4a0a      	ldr	r2, [pc, #40]	; (8003e98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003e70:	4c0a      	ldr	r4, [pc, #40]	; (8003e9c <LoopForever+0x16>)
  movs r3, #0
 8003e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e74:	e001      	b.n	8003e7a <LoopFillZerobss>

08003e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e78:	3204      	adds	r2, #4

08003e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e7c:	d3fb      	bcc.n	8003e76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e7e:	f007 ffd1 	bl	800be24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003e82:	f7fd fee9 	bl	8001c58 <main>

08003e86 <LoopForever>:

LoopForever:
    b LoopForever
 8003e86:	e7fe      	b.n	8003e86 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003e88:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e90:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003e94:	0800f00c 	.word	0x0800f00c
  ldr r2, =_sbss
 8003e98:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003e9c:	20000874 	.word	0x20000874

08003ea0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003ea0:	e7fe      	b.n	8003ea0 <ADC1_IRQHandler>

08003ea2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ea2:	b580      	push	{r7, lr}
 8003ea4:	b082      	sub	sp, #8
 8003ea6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003eac:	2003      	movs	r0, #3
 8003eae:	f001 f969 	bl	8005184 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003eb2:	2000      	movs	r0, #0
 8003eb4:	f000 f80e 	bl	8003ed4 <HAL_InitTick>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d002      	beq.n	8003ec4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	71fb      	strb	r3, [r7, #7]
 8003ec2:	e001      	b.n	8003ec8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003ec4:	f7ff f806 	bl	8002ed4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ec8:	79fb      	ldrb	r3, [r7, #7]
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
	...

08003ed4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003edc:	2300      	movs	r3, #0
 8003ede:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003ee0:	4b17      	ldr	r3, [pc, #92]	; (8003f40 <HAL_InitTick+0x6c>)
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d023      	beq.n	8003f30 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003ee8:	4b16      	ldr	r3, [pc, #88]	; (8003f44 <HAL_InitTick+0x70>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	4b14      	ldr	r3, [pc, #80]	; (8003f40 <HAL_InitTick+0x6c>)
 8003eee:	781b      	ldrb	r3, [r3, #0]
 8003ef0:	4619      	mov	r1, r3
 8003ef2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efe:	4618      	mov	r0, r3
 8003f00:	f001 f983 	bl	800520a <HAL_SYSTICK_Config>
 8003f04:	4603      	mov	r3, r0
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10f      	bne.n	8003f2a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b0f      	cmp	r3, #15
 8003f0e:	d809      	bhi.n	8003f24 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f10:	2200      	movs	r2, #0
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f18:	f001 f93f 	bl	800519a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003f1c:	4a0a      	ldr	r2, [pc, #40]	; (8003f48 <HAL_InitTick+0x74>)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6013      	str	r3, [r2, #0]
 8003f22:	e007      	b.n	8003f34 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	73fb      	strb	r3, [r7, #15]
 8003f28:	e004      	b.n	8003f34 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	73fb      	strb	r3, [r7, #15]
 8003f2e:	e001      	b.n	8003f34 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	2000001c 	.word	0x2000001c
 8003f44:	20000014 	.word	0x20000014
 8003f48:	20000018 	.word	0x20000018

08003f4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003f50:	4b06      	ldr	r3, [pc, #24]	; (8003f6c <HAL_IncTick+0x20>)
 8003f52:	781b      	ldrb	r3, [r3, #0]
 8003f54:	461a      	mov	r2, r3
 8003f56:	4b06      	ldr	r3, [pc, #24]	; (8003f70 <HAL_IncTick+0x24>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	4a04      	ldr	r2, [pc, #16]	; (8003f70 <HAL_IncTick+0x24>)
 8003f5e:	6013      	str	r3, [r2, #0]
}
 8003f60:	bf00      	nop
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
 8003f6a:	bf00      	nop
 8003f6c:	2000001c 	.word	0x2000001c
 8003f70:	20000860 	.word	0x20000860

08003f74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f74:	b480      	push	{r7}
 8003f76:	af00      	add	r7, sp, #0
  return uwTick;
 8003f78:	4b03      	ldr	r3, [pc, #12]	; (8003f88 <HAL_GetTick+0x14>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr
 8003f86:	bf00      	nop
 8003f88:	20000860 	.word	0x20000860

08003f8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f94:	f7ff ffee 	bl	8003f74 <HAL_GetTick>
 8003f98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fa4:	d005      	beq.n	8003fb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003fa6:	4b0a      	ldr	r3, [pc, #40]	; (8003fd0 <HAL_Delay+0x44>)
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	461a      	mov	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4413      	add	r3, r2
 8003fb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003fb2:	bf00      	nop
 8003fb4:	f7ff ffde 	bl	8003f74 <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d8f7      	bhi.n	8003fb4 <HAL_Delay+0x28>
  {
  }
}
 8003fc4:	bf00      	nop
 8003fc6:	bf00      	nop
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	2000001c 	.word	0x2000001c

08003fd4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
 8003fdc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	609a      	str	r2, [r3, #8]
}
 8003fee:	bf00      	nop
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr

08003ffa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b083      	sub	sp, #12
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	431a      	orrs	r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	609a      	str	r2, [r3, #8]
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004030:	4618      	mov	r0, r3
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800403c:	b480      	push	{r7}
 800403e:	b087      	sub	sp, #28
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
 8004048:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	3360      	adds	r3, #96	; 0x60
 800404e:	461a      	mov	r2, r3
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4413      	add	r3, r2
 8004056:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	4b08      	ldr	r3, [pc, #32]	; (8004080 <LL_ADC_SetOffset+0x44>)
 800405e:	4013      	ands	r3, r2
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	4313      	orrs	r3, r2
 800406c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004074:	bf00      	nop
 8004076:	371c      	adds	r7, #28
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr
 8004080:	03fff000 	.word	0x03fff000

08004084 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	3360      	adds	r3, #96	; 0x60
 8004092:	461a      	mov	r2, r3
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4413      	add	r3, r2
 800409a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3714      	adds	r7, #20
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b087      	sub	sp, #28
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	3360      	adds	r3, #96	; 0x60
 80040c0:	461a      	mov	r2, r3
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4413      	add	r3, r2
 80040c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	431a      	orrs	r2, r3
 80040d6:	697b      	ldr	r3, [r7, #20]
 80040d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80040da:	bf00      	nop
 80040dc:	371c      	adds	r7, #28
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b083      	sub	sp, #12
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
 80040ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	431a      	orrs	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	615a      	str	r2, [r3, #20]
}
 8004100:	bf00      	nop
 8004102:	370c      	adds	r7, #12
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800410c:	b480      	push	{r7}
 800410e:	b087      	sub	sp, #28
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	3330      	adds	r3, #48	; 0x30
 800411c:	461a      	mov	r2, r3
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	0a1b      	lsrs	r3, r3, #8
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	f003 030c 	and.w	r3, r3, #12
 8004128:	4413      	add	r3, r2
 800412a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f003 031f 	and.w	r3, r3, #31
 8004136:	211f      	movs	r1, #31
 8004138:	fa01 f303 	lsl.w	r3, r1, r3
 800413c:	43db      	mvns	r3, r3
 800413e:	401a      	ands	r2, r3
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	0e9b      	lsrs	r3, r3, #26
 8004144:	f003 011f 	and.w	r1, r3, #31
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	f003 031f 	and.w	r3, r3, #31
 800414e:	fa01 f303 	lsl.w	r3, r1, r3
 8004152:	431a      	orrs	r2, r3
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004158:	bf00      	nop
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr

08004164 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004164:	b480      	push	{r7}
 8004166:	b087      	sub	sp, #28
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	60b9      	str	r1, [r7, #8]
 800416e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	3314      	adds	r3, #20
 8004174:	461a      	mov	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	0e5b      	lsrs	r3, r3, #25
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	f003 0304 	and.w	r3, r3, #4
 8004180:	4413      	add	r3, r2
 8004182:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	681a      	ldr	r2, [r3, #0]
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	0d1b      	lsrs	r3, r3, #20
 800418c:	f003 031f 	and.w	r3, r3, #31
 8004190:	2107      	movs	r1, #7
 8004192:	fa01 f303 	lsl.w	r3, r1, r3
 8004196:	43db      	mvns	r3, r3
 8004198:	401a      	ands	r2, r3
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	0d1b      	lsrs	r3, r3, #20
 800419e:	f003 031f 	and.w	r3, r3, #31
 80041a2:	6879      	ldr	r1, [r7, #4]
 80041a4:	fa01 f303 	lsl.w	r3, r1, r3
 80041a8:	431a      	orrs	r2, r3
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80041ae:	bf00      	nop
 80041b0:	371c      	adds	r7, #28
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
	...

080041bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041d4:	43db      	mvns	r3, r3
 80041d6:	401a      	ands	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f003 0318 	and.w	r3, r3, #24
 80041de:	4908      	ldr	r1, [pc, #32]	; (8004200 <LL_ADC_SetChannelSingleDiff+0x44>)
 80041e0:	40d9      	lsrs	r1, r3
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	400b      	ands	r3, r1
 80041e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ea:	431a      	orrs	r2, r3
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80041f2:	bf00      	nop
 80041f4:	3714      	adds	r7, #20
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	0007ffff 	.word	0x0007ffff

08004204 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004214:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6093      	str	r3, [r2, #8]
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004238:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800423c:	d101      	bne.n	8004242 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800423e:	2301      	movs	r3, #1
 8004240:	e000      	b.n	8004244 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004242:	2300      	movs	r3, #0
}
 8004244:	4618      	mov	r0, r3
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004260:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004264:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004288:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800428c:	d101      	bne.n	8004292 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800428e:	2301      	movs	r3, #1
 8004290:	e000      	b.n	8004294 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	370c      	adds	r7, #12
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr

080042a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d101      	bne.n	80042b8 <LL_ADC_IsEnabled+0x18>
 80042b4:	2301      	movs	r3, #1
 80042b6:	e000      	b.n	80042ba <LL_ADC_IsEnabled+0x1a>
 80042b8:	2300      	movs	r3, #0
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr

080042c6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80042c6:	b480      	push	{r7}
 80042c8:	b083      	sub	sp, #12
 80042ca:	af00      	add	r7, sp, #0
 80042cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	f003 0304 	and.w	r3, r3, #4
 80042d6:	2b04      	cmp	r3, #4
 80042d8:	d101      	bne.n	80042de <LL_ADC_REG_IsConversionOngoing+0x18>
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b08      	cmp	r3, #8
 80042fe:	d101      	bne.n	8004304 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004300:	2301      	movs	r3, #1
 8004302:	e000      	b.n	8004306 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004304:	2300      	movs	r3, #0
}
 8004306:	4618      	mov	r0, r3
 8004308:	370c      	adds	r7, #12
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
	...

08004314 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b088      	sub	sp, #32
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800431c:	2300      	movs	r3, #0
 800431e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004320:	2300      	movs	r3, #0
 8004322:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e12f      	b.n	800458e <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004338:	2b00      	cmp	r3, #0
 800433a:	d109      	bne.n	8004350 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800433c:	6878      	ldr	r0, [r7, #4]
 800433e:	f7fe fded 	bl	8002f1c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4618      	mov	r0, r3
 8004356:	f7ff ff67 	bl	8004228 <LL_ADC_IsDeepPowerDownEnabled>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d004      	beq.n	800436a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4618      	mov	r0, r3
 8004366:	f7ff ff4d 	bl	8004204 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4618      	mov	r0, r3
 8004370:	f7ff ff82 	bl	8004278 <LL_ADC_IsInternalRegulatorEnabled>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d115      	bne.n	80043a6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4618      	mov	r0, r3
 8004380:	f7ff ff66 	bl	8004250 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004384:	4b84      	ldr	r3, [pc, #528]	; (8004598 <HAL_ADC_Init+0x284>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	099b      	lsrs	r3, r3, #6
 800438a:	4a84      	ldr	r2, [pc, #528]	; (800459c <HAL_ADC_Init+0x288>)
 800438c:	fba2 2303 	umull	r2, r3, r2, r3
 8004390:	099b      	lsrs	r3, r3, #6
 8004392:	3301      	adds	r3, #1
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004398:	e002      	b.n	80043a0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	3b01      	subs	r3, #1
 800439e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d1f9      	bne.n	800439a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4618      	mov	r0, r3
 80043ac:	f7ff ff64 	bl	8004278 <LL_ADC_IsInternalRegulatorEnabled>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10d      	bne.n	80043d2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ba:	f043 0210 	orr.w	r2, r3, #16
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c6:	f043 0201 	orr.w	r2, r3, #1
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7ff ff75 	bl	80042c6 <LL_ADC_REG_IsConversionOngoing>
 80043dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e2:	f003 0310 	and.w	r3, r3, #16
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f040 80c8 	bne.w	800457c <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	f040 80c4 	bne.w	800457c <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80043fc:	f043 0202 	orr.w	r2, r3, #2
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff ff49 	bl	80042a0 <LL_ADC_IsEnabled>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d10b      	bne.n	800442c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004414:	4862      	ldr	r0, [pc, #392]	; (80045a0 <HAL_ADC_Init+0x28c>)
 8004416:	f7ff ff43 	bl	80042a0 <LL_ADC_IsEnabled>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d105      	bne.n	800442c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	4619      	mov	r1, r3
 8004426:	485f      	ldr	r0, [pc, #380]	; (80045a4 <HAL_ADC_Init+0x290>)
 8004428:	f7ff fdd4 	bl	8003fd4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	7e5b      	ldrb	r3, [r3, #25]
 8004430:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004436:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800443c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004442:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3020 	ldrb.w	r3, [r3, #32]
 800444a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800444c:	4313      	orrs	r3, r2
 800444e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d106      	bne.n	8004468 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800445e:	3b01      	subs	r3, #1
 8004460:	045b      	lsls	r3, r3, #17
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4313      	orrs	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800446c:	2b00      	cmp	r3, #0
 800446e:	d009      	beq.n	8004484 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004474:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800447c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	4313      	orrs	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	4b47      	ldr	r3, [pc, #284]	; (80045a8 <HAL_ADC_Init+0x294>)
 800448c:	4013      	ands	r3, r2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6812      	ldr	r2, [r2, #0]
 8004492:	69b9      	ldr	r1, [r7, #24]
 8004494:	430b      	orrs	r3, r1
 8004496:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4618      	mov	r0, r3
 800449e:	f7ff ff12 	bl	80042c6 <LL_ADC_REG_IsConversionOngoing>
 80044a2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff ff1f 	bl	80042ec <LL_ADC_INJ_IsConversionOngoing>
 80044ae:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d140      	bne.n	8004538 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d13d      	bne.n	8004538 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	7e1b      	ldrb	r3, [r3, #24]
 80044c4:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80044c6:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044ce:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80044d0:	4313      	orrs	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044de:	f023 0306 	bic.w	r3, r3, #6
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	6812      	ldr	r2, [r2, #0]
 80044e6:	69b9      	ldr	r1, [r7, #24]
 80044e8:	430b      	orrs	r3, r1
 80044ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d118      	bne.n	8004528 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004500:	f023 0304 	bic.w	r3, r3, #4
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004508:	687a      	ldr	r2, [r7, #4]
 800450a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800450c:	4311      	orrs	r1, r2
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004512:	4311      	orrs	r1, r2
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004518:	430a      	orrs	r2, r1
 800451a:	431a      	orrs	r2, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f042 0201 	orr.w	r2, r2, #1
 8004524:	611a      	str	r2, [r3, #16]
 8004526:	e007      	b.n	8004538 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	691a      	ldr	r2, [r3, #16]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	2b01      	cmp	r3, #1
 800453e:	d10c      	bne.n	800455a <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004546:	f023 010f 	bic.w	r1, r3, #15
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	1e5a      	subs	r2, r3, #1
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	430a      	orrs	r2, r1
 8004556:	631a      	str	r2, [r3, #48]	; 0x30
 8004558:	e007      	b.n	800456a <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f022 020f 	bic.w	r2, r2, #15
 8004568:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800456e:	f023 0303 	bic.w	r3, r3, #3
 8004572:	f043 0201 	orr.w	r2, r3, #1
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	659a      	str	r2, [r3, #88]	; 0x58
 800457a:	e007      	b.n	800458c <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004580:	f043 0210 	orr.w	r2, r3, #16
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800458c:	7ffb      	ldrb	r3, [r7, #31]
}
 800458e:	4618      	mov	r0, r3
 8004590:	3720      	adds	r7, #32
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	20000014 	.word	0x20000014
 800459c:	053e2d63 	.word	0x053e2d63
 80045a0:	50040000 	.word	0x50040000
 80045a4:	50040300 	.word	0x50040300
 80045a8:	fff0c007 	.word	0xfff0c007

080045ac <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b0b6      	sub	sp, #216	; 0xd8
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045b6:	2300      	movs	r3, #0
 80045b8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80045bc:	2300      	movs	r3, #0
 80045be:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d101      	bne.n	80045ce <HAL_ADC_ConfigChannel+0x22>
 80045ca:	2302      	movs	r3, #2
 80045cc:	e3d5      	b.n	8004d7a <HAL_ADC_ConfigChannel+0x7ce>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2201      	movs	r2, #1
 80045d2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4618      	mov	r0, r3
 80045dc:	f7ff fe73 	bl	80042c6 <LL_ADC_REG_IsConversionOngoing>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f040 83ba 	bne.w	8004d5c <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	2b05      	cmp	r3, #5
 80045ee:	d824      	bhi.n	800463a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	3b02      	subs	r3, #2
 80045f6:	2b03      	cmp	r3, #3
 80045f8:	d81b      	bhi.n	8004632 <HAL_ADC_ConfigChannel+0x86>
 80045fa:	a201      	add	r2, pc, #4	; (adr r2, 8004600 <HAL_ADC_ConfigChannel+0x54>)
 80045fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004600:	08004611 	.word	0x08004611
 8004604:	08004619 	.word	0x08004619
 8004608:	08004621 	.word	0x08004621
 800460c:	08004629 	.word	0x08004629
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	220c      	movs	r2, #12
 8004614:	605a      	str	r2, [r3, #4]
          break;
 8004616:	e011      	b.n	800463c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	2212      	movs	r2, #18
 800461c:	605a      	str	r2, [r3, #4]
          break;
 800461e:	e00d      	b.n	800463c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2218      	movs	r2, #24
 8004624:	605a      	str	r2, [r3, #4]
          break;
 8004626:	e009      	b.n	800463c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800462e:	605a      	str	r2, [r3, #4]
          break;
 8004630:	e004      	b.n	800463c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	2206      	movs	r2, #6
 8004636:	605a      	str	r2, [r3, #4]
          break;
 8004638:	e000      	b.n	800463c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800463a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6818      	ldr	r0, [r3, #0]
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	6859      	ldr	r1, [r3, #4]
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	461a      	mov	r2, r3
 800464a:	f7ff fd5f 	bl	800410c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4618      	mov	r0, r3
 8004654:	f7ff fe37 	bl	80042c6 <LL_ADC_REG_IsConversionOngoing>
 8004658:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4618      	mov	r0, r3
 8004662:	f7ff fe43 	bl	80042ec <LL_ADC_INJ_IsConversionOngoing>
 8004666:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800466a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800466e:	2b00      	cmp	r3, #0
 8004670:	f040 81c1 	bne.w	80049f6 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004674:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004678:	2b00      	cmp	r3, #0
 800467a:	f040 81bc 	bne.w	80049f6 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004686:	d10f      	bne.n	80046a8 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6818      	ldr	r0, [r3, #0]
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	2200      	movs	r2, #0
 8004692:	4619      	mov	r1, r3
 8004694:	f7ff fd66 	bl	8004164 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80046a0:	4618      	mov	r0, r3
 80046a2:	f7ff fd20 	bl	80040e6 <LL_ADC_SetSamplingTimeCommonConfig>
 80046a6:	e00e      	b.n	80046c6 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6818      	ldr	r0, [r3, #0]
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	6819      	ldr	r1, [r3, #0]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	461a      	mov	r2, r3
 80046b6:	f7ff fd55 	bl	8004164 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2100      	movs	r1, #0
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7ff fd10 	bl	80040e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	695a      	ldr	r2, [r3, #20]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	08db      	lsrs	r3, r3, #3
 80046d2:	f003 0303 	and.w	r3, r3, #3
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	fa02 f303 	lsl.w	r3, r2, r3
 80046dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d00a      	beq.n	80046fe <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6818      	ldr	r0, [r3, #0]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	6919      	ldr	r1, [r3, #16]
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80046f8:	f7ff fca0 	bl	800403c <LL_ADC_SetOffset>
 80046fc:	e17b      	b.n	80049f6 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2100      	movs	r1, #0
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff fcbd 	bl	8004084 <LL_ADC_GetOffsetChannel>
 800470a:	4603      	mov	r3, r0
 800470c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004710:	2b00      	cmp	r3, #0
 8004712:	d10a      	bne.n	800472a <HAL_ADC_ConfigChannel+0x17e>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2100      	movs	r1, #0
 800471a:	4618      	mov	r0, r3
 800471c:	f7ff fcb2 	bl	8004084 <LL_ADC_GetOffsetChannel>
 8004720:	4603      	mov	r3, r0
 8004722:	0e9b      	lsrs	r3, r3, #26
 8004724:	f003 021f 	and.w	r2, r3, #31
 8004728:	e01e      	b.n	8004768 <HAL_ADC_ConfigChannel+0x1bc>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2100      	movs	r1, #0
 8004730:	4618      	mov	r0, r3
 8004732:	f7ff fca7 	bl	8004084 <LL_ADC_GetOffsetChannel>
 8004736:	4603      	mov	r3, r0
 8004738:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800473c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004740:	fa93 f3a3 	rbit	r3, r3
 8004744:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004748:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800474c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004750:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d101      	bne.n	800475c <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8004758:	2320      	movs	r3, #32
 800475a:	e004      	b.n	8004766 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 800475c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004760:	fab3 f383 	clz	r3, r3
 8004764:	b2db      	uxtb	r3, r3
 8004766:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004770:	2b00      	cmp	r3, #0
 8004772:	d105      	bne.n	8004780 <HAL_ADC_ConfigChannel+0x1d4>
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	0e9b      	lsrs	r3, r3, #26
 800477a:	f003 031f 	and.w	r3, r3, #31
 800477e:	e018      	b.n	80047b2 <HAL_ADC_ConfigChannel+0x206>
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004788:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800478c:	fa93 f3a3 	rbit	r3, r3
 8004790:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8004794:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004798:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800479c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d101      	bne.n	80047a8 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80047a4:	2320      	movs	r3, #32
 80047a6:	e004      	b.n	80047b2 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80047a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80047ac:	fab3 f383 	clz	r3, r3
 80047b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d106      	bne.n	80047c4 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	2200      	movs	r2, #0
 80047bc:	2100      	movs	r1, #0
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff fc76 	bl	80040b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2101      	movs	r1, #1
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7ff fc5a 	bl	8004084 <LL_ADC_GetOffsetChannel>
 80047d0:	4603      	mov	r3, r0
 80047d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d10a      	bne.n	80047f0 <HAL_ADC_ConfigChannel+0x244>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	2101      	movs	r1, #1
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7ff fc4f 	bl	8004084 <LL_ADC_GetOffsetChannel>
 80047e6:	4603      	mov	r3, r0
 80047e8:	0e9b      	lsrs	r3, r3, #26
 80047ea:	f003 021f 	and.w	r2, r3, #31
 80047ee:	e01e      	b.n	800482e <HAL_ADC_ConfigChannel+0x282>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2101      	movs	r1, #1
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7ff fc44 	bl	8004084 <LL_ADC_GetOffsetChannel>
 80047fc:	4603      	mov	r3, r0
 80047fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004802:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004806:	fa93 f3a3 	rbit	r3, r3
 800480a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800480e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004812:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004816:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800481e:	2320      	movs	r3, #32
 8004820:	e004      	b.n	800482c <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8004822:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004826:	fab3 f383 	clz	r3, r3
 800482a:	b2db      	uxtb	r3, r3
 800482c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004836:	2b00      	cmp	r3, #0
 8004838:	d105      	bne.n	8004846 <HAL_ADC_ConfigChannel+0x29a>
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	0e9b      	lsrs	r3, r3, #26
 8004840:	f003 031f 	and.w	r3, r3, #31
 8004844:	e018      	b.n	8004878 <HAL_ADC_ConfigChannel+0x2cc>
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800484e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004852:	fa93 f3a3 	rbit	r3, r3
 8004856:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800485a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800485e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004862:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 800486a:	2320      	movs	r3, #32
 800486c:	e004      	b.n	8004878 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 800486e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004872:	fab3 f383 	clz	r3, r3
 8004876:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004878:	429a      	cmp	r2, r3
 800487a:	d106      	bne.n	800488a <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2200      	movs	r2, #0
 8004882:	2101      	movs	r1, #1
 8004884:	4618      	mov	r0, r3
 8004886:	f7ff fc13 	bl	80040b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2102      	movs	r1, #2
 8004890:	4618      	mov	r0, r3
 8004892:	f7ff fbf7 	bl	8004084 <LL_ADC_GetOffsetChannel>
 8004896:	4603      	mov	r3, r0
 8004898:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800489c:	2b00      	cmp	r3, #0
 800489e:	d10a      	bne.n	80048b6 <HAL_ADC_ConfigChannel+0x30a>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2102      	movs	r1, #2
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7ff fbec 	bl	8004084 <LL_ADC_GetOffsetChannel>
 80048ac:	4603      	mov	r3, r0
 80048ae:	0e9b      	lsrs	r3, r3, #26
 80048b0:	f003 021f 	and.w	r2, r3, #31
 80048b4:	e01e      	b.n	80048f4 <HAL_ADC_ConfigChannel+0x348>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2102      	movs	r1, #2
 80048bc:	4618      	mov	r0, r3
 80048be:	f7ff fbe1 	bl	8004084 <LL_ADC_GetOffsetChannel>
 80048c2:	4603      	mov	r3, r0
 80048c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80048cc:	fa93 f3a3 	rbit	r3, r3
 80048d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80048d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80048dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80048e4:	2320      	movs	r3, #32
 80048e6:	e004      	b.n	80048f2 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80048e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80048ec:	fab3 f383 	clz	r3, r3
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d105      	bne.n	800490c <HAL_ADC_ConfigChannel+0x360>
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	0e9b      	lsrs	r3, r3, #26
 8004906:	f003 031f 	and.w	r3, r3, #31
 800490a:	e016      	b.n	800493a <HAL_ADC_ConfigChannel+0x38e>
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004914:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004918:	fa93 f3a3 	rbit	r3, r3
 800491c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800491e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004920:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004924:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004928:	2b00      	cmp	r3, #0
 800492a:	d101      	bne.n	8004930 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 800492c:	2320      	movs	r3, #32
 800492e:	e004      	b.n	800493a <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8004930:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004934:	fab3 f383 	clz	r3, r3
 8004938:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800493a:	429a      	cmp	r2, r3
 800493c:	d106      	bne.n	800494c <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2200      	movs	r2, #0
 8004944:	2102      	movs	r1, #2
 8004946:	4618      	mov	r0, r3
 8004948:	f7ff fbb2 	bl	80040b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2103      	movs	r1, #3
 8004952:	4618      	mov	r0, r3
 8004954:	f7ff fb96 	bl	8004084 <LL_ADC_GetOffsetChannel>
 8004958:	4603      	mov	r3, r0
 800495a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10a      	bne.n	8004978 <HAL_ADC_ConfigChannel+0x3cc>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2103      	movs	r1, #3
 8004968:	4618      	mov	r0, r3
 800496a:	f7ff fb8b 	bl	8004084 <LL_ADC_GetOffsetChannel>
 800496e:	4603      	mov	r3, r0
 8004970:	0e9b      	lsrs	r3, r3, #26
 8004972:	f003 021f 	and.w	r2, r3, #31
 8004976:	e017      	b.n	80049a8 <HAL_ADC_ConfigChannel+0x3fc>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2103      	movs	r1, #3
 800497e:	4618      	mov	r0, r3
 8004980:	f7ff fb80 	bl	8004084 <LL_ADC_GetOffsetChannel>
 8004984:	4603      	mov	r3, r0
 8004986:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004988:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800498a:	fa93 f3a3 	rbit	r3, r3
 800498e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004990:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004992:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004994:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800499a:	2320      	movs	r3, #32
 800499c:	e003      	b.n	80049a6 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 800499e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049a0:	fab3 f383 	clz	r3, r3
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d105      	bne.n	80049c0 <HAL_ADC_ConfigChannel+0x414>
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	0e9b      	lsrs	r3, r3, #26
 80049ba:	f003 031f 	and.w	r3, r3, #31
 80049be:	e011      	b.n	80049e4 <HAL_ADC_ConfigChannel+0x438>
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049c6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049c8:	fa93 f3a3 	rbit	r3, r3
 80049cc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80049ce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049d0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80049d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d101      	bne.n	80049dc <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80049d8:	2320      	movs	r3, #32
 80049da:	e003      	b.n	80049e4 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80049dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049de:	fab3 f383 	clz	r3, r3
 80049e2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d106      	bne.n	80049f6 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2200      	movs	r2, #0
 80049ee:	2103      	movs	r1, #3
 80049f0:	4618      	mov	r0, r3
 80049f2:	f7ff fb5d 	bl	80040b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7ff fc50 	bl	80042a0 <LL_ADC_IsEnabled>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	f040 8140 	bne.w	8004c88 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6818      	ldr	r0, [r3, #0]
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	6819      	ldr	r1, [r3, #0]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	461a      	mov	r2, r3
 8004a16:	f7ff fbd1 	bl	80041bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	4a8f      	ldr	r2, [pc, #572]	; (8004c5c <HAL_ADC_ConfigChannel+0x6b0>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	f040 8131 	bne.w	8004c88 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d10b      	bne.n	8004a4e <HAL_ADC_ConfigChannel+0x4a2>
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	0e9b      	lsrs	r3, r3, #26
 8004a3c:	3301      	adds	r3, #1
 8004a3e:	f003 031f 	and.w	r3, r3, #31
 8004a42:	2b09      	cmp	r3, #9
 8004a44:	bf94      	ite	ls
 8004a46:	2301      	movls	r3, #1
 8004a48:	2300      	movhi	r3, #0
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	e019      	b.n	8004a82 <HAL_ADC_ConfigChannel+0x4d6>
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a54:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a56:	fa93 f3a3 	rbit	r3, r3
 8004a5a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004a5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a5e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004a60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8004a66:	2320      	movs	r3, #32
 8004a68:	e003      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8004a6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004a6c:	fab3 f383 	clz	r3, r3
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	3301      	adds	r3, #1
 8004a74:	f003 031f 	and.w	r3, r3, #31
 8004a78:	2b09      	cmp	r3, #9
 8004a7a:	bf94      	ite	ls
 8004a7c:	2301      	movls	r3, #1
 8004a7e:	2300      	movhi	r3, #0
 8004a80:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d079      	beq.n	8004b7a <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d107      	bne.n	8004aa2 <HAL_ADC_ConfigChannel+0x4f6>
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	0e9b      	lsrs	r3, r3, #26
 8004a98:	3301      	adds	r3, #1
 8004a9a:	069b      	lsls	r3, r3, #26
 8004a9c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004aa0:	e015      	b.n	8004ace <HAL_ADC_ConfigChannel+0x522>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004aa8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004aaa:	fa93 f3a3 	rbit	r3, r3
 8004aae:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004ab0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ab2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8004aba:	2320      	movs	r3, #32
 8004abc:	e003      	b.n	8004ac6 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8004abe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ac0:	fab3 f383 	clz	r3, r3
 8004ac4:	b2db      	uxtb	r3, r3
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	069b      	lsls	r3, r3, #26
 8004aca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d109      	bne.n	8004aee <HAL_ADC_ConfigChannel+0x542>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	0e9b      	lsrs	r3, r3, #26
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	f003 031f 	and.w	r3, r3, #31
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8004aec:	e017      	b.n	8004b1e <HAL_ADC_ConfigChannel+0x572>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004af6:	fa93 f3a3 	rbit	r3, r3
 8004afa:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004afc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004afe:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004b00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8004b06:	2320      	movs	r3, #32
 8004b08:	e003      	b.n	8004b12 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8004b0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b0c:	fab3 f383 	clz	r3, r3
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	3301      	adds	r3, #1
 8004b14:	f003 031f 	and.w	r3, r3, #31
 8004b18:	2101      	movs	r1, #1
 8004b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b1e:	ea42 0103 	orr.w	r1, r2, r3
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10a      	bne.n	8004b44 <HAL_ADC_ConfigChannel+0x598>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	0e9b      	lsrs	r3, r3, #26
 8004b34:	3301      	adds	r3, #1
 8004b36:	f003 021f 	and.w	r2, r3, #31
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	4413      	add	r3, r2
 8004b40:	051b      	lsls	r3, r3, #20
 8004b42:	e018      	b.n	8004b76 <HAL_ADC_ConfigChannel+0x5ca>
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4c:	fa93 f3a3 	rbit	r3, r3
 8004b50:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b54:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004b56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d101      	bne.n	8004b60 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8004b5c:	2320      	movs	r3, #32
 8004b5e:	e003      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8004b60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b62:	fab3 f383 	clz	r3, r3
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	3301      	adds	r3, #1
 8004b6a:	f003 021f 	and.w	r2, r3, #31
 8004b6e:	4613      	mov	r3, r2
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	4413      	add	r3, r2
 8004b74:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b76:	430b      	orrs	r3, r1
 8004b78:	e081      	b.n	8004c7e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d107      	bne.n	8004b96 <HAL_ADC_ConfigChannel+0x5ea>
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	0e9b      	lsrs	r3, r3, #26
 8004b8c:	3301      	adds	r3, #1
 8004b8e:	069b      	lsls	r3, r3, #26
 8004b90:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b94:	e015      	b.n	8004bc2 <HAL_ADC_ConfigChannel+0x616>
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b9e:	fa93 f3a3 	rbit	r3, r3
 8004ba2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004ba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004ba8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d101      	bne.n	8004bb2 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8004bae:	2320      	movs	r3, #32
 8004bb0:	e003      	b.n	8004bba <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8004bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bb4:	fab3 f383 	clz	r3, r3
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	3301      	adds	r3, #1
 8004bbc:	069b      	lsls	r3, r3, #26
 8004bbe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d109      	bne.n	8004be2 <HAL_ADC_ConfigChannel+0x636>
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	0e9b      	lsrs	r3, r3, #26
 8004bd4:	3301      	adds	r3, #1
 8004bd6:	f003 031f 	and.w	r3, r3, #31
 8004bda:	2101      	movs	r1, #1
 8004bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8004be0:	e017      	b.n	8004c12 <HAL_ADC_ConfigChannel+0x666>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be8:	6a3b      	ldr	r3, [r7, #32]
 8004bea:	fa93 f3a3 	rbit	r3, r3
 8004bee:	61fb      	str	r3, [r7, #28]
  return result;
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d101      	bne.n	8004bfe <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8004bfa:	2320      	movs	r3, #32
 8004bfc:	e003      	b.n	8004c06 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	fab3 f383 	clz	r3, r3
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	3301      	adds	r3, #1
 8004c08:	f003 031f 	and.w	r3, r3, #31
 8004c0c:	2101      	movs	r1, #1
 8004c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c12:	ea42 0103 	orr.w	r1, r2, r3
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d10d      	bne.n	8004c3e <HAL_ADC_ConfigChannel+0x692>
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	0e9b      	lsrs	r3, r3, #26
 8004c28:	3301      	adds	r3, #1
 8004c2a:	f003 021f 	and.w	r2, r3, #31
 8004c2e:	4613      	mov	r3, r2
 8004c30:	005b      	lsls	r3, r3, #1
 8004c32:	4413      	add	r3, r2
 8004c34:	3b1e      	subs	r3, #30
 8004c36:	051b      	lsls	r3, r3, #20
 8004c38:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c3c:	e01e      	b.n	8004c7c <HAL_ADC_ConfigChannel+0x6d0>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	fa93 f3a3 	rbit	r3, r3
 8004c4a:	613b      	str	r3, [r7, #16]
  return result;
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004c50:	69bb      	ldr	r3, [r7, #24]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d104      	bne.n	8004c60 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004c56:	2320      	movs	r3, #32
 8004c58:	e006      	b.n	8004c68 <HAL_ADC_ConfigChannel+0x6bc>
 8004c5a:	bf00      	nop
 8004c5c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	fab3 f383 	clz	r3, r3
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	3301      	adds	r3, #1
 8004c6a:	f003 021f 	and.w	r2, r3, #31
 8004c6e:	4613      	mov	r3, r2
 8004c70:	005b      	lsls	r3, r3, #1
 8004c72:	4413      	add	r3, r2
 8004c74:	3b1e      	subs	r3, #30
 8004c76:	051b      	lsls	r3, r3, #20
 8004c78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c7c:	430b      	orrs	r3, r1
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	6892      	ldr	r2, [r2, #8]
 8004c82:	4619      	mov	r1, r3
 8004c84:	f7ff fa6e 	bl	8004164 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	4b3d      	ldr	r3, [pc, #244]	; (8004d84 <HAL_ADC_ConfigChannel+0x7d8>)
 8004c8e:	4013      	ands	r3, r2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d06c      	beq.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004c94:	483c      	ldr	r0, [pc, #240]	; (8004d88 <HAL_ADC_ConfigChannel+0x7dc>)
 8004c96:	f7ff f9c3 	bl	8004020 <LL_ADC_GetCommonPathInternalCh>
 8004c9a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a3a      	ldr	r2, [pc, #232]	; (8004d8c <HAL_ADC_ConfigChannel+0x7e0>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d127      	bne.n	8004cf8 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ca8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004cac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d121      	bne.n	8004cf8 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a35      	ldr	r2, [pc, #212]	; (8004d90 <HAL_ADC_ConfigChannel+0x7e4>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d157      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004cbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004cc2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	482f      	ldr	r0, [pc, #188]	; (8004d88 <HAL_ADC_ConfigChannel+0x7dc>)
 8004cca:	f7ff f996 	bl	8003ffa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cce:	4b31      	ldr	r3, [pc, #196]	; (8004d94 <HAL_ADC_ConfigChannel+0x7e8>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	099b      	lsrs	r3, r3, #6
 8004cd4:	4a30      	ldr	r2, [pc, #192]	; (8004d98 <HAL_ADC_ConfigChannel+0x7ec>)
 8004cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cda:	099b      	lsrs	r3, r3, #6
 8004cdc:	1c5a      	adds	r2, r3, #1
 8004cde:	4613      	mov	r3, r2
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	4413      	add	r3, r2
 8004ce4:	009b      	lsls	r3, r3, #2
 8004ce6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004ce8:	e002      	b.n	8004cf0 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1f9      	bne.n	8004cea <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004cf6:	e03a      	b.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a27      	ldr	r2, [pc, #156]	; (8004d9c <HAL_ADC_ConfigChannel+0x7f0>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d113      	bne.n	8004d2a <HAL_ADC_ConfigChannel+0x77e>
 8004d02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10d      	bne.n	8004d2a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a1f      	ldr	r2, [pc, #124]	; (8004d90 <HAL_ADC_ConfigChannel+0x7e4>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d12a      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d20:	4619      	mov	r1, r3
 8004d22:	4819      	ldr	r0, [pc, #100]	; (8004d88 <HAL_ADC_ConfigChannel+0x7dc>)
 8004d24:	f7ff f969 	bl	8003ffa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d28:	e021      	b.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4a1c      	ldr	r2, [pc, #112]	; (8004da0 <HAL_ADC_ConfigChannel+0x7f4>)
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d11c      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004d34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d116      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a12      	ldr	r2, [pc, #72]	; (8004d90 <HAL_ADC_ConfigChannel+0x7e4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d111      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004d52:	4619      	mov	r1, r3
 8004d54:	480c      	ldr	r0, [pc, #48]	; (8004d88 <HAL_ADC_ConfigChannel+0x7dc>)
 8004d56:	f7ff f950 	bl	8003ffa <LL_ADC_SetCommonPathInternalCh>
 8004d5a:	e008      	b.n	8004d6e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d60:	f043 0220 	orr.w	r2, r3, #32
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8004d76:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	37d8      	adds	r7, #216	; 0xd8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	80080000 	.word	0x80080000
 8004d88:	50040300 	.word	0x50040300
 8004d8c:	c7520000 	.word	0xc7520000
 8004d90:	50040000 	.word	0x50040000
 8004d94:	20000014 	.word	0x20000014
 8004d98:	053e2d63 	.word	0x053e2d63
 8004d9c:	cb840000 	.word	0xcb840000
 8004da0:	80000001 	.word	0x80000001

08004da4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e0ed      	b.n	8004f92 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d102      	bne.n	8004dc8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f7fe f91c 	bl	8003000 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f042 0201 	orr.w	r2, r2, #1
 8004dd6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004dd8:	f7ff f8cc 	bl	8003f74 <HAL_GetTick>
 8004ddc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004dde:	e012      	b.n	8004e06 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004de0:	f7ff f8c8 	bl	8003f74 <HAL_GetTick>
 8004de4:	4602      	mov	r2, r0
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	2b0a      	cmp	r3, #10
 8004dec:	d90b      	bls.n	8004e06 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2205      	movs	r2, #5
 8004dfe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e0c5      	b.n	8004f92 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f003 0301 	and.w	r3, r3, #1
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d0e5      	beq.n	8004de0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 0202 	bic.w	r2, r2, #2
 8004e22:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e24:	f7ff f8a6 	bl	8003f74 <HAL_GetTick>
 8004e28:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004e2a:	e012      	b.n	8004e52 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004e2c:	f7ff f8a2 	bl	8003f74 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b0a      	cmp	r3, #10
 8004e38:	d90b      	bls.n	8004e52 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2205      	movs	r2, #5
 8004e4a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e09f      	b.n	8004f92 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	f003 0302 	and.w	r3, r3, #2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d1e5      	bne.n	8004e2c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	7e1b      	ldrb	r3, [r3, #24]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d108      	bne.n	8004e7a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004e76:	601a      	str	r2, [r3, #0]
 8004e78:	e007      	b.n	8004e8a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	7e5b      	ldrb	r3, [r3, #25]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d108      	bne.n	8004ea4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681a      	ldr	r2, [r3, #0]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ea0:	601a      	str	r2, [r3, #0]
 8004ea2:	e007      	b.n	8004eb4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eb2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	7e9b      	ldrb	r3, [r3, #26]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d108      	bne.n	8004ece <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f042 0220 	orr.w	r2, r2, #32
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	e007      	b.n	8004ede <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 0220 	bic.w	r2, r2, #32
 8004edc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	7edb      	ldrb	r3, [r3, #27]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d108      	bne.n	8004ef8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 0210 	bic.w	r2, r2, #16
 8004ef4:	601a      	str	r2, [r3, #0]
 8004ef6:	e007      	b.n	8004f08 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f042 0210 	orr.w	r2, r2, #16
 8004f06:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	7f1b      	ldrb	r3, [r3, #28]
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	d108      	bne.n	8004f22 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0208 	orr.w	r2, r2, #8
 8004f1e:	601a      	str	r2, [r3, #0]
 8004f20:	e007      	b.n	8004f32 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 0208 	bic.w	r2, r2, #8
 8004f30:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	7f5b      	ldrb	r3, [r3, #29]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d108      	bne.n	8004f4c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f042 0204 	orr.w	r2, r2, #4
 8004f48:	601a      	str	r2, [r3, #0]
 8004f4a:	e007      	b.n	8004f5c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f022 0204 	bic.w	r2, r2, #4
 8004f5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689a      	ldr	r2, [r3, #8]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	68db      	ldr	r3, [r3, #12]
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	695b      	ldr	r3, [r3, #20]
 8004f70:	ea42 0103 	orr.w	r1, r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	1e5a      	subs	r2, r3, #1
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2200      	movs	r2, #0
 8004f86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f003 0307 	and.w	r3, r3, #7
 8004faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fac:	4b0c      	ldr	r3, [pc, #48]	; (8004fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004fb8:	4013      	ands	r3, r2
 8004fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004fc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004fc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004fce:	4a04      	ldr	r2, [pc, #16]	; (8004fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	60d3      	str	r3, [r2, #12]
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr
 8004fe0:	e000ed00 	.word	0xe000ed00

08004fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004fe8:	4b04      	ldr	r3, [pc, #16]	; (8004ffc <__NVIC_GetPriorityGrouping+0x18>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	0a1b      	lsrs	r3, r3, #8
 8004fee:	f003 0307 	and.w	r3, r3, #7
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr
 8004ffc:	e000ed00 	.word	0xe000ed00

08005000 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	4603      	mov	r3, r0
 8005008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800500a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800500e:	2b00      	cmp	r3, #0
 8005010:	db0b      	blt.n	800502a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005012:	79fb      	ldrb	r3, [r7, #7]
 8005014:	f003 021f 	and.w	r2, r3, #31
 8005018:	4907      	ldr	r1, [pc, #28]	; (8005038 <__NVIC_EnableIRQ+0x38>)
 800501a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800501e:	095b      	lsrs	r3, r3, #5
 8005020:	2001      	movs	r0, #1
 8005022:	fa00 f202 	lsl.w	r2, r0, r2
 8005026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800502a:	bf00      	nop
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr
 8005036:	bf00      	nop
 8005038:	e000e100 	.word	0xe000e100

0800503c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	4603      	mov	r3, r0
 8005044:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800504a:	2b00      	cmp	r3, #0
 800504c:	db12      	blt.n	8005074 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	f003 021f 	and.w	r2, r3, #31
 8005054:	490a      	ldr	r1, [pc, #40]	; (8005080 <__NVIC_DisableIRQ+0x44>)
 8005056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800505a:	095b      	lsrs	r3, r3, #5
 800505c:	2001      	movs	r0, #1
 800505e:	fa00 f202 	lsl.w	r2, r0, r2
 8005062:	3320      	adds	r3, #32
 8005064:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005068:	f3bf 8f4f 	dsb	sy
}
 800506c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800506e:	f3bf 8f6f 	isb	sy
}
 8005072:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr
 8005080:	e000e100 	.word	0xe000e100

08005084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	4603      	mov	r3, r0
 800508c:	6039      	str	r1, [r7, #0]
 800508e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005094:	2b00      	cmp	r3, #0
 8005096:	db0a      	blt.n	80050ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	b2da      	uxtb	r2, r3
 800509c:	490c      	ldr	r1, [pc, #48]	; (80050d0 <__NVIC_SetPriority+0x4c>)
 800509e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050a2:	0112      	lsls	r2, r2, #4
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	440b      	add	r3, r1
 80050a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80050ac:	e00a      	b.n	80050c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	4908      	ldr	r1, [pc, #32]	; (80050d4 <__NVIC_SetPriority+0x50>)
 80050b4:	79fb      	ldrb	r3, [r7, #7]
 80050b6:	f003 030f 	and.w	r3, r3, #15
 80050ba:	3b04      	subs	r3, #4
 80050bc:	0112      	lsls	r2, r2, #4
 80050be:	b2d2      	uxtb	r2, r2
 80050c0:	440b      	add	r3, r1
 80050c2:	761a      	strb	r2, [r3, #24]
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr
 80050d0:	e000e100 	.word	0xe000e100
 80050d4:	e000ed00 	.word	0xe000ed00

080050d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050d8:	b480      	push	{r7}
 80050da:	b089      	sub	sp, #36	; 0x24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f003 0307 	and.w	r3, r3, #7
 80050ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	f1c3 0307 	rsb	r3, r3, #7
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	bf28      	it	cs
 80050f6:	2304      	movcs	r3, #4
 80050f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	3304      	adds	r3, #4
 80050fe:	2b06      	cmp	r3, #6
 8005100:	d902      	bls.n	8005108 <NVIC_EncodePriority+0x30>
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	3b03      	subs	r3, #3
 8005106:	e000      	b.n	800510a <NVIC_EncodePriority+0x32>
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800510c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	fa02 f303 	lsl.w	r3, r2, r3
 8005116:	43da      	mvns	r2, r3
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	401a      	ands	r2, r3
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005120:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	fa01 f303 	lsl.w	r3, r1, r3
 800512a:	43d9      	mvns	r1, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005130:	4313      	orrs	r3, r2
         );
}
 8005132:	4618      	mov	r0, r3
 8005134:	3724      	adds	r7, #36	; 0x24
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
	...

08005140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	3b01      	subs	r3, #1
 800514c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005150:	d301      	bcc.n	8005156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005152:	2301      	movs	r3, #1
 8005154:	e00f      	b.n	8005176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005156:	4a0a      	ldr	r2, [pc, #40]	; (8005180 <SysTick_Config+0x40>)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	3b01      	subs	r3, #1
 800515c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800515e:	210f      	movs	r1, #15
 8005160:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005164:	f7ff ff8e 	bl	8005084 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005168:	4b05      	ldr	r3, [pc, #20]	; (8005180 <SysTick_Config+0x40>)
 800516a:	2200      	movs	r2, #0
 800516c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800516e:	4b04      	ldr	r3, [pc, #16]	; (8005180 <SysTick_Config+0x40>)
 8005170:	2207      	movs	r2, #7
 8005172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3708      	adds	r7, #8
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	e000e010 	.word	0xe000e010

08005184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f7ff ff05 	bl	8004f9c <__NVIC_SetPriorityGrouping>
}
 8005192:	bf00      	nop
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800519a:	b580      	push	{r7, lr}
 800519c:	b086      	sub	sp, #24
 800519e:	af00      	add	r7, sp, #0
 80051a0:	4603      	mov	r3, r0
 80051a2:	60b9      	str	r1, [r7, #8]
 80051a4:	607a      	str	r2, [r7, #4]
 80051a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80051a8:	2300      	movs	r3, #0
 80051aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80051ac:	f7ff ff1a 	bl	8004fe4 <__NVIC_GetPriorityGrouping>
 80051b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	68b9      	ldr	r1, [r7, #8]
 80051b6:	6978      	ldr	r0, [r7, #20]
 80051b8:	f7ff ff8e 	bl	80050d8 <NVIC_EncodePriority>
 80051bc:	4602      	mov	r2, r0
 80051be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051c2:	4611      	mov	r1, r2
 80051c4:	4618      	mov	r0, r3
 80051c6:	f7ff ff5d 	bl	8005084 <__NVIC_SetPriority>
}
 80051ca:	bf00      	nop
 80051cc:	3718      	adds	r7, #24
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b082      	sub	sp, #8
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	4603      	mov	r3, r0
 80051da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7ff ff0d 	bl	8005000 <__NVIC_EnableIRQ>
}
 80051e6:	bf00      	nop
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b082      	sub	sp, #8
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	4603      	mov	r3, r0
 80051f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80051f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7ff ff1d 	bl	800503c <__NVIC_DisableIRQ>
}
 8005202:	bf00      	nop
 8005204:	3708      	adds	r7, #8
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b082      	sub	sp, #8
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f7ff ff94 	bl	8005140 <SysTick_Config>
 8005218:	4603      	mov	r3, r0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
	...

08005224 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800522e:	2300      	movs	r3, #0
 8005230:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005232:	e166      	b.n	8005502 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	2101      	movs	r1, #1
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	fa01 f303 	lsl.w	r3, r1, r3
 8005240:	4013      	ands	r3, r2
 8005242:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2b00      	cmp	r3, #0
 8005248:	f000 8158 	beq.w	80054fc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f003 0303 	and.w	r3, r3, #3
 8005254:	2b01      	cmp	r3, #1
 8005256:	d005      	beq.n	8005264 <HAL_GPIO_Init+0x40>
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	f003 0303 	and.w	r3, r3, #3
 8005260:	2b02      	cmp	r3, #2
 8005262:	d130      	bne.n	80052c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	005b      	lsls	r3, r3, #1
 800526e:	2203      	movs	r2, #3
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	43db      	mvns	r3, r3
 8005276:	693a      	ldr	r2, [r7, #16]
 8005278:	4013      	ands	r3, r2
 800527a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68da      	ldr	r2, [r3, #12]
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	005b      	lsls	r3, r3, #1
 8005284:	fa02 f303 	lsl.w	r3, r2, r3
 8005288:	693a      	ldr	r2, [r7, #16]
 800528a:	4313      	orrs	r3, r2
 800528c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	693a      	ldr	r2, [r7, #16]
 8005292:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800529a:	2201      	movs	r2, #1
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	fa02 f303 	lsl.w	r3, r2, r3
 80052a2:	43db      	mvns	r3, r3
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	4013      	ands	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	685b      	ldr	r3, [r3, #4]
 80052ae:	091b      	lsrs	r3, r3, #4
 80052b0:	f003 0201 	and.w	r2, r3, #1
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	4313      	orrs	r3, r2
 80052be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	693a      	ldr	r2, [r7, #16]
 80052c4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f003 0303 	and.w	r3, r3, #3
 80052ce:	2b03      	cmp	r3, #3
 80052d0:	d017      	beq.n	8005302 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	005b      	lsls	r3, r3, #1
 80052dc:	2203      	movs	r2, #3
 80052de:	fa02 f303 	lsl.w	r3, r2, r3
 80052e2:	43db      	mvns	r3, r3
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	4013      	ands	r3, r2
 80052e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	689a      	ldr	r2, [r3, #8]
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	fa02 f303 	lsl.w	r3, r2, r3
 80052f6:	693a      	ldr	r2, [r7, #16]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f003 0303 	and.w	r3, r3, #3
 800530a:	2b02      	cmp	r3, #2
 800530c:	d123      	bne.n	8005356 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	08da      	lsrs	r2, r3, #3
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	3208      	adds	r2, #8
 8005316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800531a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800531c:	697b      	ldr	r3, [r7, #20]
 800531e:	f003 0307 	and.w	r3, r3, #7
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	220f      	movs	r2, #15
 8005326:	fa02 f303 	lsl.w	r3, r2, r3
 800532a:	43db      	mvns	r3, r3
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	4013      	ands	r3, r2
 8005330:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	691a      	ldr	r2, [r3, #16]
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	f003 0307 	and.w	r3, r3, #7
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	fa02 f303 	lsl.w	r3, r2, r3
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	4313      	orrs	r3, r2
 8005346:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	08da      	lsrs	r2, r3, #3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	3208      	adds	r2, #8
 8005350:	6939      	ldr	r1, [r7, #16]
 8005352:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	005b      	lsls	r3, r3, #1
 8005360:	2203      	movs	r2, #3
 8005362:	fa02 f303 	lsl.w	r3, r2, r3
 8005366:	43db      	mvns	r3, r3
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	4013      	ands	r3, r2
 800536c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	f003 0203 	and.w	r2, r3, #3
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	005b      	lsls	r3, r3, #1
 800537a:	fa02 f303 	lsl.w	r3, r2, r3
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	4313      	orrs	r3, r2
 8005382:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	693a      	ldr	r2, [r7, #16]
 8005388:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005392:	2b00      	cmp	r3, #0
 8005394:	f000 80b2 	beq.w	80054fc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005398:	4b61      	ldr	r3, [pc, #388]	; (8005520 <HAL_GPIO_Init+0x2fc>)
 800539a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800539c:	4a60      	ldr	r2, [pc, #384]	; (8005520 <HAL_GPIO_Init+0x2fc>)
 800539e:	f043 0301 	orr.w	r3, r3, #1
 80053a2:	6613      	str	r3, [r2, #96]	; 0x60
 80053a4:	4b5e      	ldr	r3, [pc, #376]	; (8005520 <HAL_GPIO_Init+0x2fc>)
 80053a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80053a8:	f003 0301 	and.w	r3, r3, #1
 80053ac:	60bb      	str	r3, [r7, #8]
 80053ae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80053b0:	4a5c      	ldr	r2, [pc, #368]	; (8005524 <HAL_GPIO_Init+0x300>)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	089b      	lsrs	r3, r3, #2
 80053b6:	3302      	adds	r3, #2
 80053b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053bc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f003 0303 	and.w	r3, r3, #3
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	220f      	movs	r2, #15
 80053c8:	fa02 f303 	lsl.w	r3, r2, r3
 80053cc:	43db      	mvns	r3, r3
 80053ce:	693a      	ldr	r2, [r7, #16]
 80053d0:	4013      	ands	r3, r2
 80053d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80053da:	d02b      	beq.n	8005434 <HAL_GPIO_Init+0x210>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a52      	ldr	r2, [pc, #328]	; (8005528 <HAL_GPIO_Init+0x304>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d025      	beq.n	8005430 <HAL_GPIO_Init+0x20c>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a51      	ldr	r2, [pc, #324]	; (800552c <HAL_GPIO_Init+0x308>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d01f      	beq.n	800542c <HAL_GPIO_Init+0x208>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a50      	ldr	r2, [pc, #320]	; (8005530 <HAL_GPIO_Init+0x30c>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d019      	beq.n	8005428 <HAL_GPIO_Init+0x204>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a4f      	ldr	r2, [pc, #316]	; (8005534 <HAL_GPIO_Init+0x310>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d013      	beq.n	8005424 <HAL_GPIO_Init+0x200>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a4e      	ldr	r2, [pc, #312]	; (8005538 <HAL_GPIO_Init+0x314>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d00d      	beq.n	8005420 <HAL_GPIO_Init+0x1fc>
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	4a4d      	ldr	r2, [pc, #308]	; (800553c <HAL_GPIO_Init+0x318>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d007      	beq.n	800541c <HAL_GPIO_Init+0x1f8>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	4a4c      	ldr	r2, [pc, #304]	; (8005540 <HAL_GPIO_Init+0x31c>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d101      	bne.n	8005418 <HAL_GPIO_Init+0x1f4>
 8005414:	2307      	movs	r3, #7
 8005416:	e00e      	b.n	8005436 <HAL_GPIO_Init+0x212>
 8005418:	2308      	movs	r3, #8
 800541a:	e00c      	b.n	8005436 <HAL_GPIO_Init+0x212>
 800541c:	2306      	movs	r3, #6
 800541e:	e00a      	b.n	8005436 <HAL_GPIO_Init+0x212>
 8005420:	2305      	movs	r3, #5
 8005422:	e008      	b.n	8005436 <HAL_GPIO_Init+0x212>
 8005424:	2304      	movs	r3, #4
 8005426:	e006      	b.n	8005436 <HAL_GPIO_Init+0x212>
 8005428:	2303      	movs	r3, #3
 800542a:	e004      	b.n	8005436 <HAL_GPIO_Init+0x212>
 800542c:	2302      	movs	r3, #2
 800542e:	e002      	b.n	8005436 <HAL_GPIO_Init+0x212>
 8005430:	2301      	movs	r3, #1
 8005432:	e000      	b.n	8005436 <HAL_GPIO_Init+0x212>
 8005434:	2300      	movs	r3, #0
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	f002 0203 	and.w	r2, r2, #3
 800543c:	0092      	lsls	r2, r2, #2
 800543e:	4093      	lsls	r3, r2
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005446:	4937      	ldr	r1, [pc, #220]	; (8005524 <HAL_GPIO_Init+0x300>)
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	089b      	lsrs	r3, r3, #2
 800544c:	3302      	adds	r3, #2
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005454:	4b3b      	ldr	r3, [pc, #236]	; (8005544 <HAL_GPIO_Init+0x320>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	43db      	mvns	r3, r3
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	4013      	ands	r3, r2
 8005462:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	4313      	orrs	r3, r2
 8005476:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005478:	4a32      	ldr	r2, [pc, #200]	; (8005544 <HAL_GPIO_Init+0x320>)
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800547e:	4b31      	ldr	r3, [pc, #196]	; (8005544 <HAL_GPIO_Init+0x320>)
 8005480:	68db      	ldr	r3, [r3, #12]
 8005482:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	43db      	mvns	r3, r3
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	4013      	ands	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d003      	beq.n	80054a2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	4313      	orrs	r3, r2
 80054a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80054a2:	4a28      	ldr	r2, [pc, #160]	; (8005544 <HAL_GPIO_Init+0x320>)
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80054a8:	4b26      	ldr	r3, [pc, #152]	; (8005544 <HAL_GPIO_Init+0x320>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	43db      	mvns	r3, r3
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4013      	ands	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d003      	beq.n	80054cc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80054cc:	4a1d      	ldr	r2, [pc, #116]	; (8005544 <HAL_GPIO_Init+0x320>)
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80054d2:	4b1c      	ldr	r3, [pc, #112]	; (8005544 <HAL_GPIO_Init+0x320>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	43db      	mvns	r3, r3
 80054dc:	693a      	ldr	r2, [r7, #16]
 80054de:	4013      	ands	r3, r2
 80054e0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d003      	beq.n	80054f6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80054f6:	4a13      	ldr	r2, [pc, #76]	; (8005544 <HAL_GPIO_Init+0x320>)
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	3301      	adds	r3, #1
 8005500:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	fa22 f303 	lsr.w	r3, r2, r3
 800550c:	2b00      	cmp	r3, #0
 800550e:	f47f ae91 	bne.w	8005234 <HAL_GPIO_Init+0x10>
  }
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	371c      	adds	r7, #28
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr
 8005520:	40021000 	.word	0x40021000
 8005524:	40010000 	.word	0x40010000
 8005528:	48000400 	.word	0x48000400
 800552c:	48000800 	.word	0x48000800
 8005530:	48000c00 	.word	0x48000c00
 8005534:	48001000 	.word	0x48001000
 8005538:	48001400 	.word	0x48001400
 800553c:	48001800 	.word	0x48001800
 8005540:	48001c00 	.word	0x48001c00
 8005544:	40010400 	.word	0x40010400

08005548 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	460b      	mov	r3, r1
 8005552:	807b      	strh	r3, [r7, #2]
 8005554:	4613      	mov	r3, r2
 8005556:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005558:	787b      	ldrb	r3, [r7, #1]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d003      	beq.n	8005566 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800555e:	887a      	ldrh	r2, [r7, #2]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005564:	e002      	b.n	800556c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005566:	887a      	ldrh	r2, [r7, #2]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	4603      	mov	r3, r0
 8005580:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005582:	4b08      	ldr	r3, [pc, #32]	; (80055a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005584:	695a      	ldr	r2, [r3, #20]
 8005586:	88fb      	ldrh	r3, [r7, #6]
 8005588:	4013      	ands	r3, r2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d006      	beq.n	800559c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800558e:	4a05      	ldr	r2, [pc, #20]	; (80055a4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005590:	88fb      	ldrh	r3, [r7, #6]
 8005592:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005594:	88fb      	ldrh	r3, [r7, #6]
 8005596:	4618      	mov	r0, r3
 8005598:	f000 f806 	bl	80055a8 <HAL_GPIO_EXTI_Callback>
  }
}
 800559c:	bf00      	nop
 800559e:	3708      	adds	r7, #8
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	40010400 	.word	0x40010400

080055a8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	4603      	mov	r3, r0
 80055b0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80055b2:	bf00      	nop
 80055b4:	370c      	adds	r7, #12
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
	...

080055c0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80055c0:	b480      	push	{r7}
 80055c2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80055c4:	4b05      	ldr	r3, [pc, #20]	; (80055dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a04      	ldr	r2, [pc, #16]	; (80055dc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80055ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055ce:	6013      	str	r3, [r2, #0]
}
 80055d0:	bf00      	nop
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	40007000 	.word	0x40007000

080055e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80055e0:	b480      	push	{r7}
 80055e2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80055e4:	4b0d      	ldr	r3, [pc, #52]	; (800561c <HAL_PWREx_GetVoltageRange+0x3c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80055ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055f0:	d102      	bne.n	80055f8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80055f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80055f6:	e00b      	b.n	8005610 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80055f8:	4b08      	ldr	r3, [pc, #32]	; (800561c <HAL_PWREx_GetVoltageRange+0x3c>)
 80055fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005606:	d102      	bne.n	800560e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005608:	f44f 7300 	mov.w	r3, #512	; 0x200
 800560c:	e000      	b.n	8005610 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800560e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005610:	4618      	mov	r0, r3
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	40007000 	.word	0x40007000

08005620 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d141      	bne.n	80056b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800562e:	4b4b      	ldr	r3, [pc, #300]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005636:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800563a:	d131      	bne.n	80056a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800563c:	4b47      	ldr	r3, [pc, #284]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800563e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005642:	4a46      	ldr	r2, [pc, #280]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005644:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005648:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800564c:	4b43      	ldr	r3, [pc, #268]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005654:	4a41      	ldr	r2, [pc, #260]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005656:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800565a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800565c:	4b40      	ldr	r3, [pc, #256]	; (8005760 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2232      	movs	r2, #50	; 0x32
 8005662:	fb02 f303 	mul.w	r3, r2, r3
 8005666:	4a3f      	ldr	r2, [pc, #252]	; (8005764 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005668:	fba2 2303 	umull	r2, r3, r2, r3
 800566c:	0c9b      	lsrs	r3, r3, #18
 800566e:	3301      	adds	r3, #1
 8005670:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005672:	e002      	b.n	800567a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	3b01      	subs	r3, #1
 8005678:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800567a:	4b38      	ldr	r3, [pc, #224]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005682:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005686:	d102      	bne.n	800568e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1f2      	bne.n	8005674 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800568e:	4b33      	ldr	r3, [pc, #204]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005696:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800569a:	d158      	bne.n	800574e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e057      	b.n	8005750 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056a0:	4b2e      	ldr	r3, [pc, #184]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056a6:	4a2d      	ldr	r2, [pc, #180]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80056ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80056b0:	e04d      	b.n	800574e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056b8:	d141      	bne.n	800573e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80056ba:	4b28      	ldr	r3, [pc, #160]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80056c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056c6:	d131      	bne.n	800572c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80056c8:	4b24      	ldr	r3, [pc, #144]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056ce:	4a23      	ldr	r2, [pc, #140]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80056d8:	4b20      	ldr	r3, [pc, #128]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80056e0:	4a1e      	ldr	r2, [pc, #120]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80056e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80056e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80056e8:	4b1d      	ldr	r3, [pc, #116]	; (8005760 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2232      	movs	r2, #50	; 0x32
 80056ee:	fb02 f303 	mul.w	r3, r2, r3
 80056f2:	4a1c      	ldr	r2, [pc, #112]	; (8005764 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80056f4:	fba2 2303 	umull	r2, r3, r2, r3
 80056f8:	0c9b      	lsrs	r3, r3, #18
 80056fa:	3301      	adds	r3, #1
 80056fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80056fe:	e002      	b.n	8005706 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	3b01      	subs	r3, #1
 8005704:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005706:	4b15      	ldr	r3, [pc, #84]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800570e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005712:	d102      	bne.n	800571a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1f2      	bne.n	8005700 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800571a:	4b10      	ldr	r3, [pc, #64]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800571c:	695b      	ldr	r3, [r3, #20]
 800571e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005726:	d112      	bne.n	800574e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e011      	b.n	8005750 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800572c:	4b0b      	ldr	r3, [pc, #44]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800572e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005732:	4a0a      	ldr	r2, [pc, #40]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005738:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800573c:	e007      	b.n	800574e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800573e:	4b07      	ldr	r3, [pc, #28]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005746:	4a05      	ldr	r2, [pc, #20]	; (800575c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005748:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800574c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800574e:	2300      	movs	r3, #0
}
 8005750:	4618      	mov	r0, r3
 8005752:	3714      	adds	r7, #20
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr
 800575c:	40007000 	.word	0x40007000
 8005760:	20000014 	.word	0x20000014
 8005764:	431bde83 	.word	0x431bde83

08005768 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005768:	b480      	push	{r7}
 800576a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800576c:	4b05      	ldr	r3, [pc, #20]	; (8005784 <HAL_PWREx_EnableVddIO2+0x1c>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	4a04      	ldr	r2, [pc, #16]	; (8005784 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005772:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005776:	6053      	str	r3, [r2, #4]
}
 8005778:	bf00      	nop
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr
 8005782:	bf00      	nop
 8005784:	40007000 	.word	0x40007000

08005788 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b088      	sub	sp, #32
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d102      	bne.n	800579c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	f000 bc08 	b.w	8005fac <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800579c:	4b96      	ldr	r3, [pc, #600]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	f003 030c 	and.w	r3, r3, #12
 80057a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057a6:	4b94      	ldr	r3, [pc, #592]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f003 0303 	and.w	r3, r3, #3
 80057ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0310 	and.w	r3, r3, #16
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 80e4 	beq.w	8005986 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d007      	beq.n	80057d4 <HAL_RCC_OscConfig+0x4c>
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	2b0c      	cmp	r3, #12
 80057c8:	f040 808b 	bne.w	80058e2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	f040 8087 	bne.w	80058e2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80057d4:	4b88      	ldr	r3, [pc, #544]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0302 	and.w	r3, r3, #2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <HAL_RCC_OscConfig+0x64>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	e3df      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a1a      	ldr	r2, [r3, #32]
 80057f0:	4b81      	ldr	r3, [pc, #516]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0308 	and.w	r3, r3, #8
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d004      	beq.n	8005806 <HAL_RCC_OscConfig+0x7e>
 80057fc:	4b7e      	ldr	r3, [pc, #504]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005804:	e005      	b.n	8005812 <HAL_RCC_OscConfig+0x8a>
 8005806:	4b7c      	ldr	r3, [pc, #496]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005808:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800580c:	091b      	lsrs	r3, r3, #4
 800580e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005812:	4293      	cmp	r3, r2
 8005814:	d223      	bcs.n	800585e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	4618      	mov	r0, r3
 800581c:	f000 fdcc 	bl	80063b8 <RCC_SetFlashLatencyFromMSIRange>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e3c0      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800582a:	4b73      	ldr	r3, [pc, #460]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a72      	ldr	r2, [pc, #456]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005830:	f043 0308 	orr.w	r3, r3, #8
 8005834:	6013      	str	r3, [r2, #0]
 8005836:	4b70      	ldr	r3, [pc, #448]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	496d      	ldr	r1, [pc, #436]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005844:	4313      	orrs	r3, r2
 8005846:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005848:	4b6b      	ldr	r3, [pc, #428]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	69db      	ldr	r3, [r3, #28]
 8005854:	021b      	lsls	r3, r3, #8
 8005856:	4968      	ldr	r1, [pc, #416]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005858:	4313      	orrs	r3, r2
 800585a:	604b      	str	r3, [r1, #4]
 800585c:	e025      	b.n	80058aa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800585e:	4b66      	ldr	r3, [pc, #408]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a65      	ldr	r2, [pc, #404]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005864:	f043 0308 	orr.w	r3, r3, #8
 8005868:	6013      	str	r3, [r2, #0]
 800586a:	4b63      	ldr	r3, [pc, #396]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	4960      	ldr	r1, [pc, #384]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005878:	4313      	orrs	r3, r2
 800587a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800587c:	4b5e      	ldr	r3, [pc, #376]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	69db      	ldr	r3, [r3, #28]
 8005888:	021b      	lsls	r3, r3, #8
 800588a:	495b      	ldr	r1, [pc, #364]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800588c:	4313      	orrs	r3, r2
 800588e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d109      	bne.n	80058aa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6a1b      	ldr	r3, [r3, #32]
 800589a:	4618      	mov	r0, r3
 800589c:	f000 fd8c 	bl	80063b8 <RCC_SetFlashLatencyFromMSIRange>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d001      	beq.n	80058aa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e380      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058aa:	f000 fcc1 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80058ae:	4602      	mov	r2, r0
 80058b0:	4b51      	ldr	r3, [pc, #324]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80058b2:	689b      	ldr	r3, [r3, #8]
 80058b4:	091b      	lsrs	r3, r3, #4
 80058b6:	f003 030f 	and.w	r3, r3, #15
 80058ba:	4950      	ldr	r1, [pc, #320]	; (80059fc <HAL_RCC_OscConfig+0x274>)
 80058bc:	5ccb      	ldrb	r3, [r1, r3]
 80058be:	f003 031f 	and.w	r3, r3, #31
 80058c2:	fa22 f303 	lsr.w	r3, r2, r3
 80058c6:	4a4e      	ldr	r2, [pc, #312]	; (8005a00 <HAL_RCC_OscConfig+0x278>)
 80058c8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80058ca:	4b4e      	ldr	r3, [pc, #312]	; (8005a04 <HAL_RCC_OscConfig+0x27c>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7fe fb00 	bl	8003ed4 <HAL_InitTick>
 80058d4:	4603      	mov	r3, r0
 80058d6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80058d8:	7bfb      	ldrb	r3, [r7, #15]
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d052      	beq.n	8005984 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	e364      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d032      	beq.n	8005950 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80058ea:	4b43      	ldr	r3, [pc, #268]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a42      	ldr	r2, [pc, #264]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80058f0:	f043 0301 	orr.w	r3, r3, #1
 80058f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80058f6:	f7fe fb3d 	bl	8003f74 <HAL_GetTick>
 80058fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058fc:	e008      	b.n	8005910 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80058fe:	f7fe fb39 	bl	8003f74 <HAL_GetTick>
 8005902:	4602      	mov	r2, r0
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	1ad3      	subs	r3, r2, r3
 8005908:	2b02      	cmp	r3, #2
 800590a:	d901      	bls.n	8005910 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800590c:	2303      	movs	r3, #3
 800590e:	e34d      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005910:	4b39      	ldr	r3, [pc, #228]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0302 	and.w	r3, r3, #2
 8005918:	2b00      	cmp	r3, #0
 800591a:	d0f0      	beq.n	80058fe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800591c:	4b36      	ldr	r3, [pc, #216]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a35      	ldr	r2, [pc, #212]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005922:	f043 0308 	orr.w	r3, r3, #8
 8005926:	6013      	str	r3, [r2, #0]
 8005928:	4b33      	ldr	r3, [pc, #204]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a1b      	ldr	r3, [r3, #32]
 8005934:	4930      	ldr	r1, [pc, #192]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005936:	4313      	orrs	r3, r2
 8005938:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800593a:	4b2f      	ldr	r3, [pc, #188]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800593c:	685b      	ldr	r3, [r3, #4]
 800593e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	69db      	ldr	r3, [r3, #28]
 8005946:	021b      	lsls	r3, r3, #8
 8005948:	492b      	ldr	r1, [pc, #172]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 800594a:	4313      	orrs	r3, r2
 800594c:	604b      	str	r3, [r1, #4]
 800594e:	e01a      	b.n	8005986 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005950:	4b29      	ldr	r3, [pc, #164]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a28      	ldr	r2, [pc, #160]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005956:	f023 0301 	bic.w	r3, r3, #1
 800595a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800595c:	f7fe fb0a 	bl	8003f74 <HAL_GetTick>
 8005960:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005962:	e008      	b.n	8005976 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005964:	f7fe fb06 	bl	8003f74 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	693b      	ldr	r3, [r7, #16]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	2b02      	cmp	r3, #2
 8005970:	d901      	bls.n	8005976 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005972:	2303      	movs	r3, #3
 8005974:	e31a      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005976:	4b20      	ldr	r3, [pc, #128]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1f0      	bne.n	8005964 <HAL_RCC_OscConfig+0x1dc>
 8005982:	e000      	b.n	8005986 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005984:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0301 	and.w	r3, r3, #1
 800598e:	2b00      	cmp	r3, #0
 8005990:	d073      	beq.n	8005a7a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	2b08      	cmp	r3, #8
 8005996:	d005      	beq.n	80059a4 <HAL_RCC_OscConfig+0x21c>
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	2b0c      	cmp	r3, #12
 800599c:	d10e      	bne.n	80059bc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	2b03      	cmp	r3, #3
 80059a2:	d10b      	bne.n	80059bc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059a4:	4b14      	ldr	r3, [pc, #80]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d063      	beq.n	8005a78 <HAL_RCC_OscConfig+0x2f0>
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d15f      	bne.n	8005a78 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80059b8:	2301      	movs	r3, #1
 80059ba:	e2f7      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059c4:	d106      	bne.n	80059d4 <HAL_RCC_OscConfig+0x24c>
 80059c6:	4b0c      	ldr	r3, [pc, #48]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a0b      	ldr	r2, [pc, #44]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80059cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059d0:	6013      	str	r3, [r2, #0]
 80059d2:	e025      	b.n	8005a20 <HAL_RCC_OscConfig+0x298>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80059dc:	d114      	bne.n	8005a08 <HAL_RCC_OscConfig+0x280>
 80059de:	4b06      	ldr	r3, [pc, #24]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a05      	ldr	r2, [pc, #20]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80059e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059e8:	6013      	str	r3, [r2, #0]
 80059ea:	4b03      	ldr	r3, [pc, #12]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a02      	ldr	r2, [pc, #8]	; (80059f8 <HAL_RCC_OscConfig+0x270>)
 80059f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80059f4:	6013      	str	r3, [r2, #0]
 80059f6:	e013      	b.n	8005a20 <HAL_RCC_OscConfig+0x298>
 80059f8:	40021000 	.word	0x40021000
 80059fc:	0800ebb4 	.word	0x0800ebb4
 8005a00:	20000014 	.word	0x20000014
 8005a04:	20000018 	.word	0x20000018
 8005a08:	4ba0      	ldr	r3, [pc, #640]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a9f      	ldr	r2, [pc, #636]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a12:	6013      	str	r3, [r2, #0]
 8005a14:	4b9d      	ldr	r3, [pc, #628]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a9c      	ldr	r2, [pc, #624]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d013      	beq.n	8005a50 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a28:	f7fe faa4 	bl	8003f74 <HAL_GetTick>
 8005a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a2e:	e008      	b.n	8005a42 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a30:	f7fe faa0 	bl	8003f74 <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	2b64      	cmp	r3, #100	; 0x64
 8005a3c:	d901      	bls.n	8005a42 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005a3e:	2303      	movs	r3, #3
 8005a40:	e2b4      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a42:	4b92      	ldr	r3, [pc, #584]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d0f0      	beq.n	8005a30 <HAL_RCC_OscConfig+0x2a8>
 8005a4e:	e014      	b.n	8005a7a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a50:	f7fe fa90 	bl	8003f74 <HAL_GetTick>
 8005a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a56:	e008      	b.n	8005a6a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a58:	f7fe fa8c 	bl	8003f74 <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b64      	cmp	r3, #100	; 0x64
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e2a0      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a6a:	4b88      	ldr	r3, [pc, #544]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d1f0      	bne.n	8005a58 <HAL_RCC_OscConfig+0x2d0>
 8005a76:	e000      	b.n	8005a7a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 0302 	and.w	r3, r3, #2
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d060      	beq.n	8005b48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	2b04      	cmp	r3, #4
 8005a8a:	d005      	beq.n	8005a98 <HAL_RCC_OscConfig+0x310>
 8005a8c:	69bb      	ldr	r3, [r7, #24]
 8005a8e:	2b0c      	cmp	r3, #12
 8005a90:	d119      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d116      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a98:	4b7c      	ldr	r3, [pc, #496]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d005      	beq.n	8005ab0 <HAL_RCC_OscConfig+0x328>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e27d      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ab0:	4b76      	ldr	r3, [pc, #472]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	691b      	ldr	r3, [r3, #16]
 8005abc:	061b      	lsls	r3, r3, #24
 8005abe:	4973      	ldr	r1, [pc, #460]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ac4:	e040      	b.n	8005b48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d023      	beq.n	8005b16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ace:	4b6f      	ldr	r3, [pc, #444]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a6e      	ldr	r2, [pc, #440]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005ad4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ad8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ada:	f7fe fa4b 	bl	8003f74 <HAL_GetTick>
 8005ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ae0:	e008      	b.n	8005af4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ae2:	f7fe fa47 	bl	8003f74 <HAL_GetTick>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d901      	bls.n	8005af4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005af0:	2303      	movs	r3, #3
 8005af2:	e25b      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005af4:	4b65      	ldr	r3, [pc, #404]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d0f0      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b00:	4b62      	ldr	r3, [pc, #392]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	061b      	lsls	r3, r3, #24
 8005b0e:	495f      	ldr	r1, [pc, #380]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	604b      	str	r3, [r1, #4]
 8005b14:	e018      	b.n	8005b48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b16:	4b5d      	ldr	r3, [pc, #372]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a5c      	ldr	r2, [pc, #368]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b22:	f7fe fa27 	bl	8003f74 <HAL_GetTick>
 8005b26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b28:	e008      	b.n	8005b3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b2a:	f7fe fa23 	bl	8003f74 <HAL_GetTick>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	2b02      	cmp	r3, #2
 8005b36:	d901      	bls.n	8005b3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005b38:	2303      	movs	r3, #3
 8005b3a:	e237      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b3c:	4b53      	ldr	r3, [pc, #332]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d1f0      	bne.n	8005b2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0308 	and.w	r3, r3, #8
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d03c      	beq.n	8005bce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	695b      	ldr	r3, [r3, #20]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d01c      	beq.n	8005b96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b5c:	4b4b      	ldr	r3, [pc, #300]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b62:	4a4a      	ldr	r2, [pc, #296]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b64:	f043 0301 	orr.w	r3, r3, #1
 8005b68:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b6c:	f7fe fa02 	bl	8003f74 <HAL_GetTick>
 8005b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b72:	e008      	b.n	8005b86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b74:	f7fe f9fe 	bl	8003f74 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	2b02      	cmp	r3, #2
 8005b80:	d901      	bls.n	8005b86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005b82:	2303      	movs	r3, #3
 8005b84:	e212      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005b86:	4b41      	ldr	r3, [pc, #260]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b8c:	f003 0302 	and.w	r3, r3, #2
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d0ef      	beq.n	8005b74 <HAL_RCC_OscConfig+0x3ec>
 8005b94:	e01b      	b.n	8005bce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b96:	4b3d      	ldr	r3, [pc, #244]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b9c:	4a3b      	ldr	r2, [pc, #236]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005b9e:	f023 0301 	bic.w	r3, r3, #1
 8005ba2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ba6:	f7fe f9e5 	bl	8003f74 <HAL_GetTick>
 8005baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bac:	e008      	b.n	8005bc0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bae:	f7fe f9e1 	bl	8003f74 <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e1f5      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005bc0:	4b32      	ldr	r3, [pc, #200]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1ef      	bne.n	8005bae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0304 	and.w	r3, r3, #4
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f000 80a6 	beq.w	8005d28 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005be0:	4b2a      	ldr	r3, [pc, #168]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d10d      	bne.n	8005c08 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bec:	4b27      	ldr	r3, [pc, #156]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf0:	4a26      	ldr	r2, [pc, #152]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bf6:	6593      	str	r3, [r2, #88]	; 0x58
 8005bf8:	4b24      	ldr	r3, [pc, #144]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c00:	60bb      	str	r3, [r7, #8]
 8005c02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c04:	2301      	movs	r3, #1
 8005c06:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c08:	4b21      	ldr	r3, [pc, #132]	; (8005c90 <HAL_RCC_OscConfig+0x508>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d118      	bne.n	8005c46 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c14:	4b1e      	ldr	r3, [pc, #120]	; (8005c90 <HAL_RCC_OscConfig+0x508>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a1d      	ldr	r2, [pc, #116]	; (8005c90 <HAL_RCC_OscConfig+0x508>)
 8005c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c20:	f7fe f9a8 	bl	8003f74 <HAL_GetTick>
 8005c24:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c26:	e008      	b.n	8005c3a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c28:	f7fe f9a4 	bl	8003f74 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	2b02      	cmp	r3, #2
 8005c34:	d901      	bls.n	8005c3a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005c36:	2303      	movs	r3, #3
 8005c38:	e1b8      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c3a:	4b15      	ldr	r3, [pc, #84]	; (8005c90 <HAL_RCC_OscConfig+0x508>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d0f0      	beq.n	8005c28 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	689b      	ldr	r3, [r3, #8]
 8005c4a:	2b01      	cmp	r3, #1
 8005c4c:	d108      	bne.n	8005c60 <HAL_RCC_OscConfig+0x4d8>
 8005c4e:	4b0f      	ldr	r3, [pc, #60]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c54:	4a0d      	ldr	r2, [pc, #52]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005c56:	f043 0301 	orr.w	r3, r3, #1
 8005c5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c5e:	e029      	b.n	8005cb4 <HAL_RCC_OscConfig+0x52c>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	2b05      	cmp	r3, #5
 8005c66:	d115      	bne.n	8005c94 <HAL_RCC_OscConfig+0x50c>
 8005c68:	4b08      	ldr	r3, [pc, #32]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c6e:	4a07      	ldr	r2, [pc, #28]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005c70:	f043 0304 	orr.w	r3, r3, #4
 8005c74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c78:	4b04      	ldr	r3, [pc, #16]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c7e:	4a03      	ldr	r2, [pc, #12]	; (8005c8c <HAL_RCC_OscConfig+0x504>)
 8005c80:	f043 0301 	orr.w	r3, r3, #1
 8005c84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005c88:	e014      	b.n	8005cb4 <HAL_RCC_OscConfig+0x52c>
 8005c8a:	bf00      	nop
 8005c8c:	40021000 	.word	0x40021000
 8005c90:	40007000 	.word	0x40007000
 8005c94:	4b9d      	ldr	r3, [pc, #628]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c9a:	4a9c      	ldr	r2, [pc, #624]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005c9c:	f023 0301 	bic.w	r3, r3, #1
 8005ca0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005ca4:	4b99      	ldr	r3, [pc, #612]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005caa:	4a98      	ldr	r2, [pc, #608]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005cac:	f023 0304 	bic.w	r3, r3, #4
 8005cb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d016      	beq.n	8005cea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cbc:	f7fe f95a 	bl	8003f74 <HAL_GetTick>
 8005cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cc2:	e00a      	b.n	8005cda <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cc4:	f7fe f956 	bl	8003f74 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d901      	bls.n	8005cda <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	e168      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005cda:	4b8c      	ldr	r3, [pc, #560]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0ed      	beq.n	8005cc4 <HAL_RCC_OscConfig+0x53c>
 8005ce8:	e015      	b.n	8005d16 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cea:	f7fe f943 	bl	8003f74 <HAL_GetTick>
 8005cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005cf0:	e00a      	b.n	8005d08 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cf2:	f7fe f93f 	bl	8003f74 <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d901      	bls.n	8005d08 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005d04:	2303      	movs	r3, #3
 8005d06:	e151      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d08:	4b80      	ldr	r3, [pc, #512]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d1ed      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d16:	7ffb      	ldrb	r3, [r7, #31]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d105      	bne.n	8005d28 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d1c:	4b7b      	ldr	r3, [pc, #492]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d20:	4a7a      	ldr	r2, [pc, #488]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005d22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d26:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0320 	and.w	r3, r3, #32
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d03c      	beq.n	8005dae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d01c      	beq.n	8005d76 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005d3c:	4b73      	ldr	r3, [pc, #460]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005d3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d42:	4a72      	ldr	r2, [pc, #456]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005d44:	f043 0301 	orr.w	r3, r3, #1
 8005d48:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d4c:	f7fe f912 	bl	8003f74 <HAL_GetTick>
 8005d50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d52:	e008      	b.n	8005d66 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d54:	f7fe f90e 	bl	8003f74 <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e122      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005d66:	4b69      	ldr	r3, [pc, #420]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005d68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d0ef      	beq.n	8005d54 <HAL_RCC_OscConfig+0x5cc>
 8005d74:	e01b      	b.n	8005dae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005d76:	4b65      	ldr	r3, [pc, #404]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005d78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d7c:	4a63      	ldr	r2, [pc, #396]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005d7e:	f023 0301 	bic.w	r3, r3, #1
 8005d82:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d86:	f7fe f8f5 	bl	8003f74 <HAL_GetTick>
 8005d8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005d8c:	e008      	b.n	8005da0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005d8e:	f7fe f8f1 	bl	8003f74 <HAL_GetTick>
 8005d92:	4602      	mov	r2, r0
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d901      	bls.n	8005da0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e105      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005da0:	4b5a      	ldr	r3, [pc, #360]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005da2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1ef      	bne.n	8005d8e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f000 80f9 	beq.w	8005faa <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	f040 80cf 	bne.w	8005f60 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005dc2:	4b52      	ldr	r3, [pc, #328]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	f003 0203 	and.w	r2, r3, #3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d12c      	bne.n	8005e30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de0:	3b01      	subs	r3, #1
 8005de2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d123      	bne.n	8005e30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005df2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005df4:	429a      	cmp	r2, r3
 8005df6:	d11b      	bne.n	8005e30 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e02:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d113      	bne.n	8005e30 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e12:	085b      	lsrs	r3, r3, #1
 8005e14:	3b01      	subs	r3, #1
 8005e16:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d109      	bne.n	8005e30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e26:	085b      	lsrs	r3, r3, #1
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d071      	beq.n	8005f14 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	2b0c      	cmp	r3, #12
 8005e34:	d068      	beq.n	8005f08 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005e36:	4b35      	ldr	r3, [pc, #212]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d105      	bne.n	8005e4e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005e42:	4b32      	ldr	r3, [pc, #200]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d001      	beq.n	8005e52 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e0ac      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005e52:	4b2e      	ldr	r3, [pc, #184]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a2d      	ldr	r2, [pc, #180]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005e58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e5c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005e5e:	f7fe f889 	bl	8003f74 <HAL_GetTick>
 8005e62:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e64:	e008      	b.n	8005e78 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e66:	f7fe f885 	bl	8003f74 <HAL_GetTick>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	2b02      	cmp	r3, #2
 8005e72:	d901      	bls.n	8005e78 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	e099      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e78:	4b24      	ldr	r3, [pc, #144]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1f0      	bne.n	8005e66 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e84:	4b21      	ldr	r3, [pc, #132]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005e86:	68da      	ldr	r2, [r3, #12]
 8005e88:	4b21      	ldr	r3, [pc, #132]	; (8005f10 <HAL_RCC_OscConfig+0x788>)
 8005e8a:	4013      	ands	r3, r2
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e94:	3a01      	subs	r2, #1
 8005e96:	0112      	lsls	r2, r2, #4
 8005e98:	4311      	orrs	r1, r2
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005e9e:	0212      	lsls	r2, r2, #8
 8005ea0:	4311      	orrs	r1, r2
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005ea6:	0852      	lsrs	r2, r2, #1
 8005ea8:	3a01      	subs	r2, #1
 8005eaa:	0552      	lsls	r2, r2, #21
 8005eac:	4311      	orrs	r1, r2
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005eb2:	0852      	lsrs	r2, r2, #1
 8005eb4:	3a01      	subs	r2, #1
 8005eb6:	0652      	lsls	r2, r2, #25
 8005eb8:	4311      	orrs	r1, r2
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ebe:	06d2      	lsls	r2, r2, #27
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	4912      	ldr	r1, [pc, #72]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005ec8:	4b10      	ldr	r3, [pc, #64]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a0f      	ldr	r2, [pc, #60]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005ece:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ed2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ed4:	4b0d      	ldr	r3, [pc, #52]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	4a0c      	ldr	r2, [pc, #48]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005eda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ede:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005ee0:	f7fe f848 	bl	8003f74 <HAL_GetTick>
 8005ee4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ee6:	e008      	b.n	8005efa <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee8:	f7fe f844 	bl	8003f74 <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d901      	bls.n	8005efa <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e058      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005efa:	4b04      	ldr	r3, [pc, #16]	; (8005f0c <HAL_RCC_OscConfig+0x784>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d0f0      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f06:	e050      	b.n	8005faa <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e04f      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
 8005f0c:	40021000 	.word	0x40021000
 8005f10:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f14:	4b27      	ldr	r3, [pc, #156]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d144      	bne.n	8005faa <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005f20:	4b24      	ldr	r3, [pc, #144]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a23      	ldr	r2, [pc, #140]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f2a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f2c:	4b21      	ldr	r3, [pc, #132]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	4a20      	ldr	r2, [pc, #128]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f36:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005f38:	f7fe f81c 	bl	8003f74 <HAL_GetTick>
 8005f3c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f3e:	e008      	b.n	8005f52 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f40:	f7fe f818 	bl	8003f74 <HAL_GetTick>
 8005f44:	4602      	mov	r2, r0
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	1ad3      	subs	r3, r2, r3
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d901      	bls.n	8005f52 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e02c      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f52:	4b18      	ldr	r3, [pc, #96]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d0f0      	beq.n	8005f40 <HAL_RCC_OscConfig+0x7b8>
 8005f5e:	e024      	b.n	8005faa <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	2b0c      	cmp	r3, #12
 8005f64:	d01f      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f66:	4b13      	ldr	r3, [pc, #76]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a12      	ldr	r2, [pc, #72]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f6c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f72:	f7fd ffff 	bl	8003f74 <HAL_GetTick>
 8005f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f78:	e008      	b.n	8005f8c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f7a:	f7fd fffb 	bl	8003f74 <HAL_GetTick>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d901      	bls.n	8005f8c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e00f      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f8c:	4b09      	ldr	r3, [pc, #36]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1f0      	bne.n	8005f7a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005f98:	4b06      	ldr	r3, [pc, #24]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f9a:	68da      	ldr	r2, [r3, #12]
 8005f9c:	4905      	ldr	r1, [pc, #20]	; (8005fb4 <HAL_RCC_OscConfig+0x82c>)
 8005f9e:	4b06      	ldr	r3, [pc, #24]	; (8005fb8 <HAL_RCC_OscConfig+0x830>)
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	60cb      	str	r3, [r1, #12]
 8005fa4:	e001      	b.n	8005faa <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e000      	b.n	8005fac <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3720      	adds	r7, #32
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	40021000 	.word	0x40021000
 8005fb8:	feeefffc 	.word	0xfeeefffc

08005fbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b086      	sub	sp, #24
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d101      	bne.n	8005fd4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e11d      	b.n	8006210 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fd4:	4b90      	ldr	r3, [pc, #576]	; (8006218 <HAL_RCC_ClockConfig+0x25c>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 030f 	and.w	r3, r3, #15
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d910      	bls.n	8006004 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fe2:	4b8d      	ldr	r3, [pc, #564]	; (8006218 <HAL_RCC_ClockConfig+0x25c>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f023 020f 	bic.w	r2, r3, #15
 8005fea:	498b      	ldr	r1, [pc, #556]	; (8006218 <HAL_RCC_ClockConfig+0x25c>)
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ff2:	4b89      	ldr	r3, [pc, #548]	; (8006218 <HAL_RCC_ClockConfig+0x25c>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 030f 	and.w	r3, r3, #15
 8005ffa:	683a      	ldr	r2, [r7, #0]
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d001      	beq.n	8006004 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006000:	2301      	movs	r3, #1
 8006002:	e105      	b.n	8006210 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 0302 	and.w	r3, r3, #2
 800600c:	2b00      	cmp	r3, #0
 800600e:	d010      	beq.n	8006032 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	4b81      	ldr	r3, [pc, #516]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800601c:	429a      	cmp	r2, r3
 800601e:	d908      	bls.n	8006032 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006020:	4b7e      	ldr	r3, [pc, #504]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	497b      	ldr	r1, [pc, #492]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 800602e:	4313      	orrs	r3, r2
 8006030:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	2b00      	cmp	r3, #0
 800603c:	d079      	beq.n	8006132 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	2b03      	cmp	r3, #3
 8006044:	d11e      	bne.n	8006084 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006046:	4b75      	ldr	r3, [pc, #468]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d101      	bne.n	8006056 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e0dc      	b.n	8006210 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006056:	f000 fa09 	bl	800646c <RCC_GetSysClockFreqFromPLLSource>
 800605a:	4603      	mov	r3, r0
 800605c:	4a70      	ldr	r2, [pc, #448]	; (8006220 <HAL_RCC_ClockConfig+0x264>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d946      	bls.n	80060f0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006062:	4b6e      	ldr	r3, [pc, #440]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d140      	bne.n	80060f0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800606e:	4b6b      	ldr	r3, [pc, #428]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006076:	4a69      	ldr	r2, [pc, #420]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800607c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800607e:	2380      	movs	r3, #128	; 0x80
 8006080:	617b      	str	r3, [r7, #20]
 8006082:	e035      	b.n	80060f0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	2b02      	cmp	r3, #2
 800608a:	d107      	bne.n	800609c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800608c:	4b63      	ldr	r3, [pc, #396]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d115      	bne.n	80060c4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	e0b9      	b.n	8006210 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d107      	bne.n	80060b4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80060a4:	4b5d      	ldr	r3, [pc, #372]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d109      	bne.n	80060c4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e0ad      	b.n	8006210 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060b4:	4b59      	ldr	r3, [pc, #356]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d101      	bne.n	80060c4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e0a5      	b.n	8006210 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80060c4:	f000 f8b4 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80060c8:	4603      	mov	r3, r0
 80060ca:	4a55      	ldr	r2, [pc, #340]	; (8006220 <HAL_RCC_ClockConfig+0x264>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d90f      	bls.n	80060f0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80060d0:	4b52      	ldr	r3, [pc, #328]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d109      	bne.n	80060f0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80060dc:	4b4f      	ldr	r3, [pc, #316]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060e4:	4a4d      	ldr	r2, [pc, #308]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80060e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060ea:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80060ec:	2380      	movs	r3, #128	; 0x80
 80060ee:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060f0:	4b4a      	ldr	r3, [pc, #296]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	f023 0203 	bic.w	r2, r3, #3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	4947      	ldr	r1, [pc, #284]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006102:	f7fd ff37 	bl	8003f74 <HAL_GetTick>
 8006106:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006108:	e00a      	b.n	8006120 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800610a:	f7fd ff33 	bl	8003f74 <HAL_GetTick>
 800610e:	4602      	mov	r2, r0
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	1ad3      	subs	r3, r2, r3
 8006114:	f241 3288 	movw	r2, #5000	; 0x1388
 8006118:	4293      	cmp	r3, r2
 800611a:	d901      	bls.n	8006120 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800611c:	2303      	movs	r3, #3
 800611e:	e077      	b.n	8006210 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006120:	4b3e      	ldr	r3, [pc, #248]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f003 020c 	and.w	r2, r3, #12
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	429a      	cmp	r2, r3
 8006130:	d1eb      	bne.n	800610a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	2b80      	cmp	r3, #128	; 0x80
 8006136:	d105      	bne.n	8006144 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006138:	4b38      	ldr	r3, [pc, #224]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	4a37      	ldr	r2, [pc, #220]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 800613e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006142:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d010      	beq.n	8006172 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	689a      	ldr	r2, [r3, #8]
 8006154:	4b31      	ldr	r3, [pc, #196]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800615c:	429a      	cmp	r2, r3
 800615e:	d208      	bcs.n	8006172 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006160:	4b2e      	ldr	r3, [pc, #184]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	689b      	ldr	r3, [r3, #8]
 800616c:	492b      	ldr	r1, [pc, #172]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 800616e:	4313      	orrs	r3, r2
 8006170:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006172:	4b29      	ldr	r3, [pc, #164]	; (8006218 <HAL_RCC_ClockConfig+0x25c>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 030f 	and.w	r3, r3, #15
 800617a:	683a      	ldr	r2, [r7, #0]
 800617c:	429a      	cmp	r2, r3
 800617e:	d210      	bcs.n	80061a2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006180:	4b25      	ldr	r3, [pc, #148]	; (8006218 <HAL_RCC_ClockConfig+0x25c>)
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f023 020f 	bic.w	r2, r3, #15
 8006188:	4923      	ldr	r1, [pc, #140]	; (8006218 <HAL_RCC_ClockConfig+0x25c>)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	4313      	orrs	r3, r2
 800618e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006190:	4b21      	ldr	r3, [pc, #132]	; (8006218 <HAL_RCC_ClockConfig+0x25c>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 030f 	and.w	r3, r3, #15
 8006198:	683a      	ldr	r2, [r7, #0]
 800619a:	429a      	cmp	r2, r3
 800619c:	d001      	beq.n	80061a2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e036      	b.n	8006210 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0304 	and.w	r3, r3, #4
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d008      	beq.n	80061c0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061ae:	4b1b      	ldr	r3, [pc, #108]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	4918      	ldr	r1, [pc, #96]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0308 	and.w	r3, r3, #8
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d009      	beq.n	80061e0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061cc:	4b13      	ldr	r3, [pc, #76]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	00db      	lsls	r3, r3, #3
 80061da:	4910      	ldr	r1, [pc, #64]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80061e0:	f000 f826 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80061e4:	4602      	mov	r2, r0
 80061e6:	4b0d      	ldr	r3, [pc, #52]	; (800621c <HAL_RCC_ClockConfig+0x260>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	091b      	lsrs	r3, r3, #4
 80061ec:	f003 030f 	and.w	r3, r3, #15
 80061f0:	490c      	ldr	r1, [pc, #48]	; (8006224 <HAL_RCC_ClockConfig+0x268>)
 80061f2:	5ccb      	ldrb	r3, [r1, r3]
 80061f4:	f003 031f 	and.w	r3, r3, #31
 80061f8:	fa22 f303 	lsr.w	r3, r2, r3
 80061fc:	4a0a      	ldr	r2, [pc, #40]	; (8006228 <HAL_RCC_ClockConfig+0x26c>)
 80061fe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006200:	4b0a      	ldr	r3, [pc, #40]	; (800622c <HAL_RCC_ClockConfig+0x270>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4618      	mov	r0, r3
 8006206:	f7fd fe65 	bl	8003ed4 <HAL_InitTick>
 800620a:	4603      	mov	r3, r0
 800620c:	73fb      	strb	r3, [r7, #15]

  return status;
 800620e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006210:	4618      	mov	r0, r3
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}
 8006218:	40022000 	.word	0x40022000
 800621c:	40021000 	.word	0x40021000
 8006220:	04c4b400 	.word	0x04c4b400
 8006224:	0800ebb4 	.word	0x0800ebb4
 8006228:	20000014 	.word	0x20000014
 800622c:	20000018 	.word	0x20000018

08006230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006230:	b480      	push	{r7}
 8006232:	b089      	sub	sp, #36	; 0x24
 8006234:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006236:	2300      	movs	r3, #0
 8006238:	61fb      	str	r3, [r7, #28]
 800623a:	2300      	movs	r3, #0
 800623c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800623e:	4b3e      	ldr	r3, [pc, #248]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	f003 030c 	and.w	r3, r3, #12
 8006246:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006248:	4b3b      	ldr	r3, [pc, #236]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 800624a:	68db      	ldr	r3, [r3, #12]
 800624c:	f003 0303 	and.w	r3, r3, #3
 8006250:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d005      	beq.n	8006264 <HAL_RCC_GetSysClockFreq+0x34>
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	2b0c      	cmp	r3, #12
 800625c:	d121      	bne.n	80062a2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d11e      	bne.n	80062a2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006264:	4b34      	ldr	r3, [pc, #208]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f003 0308 	and.w	r3, r3, #8
 800626c:	2b00      	cmp	r3, #0
 800626e:	d107      	bne.n	8006280 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006270:	4b31      	ldr	r3, [pc, #196]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 8006272:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006276:	0a1b      	lsrs	r3, r3, #8
 8006278:	f003 030f 	and.w	r3, r3, #15
 800627c:	61fb      	str	r3, [r7, #28]
 800627e:	e005      	b.n	800628c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006280:	4b2d      	ldr	r3, [pc, #180]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	091b      	lsrs	r3, r3, #4
 8006286:	f003 030f 	and.w	r3, r3, #15
 800628a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800628c:	4a2b      	ldr	r2, [pc, #172]	; (800633c <HAL_RCC_GetSysClockFreq+0x10c>)
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006294:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10d      	bne.n	80062b8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062a0:	e00a      	b.n	80062b8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	2b04      	cmp	r3, #4
 80062a6:	d102      	bne.n	80062ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80062a8:	4b25      	ldr	r3, [pc, #148]	; (8006340 <HAL_RCC_GetSysClockFreq+0x110>)
 80062aa:	61bb      	str	r3, [r7, #24]
 80062ac:	e004      	b.n	80062b8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	2b08      	cmp	r3, #8
 80062b2:	d101      	bne.n	80062b8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80062b4:	4b23      	ldr	r3, [pc, #140]	; (8006344 <HAL_RCC_GetSysClockFreq+0x114>)
 80062b6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	2b0c      	cmp	r3, #12
 80062bc:	d134      	bne.n	8006328 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062be:	4b1e      	ldr	r3, [pc, #120]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	f003 0303 	and.w	r3, r3, #3
 80062c6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d003      	beq.n	80062d6 <HAL_RCC_GetSysClockFreq+0xa6>
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	2b03      	cmp	r3, #3
 80062d2:	d003      	beq.n	80062dc <HAL_RCC_GetSysClockFreq+0xac>
 80062d4:	e005      	b.n	80062e2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80062d6:	4b1a      	ldr	r3, [pc, #104]	; (8006340 <HAL_RCC_GetSysClockFreq+0x110>)
 80062d8:	617b      	str	r3, [r7, #20]
      break;
 80062da:	e005      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80062dc:	4b19      	ldr	r3, [pc, #100]	; (8006344 <HAL_RCC_GetSysClockFreq+0x114>)
 80062de:	617b      	str	r3, [r7, #20]
      break;
 80062e0:	e002      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	617b      	str	r3, [r7, #20]
      break;
 80062e6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062e8:	4b13      	ldr	r3, [pc, #76]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	091b      	lsrs	r3, r3, #4
 80062ee:	f003 030f 	and.w	r3, r3, #15
 80062f2:	3301      	adds	r3, #1
 80062f4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80062f6:	4b10      	ldr	r3, [pc, #64]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	0a1b      	lsrs	r3, r3, #8
 80062fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	fb03 f202 	mul.w	r2, r3, r2
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	fbb2 f3f3 	udiv	r3, r2, r3
 800630c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800630e:	4b0a      	ldr	r3, [pc, #40]	; (8006338 <HAL_RCC_GetSysClockFreq+0x108>)
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	0e5b      	lsrs	r3, r3, #25
 8006314:	f003 0303 	and.w	r3, r3, #3
 8006318:	3301      	adds	r3, #1
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800631e:	697a      	ldr	r2, [r7, #20]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	fbb2 f3f3 	udiv	r3, r2, r3
 8006326:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006328:	69bb      	ldr	r3, [r7, #24]
}
 800632a:	4618      	mov	r0, r3
 800632c:	3724      	adds	r7, #36	; 0x24
 800632e:	46bd      	mov	sp, r7
 8006330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	40021000 	.word	0x40021000
 800633c:	0800ebcc 	.word	0x0800ebcc
 8006340:	00f42400 	.word	0x00f42400
 8006344:	007a1200 	.word	0x007a1200

08006348 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006348:	b480      	push	{r7}
 800634a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800634c:	4b03      	ldr	r3, [pc, #12]	; (800635c <HAL_RCC_GetHCLKFreq+0x14>)
 800634e:	681b      	ldr	r3, [r3, #0]
}
 8006350:	4618      	mov	r0, r3
 8006352:	46bd      	mov	sp, r7
 8006354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006358:	4770      	bx	lr
 800635a:	bf00      	nop
 800635c:	20000014 	.word	0x20000014

08006360 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006364:	f7ff fff0 	bl	8006348 <HAL_RCC_GetHCLKFreq>
 8006368:	4602      	mov	r2, r0
 800636a:	4b06      	ldr	r3, [pc, #24]	; (8006384 <HAL_RCC_GetPCLK1Freq+0x24>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	0a1b      	lsrs	r3, r3, #8
 8006370:	f003 0307 	and.w	r3, r3, #7
 8006374:	4904      	ldr	r1, [pc, #16]	; (8006388 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006376:	5ccb      	ldrb	r3, [r1, r3]
 8006378:	f003 031f 	and.w	r3, r3, #31
 800637c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006380:	4618      	mov	r0, r3
 8006382:	bd80      	pop	{r7, pc}
 8006384:	40021000 	.word	0x40021000
 8006388:	0800ebc4 	.word	0x0800ebc4

0800638c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006390:	f7ff ffda 	bl	8006348 <HAL_RCC_GetHCLKFreq>
 8006394:	4602      	mov	r2, r0
 8006396:	4b06      	ldr	r3, [pc, #24]	; (80063b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	0adb      	lsrs	r3, r3, #11
 800639c:	f003 0307 	and.w	r3, r3, #7
 80063a0:	4904      	ldr	r1, [pc, #16]	; (80063b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80063a2:	5ccb      	ldrb	r3, [r1, r3]
 80063a4:	f003 031f 	and.w	r3, r3, #31
 80063a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	bd80      	pop	{r7, pc}
 80063b0:	40021000 	.word	0x40021000
 80063b4:	0800ebc4 	.word	0x0800ebc4

080063b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b086      	sub	sp, #24
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80063c0:	2300      	movs	r3, #0
 80063c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80063c4:	4b27      	ldr	r3, [pc, #156]	; (8006464 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80063d0:	f7ff f906 	bl	80055e0 <HAL_PWREx_GetVoltageRange>
 80063d4:	6178      	str	r0, [r7, #20]
 80063d6:	e014      	b.n	8006402 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80063d8:	4b22      	ldr	r3, [pc, #136]	; (8006464 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063dc:	4a21      	ldr	r2, [pc, #132]	; (8006464 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063e2:	6593      	str	r3, [r2, #88]	; 0x58
 80063e4:	4b1f      	ldr	r3, [pc, #124]	; (8006464 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ec:	60fb      	str	r3, [r7, #12]
 80063ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80063f0:	f7ff f8f6 	bl	80055e0 <HAL_PWREx_GetVoltageRange>
 80063f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80063f6:	4b1b      	ldr	r3, [pc, #108]	; (8006464 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063fa:	4a1a      	ldr	r2, [pc, #104]	; (8006464 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80063fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006400:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006408:	d10b      	bne.n	8006422 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b80      	cmp	r3, #128	; 0x80
 800640e:	d913      	bls.n	8006438 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2ba0      	cmp	r3, #160	; 0xa0
 8006414:	d902      	bls.n	800641c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006416:	2302      	movs	r3, #2
 8006418:	613b      	str	r3, [r7, #16]
 800641a:	e00d      	b.n	8006438 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800641c:	2301      	movs	r3, #1
 800641e:	613b      	str	r3, [r7, #16]
 8006420:	e00a      	b.n	8006438 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2b7f      	cmp	r3, #127	; 0x7f
 8006426:	d902      	bls.n	800642e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006428:	2302      	movs	r3, #2
 800642a:	613b      	str	r3, [r7, #16]
 800642c:	e004      	b.n	8006438 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2b70      	cmp	r3, #112	; 0x70
 8006432:	d101      	bne.n	8006438 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006434:	2301      	movs	r3, #1
 8006436:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006438:	4b0b      	ldr	r3, [pc, #44]	; (8006468 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f023 020f 	bic.w	r2, r3, #15
 8006440:	4909      	ldr	r1, [pc, #36]	; (8006468 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006442:	693b      	ldr	r3, [r7, #16]
 8006444:	4313      	orrs	r3, r2
 8006446:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006448:	4b07      	ldr	r3, [pc, #28]	; (8006468 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 030f 	and.w	r3, r3, #15
 8006450:	693a      	ldr	r2, [r7, #16]
 8006452:	429a      	cmp	r2, r3
 8006454:	d001      	beq.n	800645a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	e000      	b.n	800645c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	3718      	adds	r7, #24
 8006460:	46bd      	mov	sp, r7
 8006462:	bd80      	pop	{r7, pc}
 8006464:	40021000 	.word	0x40021000
 8006468:	40022000 	.word	0x40022000

0800646c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800646c:	b480      	push	{r7}
 800646e:	b087      	sub	sp, #28
 8006470:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006472:	4b2d      	ldr	r3, [pc, #180]	; (8006528 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	f003 0303 	and.w	r3, r3, #3
 800647a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2b03      	cmp	r3, #3
 8006480:	d00b      	beq.n	800649a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2b03      	cmp	r3, #3
 8006486:	d825      	bhi.n	80064d4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2b01      	cmp	r3, #1
 800648c:	d008      	beq.n	80064a0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2b02      	cmp	r3, #2
 8006492:	d11f      	bne.n	80064d4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006494:	4b25      	ldr	r3, [pc, #148]	; (800652c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006496:	613b      	str	r3, [r7, #16]
    break;
 8006498:	e01f      	b.n	80064da <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800649a:	4b25      	ldr	r3, [pc, #148]	; (8006530 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800649c:	613b      	str	r3, [r7, #16]
    break;
 800649e:	e01c      	b.n	80064da <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80064a0:	4b21      	ldr	r3, [pc, #132]	; (8006528 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f003 0308 	and.w	r3, r3, #8
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d107      	bne.n	80064bc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80064ac:	4b1e      	ldr	r3, [pc, #120]	; (8006528 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80064b2:	0a1b      	lsrs	r3, r3, #8
 80064b4:	f003 030f 	and.w	r3, r3, #15
 80064b8:	617b      	str	r3, [r7, #20]
 80064ba:	e005      	b.n	80064c8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80064bc:	4b1a      	ldr	r3, [pc, #104]	; (8006528 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	091b      	lsrs	r3, r3, #4
 80064c2:	f003 030f 	and.w	r3, r3, #15
 80064c6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80064c8:	4a1a      	ldr	r2, [pc, #104]	; (8006534 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064d0:	613b      	str	r3, [r7, #16]
    break;
 80064d2:	e002      	b.n	80064da <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80064d4:	2300      	movs	r3, #0
 80064d6:	613b      	str	r3, [r7, #16]
    break;
 80064d8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80064da:	4b13      	ldr	r3, [pc, #76]	; (8006528 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064dc:	68db      	ldr	r3, [r3, #12]
 80064de:	091b      	lsrs	r3, r3, #4
 80064e0:	f003 030f 	and.w	r3, r3, #15
 80064e4:	3301      	adds	r3, #1
 80064e6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80064e8:	4b0f      	ldr	r3, [pc, #60]	; (8006528 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	0a1b      	lsrs	r3, r3, #8
 80064ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	fb03 f202 	mul.w	r2, r3, r2
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80064fe:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006500:	4b09      	ldr	r3, [pc, #36]	; (8006528 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	0e5b      	lsrs	r3, r3, #25
 8006506:	f003 0303 	and.w	r3, r3, #3
 800650a:	3301      	adds	r3, #1
 800650c:	005b      	lsls	r3, r3, #1
 800650e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	fbb2 f3f3 	udiv	r3, r2, r3
 8006518:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800651a:	683b      	ldr	r3, [r7, #0]
}
 800651c:	4618      	mov	r0, r3
 800651e:	371c      	adds	r7, #28
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr
 8006528:	40021000 	.word	0x40021000
 800652c:	00f42400 	.word	0x00f42400
 8006530:	007a1200 	.word	0x007a1200
 8006534:	0800ebcc 	.word	0x0800ebcc

08006538 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006540:	2300      	movs	r3, #0
 8006542:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006544:	2300      	movs	r3, #0
 8006546:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006550:	2b00      	cmp	r3, #0
 8006552:	d040      	beq.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006558:	2b80      	cmp	r3, #128	; 0x80
 800655a:	d02a      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800655c:	2b80      	cmp	r3, #128	; 0x80
 800655e:	d825      	bhi.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006560:	2b60      	cmp	r3, #96	; 0x60
 8006562:	d026      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006564:	2b60      	cmp	r3, #96	; 0x60
 8006566:	d821      	bhi.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006568:	2b40      	cmp	r3, #64	; 0x40
 800656a:	d006      	beq.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800656c:	2b40      	cmp	r3, #64	; 0x40
 800656e:	d81d      	bhi.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006570:	2b00      	cmp	r3, #0
 8006572:	d009      	beq.n	8006588 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006574:	2b20      	cmp	r3, #32
 8006576:	d010      	beq.n	800659a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006578:	e018      	b.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800657a:	4b89      	ldr	r3, [pc, #548]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800657c:	68db      	ldr	r3, [r3, #12]
 800657e:	4a88      	ldr	r2, [pc, #544]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006580:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006584:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006586:	e015      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	3304      	adds	r3, #4
 800658c:	2100      	movs	r1, #0
 800658e:	4618      	mov	r0, r3
 8006590:	f001 fa34 	bl	80079fc <RCCEx_PLLSAI1_Config>
 8006594:	4603      	mov	r3, r0
 8006596:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006598:	e00c      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	3320      	adds	r3, #32
 800659e:	2100      	movs	r1, #0
 80065a0:	4618      	mov	r0, r3
 80065a2:	f001 fb1f 	bl	8007be4 <RCCEx_PLLSAI2_Config>
 80065a6:	4603      	mov	r3, r0
 80065a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80065aa:	e003      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	74fb      	strb	r3, [r7, #19]
      break;
 80065b0:	e000      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80065b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80065b4:	7cfb      	ldrb	r3, [r7, #19]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10b      	bne.n	80065d2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065ba:	4b79      	ldr	r3, [pc, #484]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80065c0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065c8:	4975      	ldr	r1, [pc, #468]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80065d0:	e001      	b.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065d2:	7cfb      	ldrb	r3, [r7, #19]
 80065d4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d047      	beq.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065ea:	d030      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80065ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065f0:	d82a      	bhi.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80065f2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80065f6:	d02a      	beq.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80065f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80065fc:	d824      	bhi.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80065fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006602:	d008      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006604:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006608:	d81e      	bhi.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00a      	beq.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800660e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006612:	d010      	beq.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006614:	e018      	b.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006616:	4b62      	ldr	r3, [pc, #392]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	4a61      	ldr	r2, [pc, #388]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800661c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006620:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006622:	e015      	b.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	3304      	adds	r3, #4
 8006628:	2100      	movs	r1, #0
 800662a:	4618      	mov	r0, r3
 800662c:	f001 f9e6 	bl	80079fc <RCCEx_PLLSAI1_Config>
 8006630:	4603      	mov	r3, r0
 8006632:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006634:	e00c      	b.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	3320      	adds	r3, #32
 800663a:	2100      	movs	r1, #0
 800663c:	4618      	mov	r0, r3
 800663e:	f001 fad1 	bl	8007be4 <RCCEx_PLLSAI2_Config>
 8006642:	4603      	mov	r3, r0
 8006644:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006646:	e003      	b.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	74fb      	strb	r3, [r7, #19]
      break;
 800664c:	e000      	b.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800664e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006650:	7cfb      	ldrb	r3, [r7, #19]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d10b      	bne.n	800666e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006656:	4b52      	ldr	r3, [pc, #328]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006658:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800665c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006664:	494e      	ldr	r1, [pc, #312]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006666:	4313      	orrs	r3, r2
 8006668:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800666c:	e001      	b.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800666e:	7cfb      	ldrb	r3, [r7, #19]
 8006670:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800667a:	2b00      	cmp	r3, #0
 800667c:	f000 809f 	beq.w	80067be <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006680:	2300      	movs	r3, #0
 8006682:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006684:	4b46      	ldr	r3, [pc, #280]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006688:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800668c:	2b00      	cmp	r3, #0
 800668e:	d101      	bne.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006690:	2301      	movs	r3, #1
 8006692:	e000      	b.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006694:	2300      	movs	r3, #0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d00d      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800669a:	4b41      	ldr	r3, [pc, #260]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800669c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800669e:	4a40      	ldr	r2, [pc, #256]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066a4:	6593      	str	r3, [r2, #88]	; 0x58
 80066a6:	4b3e      	ldr	r3, [pc, #248]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066ae:	60bb      	str	r3, [r7, #8]
 80066b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80066b2:	2301      	movs	r3, #1
 80066b4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066b6:	4b3b      	ldr	r3, [pc, #236]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a3a      	ldr	r2, [pc, #232]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80066bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80066c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066c2:	f7fd fc57 	bl	8003f74 <HAL_GetTick>
 80066c6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80066c8:	e009      	b.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066ca:	f7fd fc53 	bl	8003f74 <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	2b02      	cmp	r3, #2
 80066d6:	d902      	bls.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80066d8:	2303      	movs	r3, #3
 80066da:	74fb      	strb	r3, [r7, #19]
        break;
 80066dc:	e005      	b.n	80066ea <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80066de:	4b31      	ldr	r3, [pc, #196]	; (80067a4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d0ef      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80066ea:	7cfb      	ldrb	r3, [r7, #19]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d15b      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80066f0:	4b2b      	ldr	r3, [pc, #172]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80066f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066fa:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d01f      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006708:	697a      	ldr	r2, [r7, #20]
 800670a:	429a      	cmp	r2, r3
 800670c:	d019      	beq.n	8006742 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800670e:	4b24      	ldr	r3, [pc, #144]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006714:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006718:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800671a:	4b21      	ldr	r3, [pc, #132]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800671c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006720:	4a1f      	ldr	r2, [pc, #124]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006726:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800672a:	4b1d      	ldr	r3, [pc, #116]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800672c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006730:	4a1b      	ldr	r2, [pc, #108]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006736:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800673a:	4a19      	ldr	r2, [pc, #100]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f003 0301 	and.w	r3, r3, #1
 8006748:	2b00      	cmp	r3, #0
 800674a:	d016      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800674c:	f7fd fc12 	bl	8003f74 <HAL_GetTick>
 8006750:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006752:	e00b      	b.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006754:	f7fd fc0e 	bl	8003f74 <HAL_GetTick>
 8006758:	4602      	mov	r2, r0
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	1ad3      	subs	r3, r2, r3
 800675e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006762:	4293      	cmp	r3, r2
 8006764:	d902      	bls.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006766:	2303      	movs	r3, #3
 8006768:	74fb      	strb	r3, [r7, #19]
            break;
 800676a:	e006      	b.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800676c:	4b0c      	ldr	r3, [pc, #48]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800676e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006772:	f003 0302 	and.w	r3, r3, #2
 8006776:	2b00      	cmp	r3, #0
 8006778:	d0ec      	beq.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800677a:	7cfb      	ldrb	r3, [r7, #19]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d10c      	bne.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006780:	4b07      	ldr	r3, [pc, #28]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006786:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006790:	4903      	ldr	r1, [pc, #12]	; (80067a0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006792:	4313      	orrs	r3, r2
 8006794:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006798:	e008      	b.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800679a:	7cfb      	ldrb	r3, [r7, #19]
 800679c:	74bb      	strb	r3, [r7, #18]
 800679e:	e005      	b.n	80067ac <HAL_RCCEx_PeriphCLKConfig+0x274>
 80067a0:	40021000 	.word	0x40021000
 80067a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a8:	7cfb      	ldrb	r3, [r7, #19]
 80067aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80067ac:	7c7b      	ldrb	r3, [r7, #17]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d105      	bne.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80067b2:	4ba0      	ldr	r3, [pc, #640]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067b6:	4a9f      	ldr	r2, [pc, #636]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80067bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00a      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80067ca:	4b9a      	ldr	r3, [pc, #616]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067d0:	f023 0203 	bic.w	r2, r3, #3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d8:	4996      	ldr	r1, [pc, #600]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067da:	4313      	orrs	r3, r2
 80067dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f003 0302 	and.w	r3, r3, #2
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d00a      	beq.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80067ec:	4b91      	ldr	r3, [pc, #580]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067f2:	f023 020c 	bic.w	r2, r3, #12
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fa:	498e      	ldr	r1, [pc, #568]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80067fc:	4313      	orrs	r3, r2
 80067fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0304 	and.w	r3, r3, #4
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00a      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800680e:	4b89      	ldr	r3, [pc, #548]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006814:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800681c:	4985      	ldr	r1, [pc, #532]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800681e:	4313      	orrs	r3, r2
 8006820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0308 	and.w	r3, r3, #8
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00a      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006830:	4b80      	ldr	r3, [pc, #512]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006836:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800683e:	497d      	ldr	r1, [pc, #500]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006840:	4313      	orrs	r3, r2
 8006842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0310 	and.w	r3, r3, #16
 800684e:	2b00      	cmp	r3, #0
 8006850:	d00a      	beq.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006852:	4b78      	ldr	r3, [pc, #480]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006858:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006860:	4974      	ldr	r1, [pc, #464]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006862:	4313      	orrs	r3, r2
 8006864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0320 	and.w	r3, r3, #32
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00a      	beq.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006874:	4b6f      	ldr	r3, [pc, #444]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800687a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006882:	496c      	ldr	r1, [pc, #432]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006884:	4313      	orrs	r3, r2
 8006886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00a      	beq.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006896:	4b67      	ldr	r3, [pc, #412]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800689c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80068a4:	4963      	ldr	r1, [pc, #396]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00a      	beq.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80068b8:	4b5e      	ldr	r3, [pc, #376]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80068c6:	495b      	ldr	r1, [pc, #364]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d00a      	beq.n	80068f0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068da:	4b56      	ldr	r3, [pc, #344]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068e8:	4952      	ldr	r1, [pc, #328]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d00a      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80068fc:	4b4d      	ldr	r3, [pc, #308]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80068fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006902:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800690a:	494a      	ldr	r1, [pc, #296]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800690c:	4313      	orrs	r3, r2
 800690e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00a      	beq.n	8006934 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800691e:	4b45      	ldr	r3, [pc, #276]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006924:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800692c:	4941      	ldr	r1, [pc, #260]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800692e:	4313      	orrs	r3, r2
 8006930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00a      	beq.n	8006956 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006940:	4b3c      	ldr	r3, [pc, #240]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006942:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006946:	f023 0203 	bic.w	r2, r3, #3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800694e:	4939      	ldr	r1, [pc, #228]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006950:	4313      	orrs	r3, r2
 8006952:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d028      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006962:	4b34      	ldr	r3, [pc, #208]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006968:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006970:	4930      	ldr	r1, [pc, #192]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006972:	4313      	orrs	r3, r2
 8006974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800697c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006980:	d106      	bne.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006982:	4b2c      	ldr	r3, [pc, #176]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	4a2b      	ldr	r2, [pc, #172]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006988:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800698c:	60d3      	str	r3, [r2, #12]
 800698e:	e011      	b.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006994:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006998:	d10c      	bne.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	3304      	adds	r3, #4
 800699e:	2101      	movs	r1, #1
 80069a0:	4618      	mov	r0, r3
 80069a2:	f001 f82b 	bl	80079fc <RCCEx_PLLSAI1_Config>
 80069a6:	4603      	mov	r3, r0
 80069a8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80069aa:	7cfb      	ldrb	r3, [r7, #19]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d001      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80069b0:	7cfb      	ldrb	r3, [r7, #19]
 80069b2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d04d      	beq.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80069c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069c8:	d108      	bne.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80069ca:	4b1a      	ldr	r3, [pc, #104]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80069d0:	4a18      	ldr	r2, [pc, #96]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80069d6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80069da:	e012      	b.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80069dc:	4b15      	ldr	r3, [pc, #84]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069de:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80069e2:	4a14      	ldr	r2, [pc, #80]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069e8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80069ec:	4b11      	ldr	r3, [pc, #68]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069f2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80069fa:	490e      	ldr	r1, [pc, #56]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80069fc:	4313      	orrs	r3, r2
 80069fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a0a:	d106      	bne.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a0c:	4b09      	ldr	r3, [pc, #36]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	4a08      	ldr	r2, [pc, #32]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a16:	60d3      	str	r3, [r2, #12]
 8006a18:	e020      	b.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a22:	d109      	bne.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006a24:	4b03      	ldr	r3, [pc, #12]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	4a02      	ldr	r2, [pc, #8]	; (8006a34 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006a2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a2e:	60d3      	str	r3, [r2, #12]
 8006a30:	e014      	b.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006a32:	bf00      	nop
 8006a34:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a3c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006a40:	d10c      	bne.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	3304      	adds	r3, #4
 8006a46:	2101      	movs	r1, #1
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f000 ffd7 	bl	80079fc <RCCEx_PLLSAI1_Config>
 8006a4e:	4603      	mov	r3, r0
 8006a50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006a52:	7cfb      	ldrb	r3, [r7, #19]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d001      	beq.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006a58:	7cfb      	ldrb	r3, [r7, #19]
 8006a5a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d028      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a68:	4b4a      	ldr	r3, [pc, #296]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a6e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a76:	4947      	ldr	r1, [pc, #284]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a82:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a86:	d106      	bne.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a88:	4b42      	ldr	r3, [pc, #264]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	4a41      	ldr	r2, [pc, #260]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a92:	60d3      	str	r3, [r2, #12]
 8006a94:	e011      	b.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a9a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006a9e:	d10c      	bne.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	3304      	adds	r3, #4
 8006aa4:	2101      	movs	r1, #1
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 ffa8 	bl	80079fc <RCCEx_PLLSAI1_Config>
 8006aac:	4603      	mov	r3, r0
 8006aae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ab0:	7cfb      	ldrb	r3, [r7, #19]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d001      	beq.n	8006aba <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006ab6:	7cfb      	ldrb	r3, [r7, #19]
 8006ab8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d01e      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ac6:	4b33      	ldr	r3, [pc, #204]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006acc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ad6:	492f      	ldr	r1, [pc, #188]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ae4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ae8:	d10c      	bne.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	3304      	adds	r3, #4
 8006aee:	2102      	movs	r1, #2
 8006af0:	4618      	mov	r0, r3
 8006af2:	f000 ff83 	bl	80079fc <RCCEx_PLLSAI1_Config>
 8006af6:	4603      	mov	r3, r0
 8006af8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006afa:	7cfb      	ldrb	r3, [r7, #19]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d001      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006b00:	7cfb      	ldrb	r3, [r7, #19]
 8006b02:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00b      	beq.n	8006b28 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006b10:	4b20      	ldr	r3, [pc, #128]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b12:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b16:	f023 0204 	bic.w	r2, r3, #4
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b20:	491c      	ldr	r1, [pc, #112]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b22:	4313      	orrs	r3, r2
 8006b24:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d00b      	beq.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006b34:	4b17      	ldr	r3, [pc, #92]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b36:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b3a:	f023 0218 	bic.w	r2, r3, #24
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b44:	4913      	ldr	r1, [pc, #76]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b46:	4313      	orrs	r3, r2
 8006b48:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d017      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006b58:	4b0e      	ldr	r3, [pc, #56]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b5e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b68:	490a      	ldr	r1, [pc, #40]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b7a:	d105      	bne.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b7c:	4b05      	ldr	r3, [pc, #20]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	4a04      	ldr	r2, [pc, #16]	; (8006b94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b86:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006b88:	7cbb      	ldrb	r3, [r7, #18]
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3718      	adds	r7, #24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	40021000 	.word	0x40021000

08006b98 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b088      	sub	sp, #32
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006baa:	d13e      	bne.n	8006c2a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006bac:	4bb6      	ldr	r3, [pc, #728]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bb6:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bbe:	d028      	beq.n	8006c12 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bc6:	f200 86f4 	bhi.w	80079b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bd0:	d005      	beq.n	8006bde <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bd8:	d00e      	beq.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8006bda:	f000 beea 	b.w	80079b2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8006bde:	4baa      	ldr	r3, [pc, #680]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006be4:	f003 0302 	and.w	r3, r3, #2
 8006be8:	2b02      	cmp	r3, #2
 8006bea:	f040 86e4 	bne.w	80079b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        frequency = LSE_VALUE;
 8006bee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006bf2:	61fb      	str	r3, [r7, #28]
      break;
 8006bf4:	f000 bedf 	b.w	80079b6 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8006bf8:	4ba3      	ldr	r3, [pc, #652]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006bfe:	f003 0302 	and.w	r3, r3, #2
 8006c02:	2b02      	cmp	r3, #2
 8006c04:	f040 86d9 	bne.w	80079ba <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          frequency = LSI_VALUE;
 8006c08:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8006c0c:	61fb      	str	r3, [r7, #28]
      break;
 8006c0e:	f000 bed4 	b.w	80079ba <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006c12:	4b9d      	ldr	r3, [pc, #628]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c1a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006c1e:	f040 86ce 	bne.w	80079be <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
        frequency = HSE_VALUE / 32U;
 8006c22:	4b9a      	ldr	r3, [pc, #616]	; (8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8006c24:	61fb      	str	r3, [r7, #28]
      break;
 8006c26:	f000 beca 	b.w	80079be <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c2a:	4b97      	ldr	r3, [pc, #604]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	f003 0303 	and.w	r3, r3, #3
 8006c32:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	2b03      	cmp	r3, #3
 8006c38:	d036      	beq.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	2b03      	cmp	r3, #3
 8006c3e:	d840      	bhi.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d003      	beq.n	8006c4e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d020      	beq.n	8006c8e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8006c4c:	e039      	b.n	8006cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006c4e:	4b8e      	ldr	r3, [pc, #568]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0302 	and.w	r3, r3, #2
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	d116      	bne.n	8006c88 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006c5a:	4b8b      	ldr	r3, [pc, #556]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 0308 	and.w	r3, r3, #8
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d005      	beq.n	8006c72 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8006c66:	4b88      	ldr	r3, [pc, #544]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	091b      	lsrs	r3, r3, #4
 8006c6c:	f003 030f 	and.w	r3, r3, #15
 8006c70:	e005      	b.n	8006c7e <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8006c72:	4b85      	ldr	r3, [pc, #532]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c78:	0a1b      	lsrs	r3, r3, #8
 8006c7a:	f003 030f 	and.w	r3, r3, #15
 8006c7e:	4a84      	ldr	r2, [pc, #528]	; (8006e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8006c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c84:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006c86:	e01f      	b.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	61bb      	str	r3, [r7, #24]
      break;
 8006c8c:	e01c      	b.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006c8e:	4b7e      	ldr	r3, [pc, #504]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c9a:	d102      	bne.n	8006ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8006c9c:	4b7d      	ldr	r3, [pc, #500]	; (8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8006c9e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006ca0:	e012      	b.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	61bb      	str	r3, [r7, #24]
      break;
 8006ca6:	e00f      	b.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006ca8:	4b77      	ldr	r3, [pc, #476]	; (8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cb0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006cb4:	d102      	bne.n	8006cbc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8006cb6:	4b78      	ldr	r3, [pc, #480]	; (8006e98 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8006cb8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8006cba:	e005      	b.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	61bb      	str	r3, [r7, #24]
      break;
 8006cc0:	e002      	b.n	8006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	61bb      	str	r3, [r7, #24]
      break;
 8006cc6:	bf00      	nop
    }

    switch(PeriphClk)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006cce:	f000 8606 	beq.w	80078de <HAL_RCCEx_GetPeriphCLKFreq+0xd46>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006cd8:	f200 8673 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006ce2:	f000 8469 	beq.w	80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006cec:	f200 8669 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006cf6:	f000 8531 	beq.w	800775c <HAL_RCCEx_GetPeriphCLKFreq+0xbc4>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d00:	f200 865f 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006d0a:	f000 8187 	beq.w	800701c <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006d14:	f200 8655 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d1e:	f000 80cd 	beq.w	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006d28:	f200 864b 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d32:	f000 8430 	beq.w	8007596 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d3c:	f200 8641 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d46:	f000 83e4 	beq.w	8007512 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d50:	f200 8637 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d5a:	f000 80af 	beq.w	8006ebc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d64:	f200 862d 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d6e:	f000 809d 	beq.w	8006eac <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d78:	f200 8623 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d82:	f000 808b 	beq.w	8006e9c <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d8c:	f200 8619 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d96:	f000 8554 	beq.w	8007842 <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006da0:	f200 860f 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006daa:	f000 8500 	beq.w	80077ae <HAL_RCCEx_GetPeriphCLKFreq+0xc16>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006db4:	f200 8605 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dbe:	f000 84a1 	beq.w	8007704 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dc8:	f200 85fb 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b80      	cmp	r3, #128	; 0x80
 8006dd0:	f000 846c 	beq.w	80076ac <HAL_RCCEx_GetPeriphCLKFreq+0xb14>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2b80      	cmp	r3, #128	; 0x80
 8006dd8:	f200 85f3 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2b20      	cmp	r3, #32
 8006de0:	d84c      	bhi.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 85ec 	beq.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	3b01      	subs	r3, #1
 8006dee:	2b1f      	cmp	r3, #31
 8006df0:	f200 85e7 	bhi.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006df4:	a201      	add	r2, pc, #4	; (adr r2, 8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8006df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dfa:	bf00      	nop
 8006dfc:	08007211 	.word	0x08007211
 8006e00:	0800727f 	.word	0x0800727f
 8006e04:	080079c3 	.word	0x080079c3
 8006e08:	08007313 	.word	0x08007313
 8006e0c:	080079c3 	.word	0x080079c3
 8006e10:	080079c3 	.word	0x080079c3
 8006e14:	080079c3 	.word	0x080079c3
 8006e18:	0800738b 	.word	0x0800738b
 8006e1c:	080079c3 	.word	0x080079c3
 8006e20:	080079c3 	.word	0x080079c3
 8006e24:	080079c3 	.word	0x080079c3
 8006e28:	080079c3 	.word	0x080079c3
 8006e2c:	080079c3 	.word	0x080079c3
 8006e30:	080079c3 	.word	0x080079c3
 8006e34:	080079c3 	.word	0x080079c3
 8006e38:	0800740f 	.word	0x0800740f
 8006e3c:	080079c3 	.word	0x080079c3
 8006e40:	080079c3 	.word	0x080079c3
 8006e44:	080079c3 	.word	0x080079c3
 8006e48:	080079c3 	.word	0x080079c3
 8006e4c:	080079c3 	.word	0x080079c3
 8006e50:	080079c3 	.word	0x080079c3
 8006e54:	080079c3 	.word	0x080079c3
 8006e58:	080079c3 	.word	0x080079c3
 8006e5c:	080079c3 	.word	0x080079c3
 8006e60:	080079c3 	.word	0x080079c3
 8006e64:	080079c3 	.word	0x080079c3
 8006e68:	080079c3 	.word	0x080079c3
 8006e6c:	080079c3 	.word	0x080079c3
 8006e70:	080079c3 	.word	0x080079c3
 8006e74:	080079c3 	.word	0x080079c3
 8006e78:	08007491 	.word	0x08007491
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2b40      	cmp	r3, #64	; 0x40
 8006e80:	f000 83e8 	beq.w	8007654 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8006e84:	f000 bd9d 	b.w	80079c2 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
 8006e88:	40021000 	.word	0x40021000
 8006e8c:	0003d090 	.word	0x0003d090
 8006e90:	0800ebcc 	.word	0x0800ebcc
 8006e94:	00f42400 	.word	0x00f42400
 8006e98:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8006e9c:	69b9      	ldr	r1, [r7, #24]
 8006e9e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006ea2:	f000 ff93 	bl	8007dcc <RCCEx_GetSAIxPeriphCLKFreq>
 8006ea6:	61f8      	str	r0, [r7, #28]
      break;
 8006ea8:	f000 bd8e 	b.w	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8006eac:	69b9      	ldr	r1, [r7, #24]
 8006eae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006eb2:	f000 ff8b 	bl	8007dcc <RCCEx_GetSAIxPeriphCLKFreq>
 8006eb6:	61f8      	str	r0, [r7, #28]
      break;
 8006eb8:	f000 bd86 	b.w	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8006ebc:	4b9a      	ldr	r3, [pc, #616]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ec2:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8006ec6:	60fb      	str	r3, [r7, #12]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006ece:	d015      	beq.n	8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x364>
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8006ed6:	f200 8092 	bhi.w	8006ffe <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ee0:	d029      	beq.n	8006f36 <HAL_RCCEx_GetPeriphCLKFreq+0x39e>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006ee8:	f200 8089 	bhi.w	8006ffe <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d07b      	beq.n	8006fea <HAL_RCCEx_GetPeriphCLKFreq+0x452>
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ef8:	d04a      	beq.n	8006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x3f8>
          break;
 8006efa:	e080      	b.n	8006ffe <HAL_RCCEx_GetPeriphCLKFreq+0x466>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8006efc:	4b8a      	ldr	r3, [pc, #552]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 0302 	and.w	r3, r3, #2
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d17d      	bne.n	8007004 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8006f08:	4b87      	ldr	r3, [pc, #540]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f003 0308 	and.w	r3, r3, #8
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d005      	beq.n	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x388>
 8006f14:	4b84      	ldr	r3, [pc, #528]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	091b      	lsrs	r3, r3, #4
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	e005      	b.n	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8006f20:	4b81      	ldr	r3, [pc, #516]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f26:	0a1b      	lsrs	r3, r3, #8
 8006f28:	f003 030f 	and.w	r3, r3, #15
 8006f2c:	4a7f      	ldr	r2, [pc, #508]	; (800712c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8006f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f32:	61fb      	str	r3, [r7, #28]
          break;
 8006f34:	e066      	b.n	8007004 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8006f36:	4b7c      	ldr	r3, [pc, #496]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f42:	d162      	bne.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8006f44:	4b78      	ldr	r3, [pc, #480]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f50:	d15b      	bne.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8006f52:	4b75      	ldr	r3, [pc, #468]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	0a1b      	lsrs	r3, r3, #8
 8006f58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f5c:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8006f5e:	69bb      	ldr	r3, [r7, #24]
 8006f60:	68ba      	ldr	r2, [r7, #8]
 8006f62:	fb03 f202 	mul.w	r2, r3, r2
 8006f66:	4b70      	ldr	r3, [pc, #448]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	091b      	lsrs	r3, r3, #4
 8006f6c:	f003 030f 	and.w	r3, r3, #15
 8006f70:	3301      	adds	r3, #1
 8006f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f76:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8006f78:	4b6b      	ldr	r3, [pc, #428]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	0d5b      	lsrs	r3, r3, #21
 8006f7e:	f003 0303 	and.w	r3, r3, #3
 8006f82:	3301      	adds	r3, #1
 8006f84:	005b      	lsls	r3, r3, #1
 8006f86:	69ba      	ldr	r2, [r7, #24]
 8006f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f8c:	61fb      	str	r3, [r7, #28]
          break;
 8006f8e:	e03c      	b.n	800700a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8006f90:	4b65      	ldr	r3, [pc, #404]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f98:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f9c:	d138      	bne.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8006f9e:	4b62      	ldr	r3, [pc, #392]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006fa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006faa:	d131      	bne.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006fac:	4b5e      	ldr	r3, [pc, #376]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	0a1b      	lsrs	r3, r3, #8
 8006fb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fb6:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	68ba      	ldr	r2, [r7, #8]
 8006fbc:	fb03 f202 	mul.w	r2, r3, r2
 8006fc0:	4b59      	ldr	r3, [pc, #356]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fc2:	691b      	ldr	r3, [r3, #16]
 8006fc4:	091b      	lsrs	r3, r3, #4
 8006fc6:	f003 030f 	and.w	r3, r3, #15
 8006fca:	3301      	adds	r3, #1
 8006fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fd0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8006fd2:	4b55      	ldr	r3, [pc, #340]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fd4:	691b      	ldr	r3, [r3, #16]
 8006fd6:	0d5b      	lsrs	r3, r3, #21
 8006fd8:	f003 0303 	and.w	r3, r3, #3
 8006fdc:	3301      	adds	r3, #1
 8006fde:	005b      	lsls	r3, r3, #1
 8006fe0:	69ba      	ldr	r2, [r7, #24]
 8006fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe6:	61fb      	str	r3, [r7, #28]
          break;
 8006fe8:	e012      	b.n	8007010 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8006fea:	4b4f      	ldr	r3, [pc, #316]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8006fec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ff0:	f003 0302 	and.w	r3, r3, #2
 8006ff4:	2b02      	cmp	r3, #2
 8006ff6:	d10e      	bne.n	8007016 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HSI48_VALUE;
 8006ff8:	4b4d      	ldr	r3, [pc, #308]	; (8007130 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 8006ffa:	61fb      	str	r3, [r7, #28]
          break;
 8006ffc:	e00b      	b.n	8007016 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 8006ffe:	bf00      	nop
 8007000:	f000 bce2 	b.w	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007004:	bf00      	nop
 8007006:	f000 bcdf 	b.w	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800700a:	bf00      	nop
 800700c:	f000 bcdc 	b.w	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007010:	bf00      	nop
 8007012:	f000 bcd9 	b.w	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007016:	bf00      	nop
        break;
 8007018:	f000 bcd6 	b.w	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 800701c:	4b42      	ldr	r3, [pc, #264]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800701e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007022:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007026:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800702a:	d13d      	bne.n	80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800702c:	4b3e      	ldr	r3, [pc, #248]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007034:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007038:	f040 84c5 	bne.w	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 800703c:	4b3a      	ldr	r3, [pc, #232]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800703e:	68db      	ldr	r3, [r3, #12]
 8007040:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007044:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007048:	f040 84bd 	bne.w	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800704c:	4b36      	ldr	r3, [pc, #216]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	0a1b      	lsrs	r3, r3, #8
 8007052:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007056:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	fb03 f202 	mul.w	r2, r3, r2
 8007060:	4b31      	ldr	r3, [pc, #196]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	091b      	lsrs	r3, r3, #4
 8007066:	f003 030f 	and.w	r3, r3, #15
 800706a:	3301      	adds	r3, #1
 800706c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007070:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007072:	4b2d      	ldr	r3, [pc, #180]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007074:	68db      	ldr	r3, [r3, #12]
 8007076:	0edb      	lsrs	r3, r3, #27
 8007078:	f003 031f 	and.w	r3, r3, #31
 800707c:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10a      	bne.n	800709a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8007084:	4b28      	ldr	r3, [pc, #160]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800708c:	2b00      	cmp	r3, #0
 800708e:	d002      	beq.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 17U;
 8007090:	2311      	movs	r3, #17
 8007092:	617b      	str	r3, [r7, #20]
 8007094:	e001      	b.n	800709a <HAL_RCCEx_GetPeriphCLKFreq+0x502>
                pllp = 7U;
 8007096:	2307      	movs	r3, #7
 8007098:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 800709a:	69ba      	ldr	r2, [r7, #24]
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	fbb2 f3f3 	udiv	r3, r2, r3
 80070a2:	61fb      	str	r3, [r7, #28]
      break;
 80070a4:	f000 bc8f 	b.w	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80070a8:	4b1f      	ldr	r3, [pc, #124]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80070aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070ae:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80070b2:	60fb      	str	r3, [r7, #12]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80070ba:	d016      	beq.n	80070ea <HAL_RCCEx_GetPeriphCLKFreq+0x552>
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80070c2:	f200 809b 	bhi.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070cc:	d032      	beq.n	8007134 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070d4:	f200 8092 	bhi.w	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 8084 	beq.w	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80070e6:	d052      	beq.n	800718e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          break;
 80070e8:	e088      	b.n	80071fc <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80070ea:	4b0f      	ldr	r3, [pc, #60]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0302 	and.w	r3, r3, #2
 80070f2:	2b02      	cmp	r3, #2
 80070f4:	f040 8084 	bne.w	8007200 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80070f8:	4b0b      	ldr	r3, [pc, #44]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0308 	and.w	r3, r3, #8
 8007100:	2b00      	cmp	r3, #0
 8007102:	d005      	beq.n	8007110 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8007104:	4b08      	ldr	r3, [pc, #32]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	091b      	lsrs	r3, r3, #4
 800710a:	f003 030f 	and.w	r3, r3, #15
 800710e:	e005      	b.n	800711c <HAL_RCCEx_GetPeriphCLKFreq+0x584>
 8007110:	4b05      	ldr	r3, [pc, #20]	; (8007128 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007116:	0a1b      	lsrs	r3, r3, #8
 8007118:	f003 030f 	and.w	r3, r3, #15
 800711c:	4a03      	ldr	r2, [pc, #12]	; (800712c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 800711e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007122:	61fb      	str	r3, [r7, #28]
          break;
 8007124:	e06c      	b.n	8007200 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8007126:	bf00      	nop
 8007128:	40021000 	.word	0x40021000
 800712c:	0800ebcc 	.word	0x0800ebcc
 8007130:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8007134:	4ba5      	ldr	r3, [pc, #660]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800713c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007140:	d160      	bne.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8007142:	4ba2      	ldr	r3, [pc, #648]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800714a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800714e:	d159      	bne.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007150:	4b9e      	ldr	r3, [pc, #632]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007152:	68db      	ldr	r3, [r3, #12]
 8007154:	0a1b      	lsrs	r3, r3, #8
 8007156:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800715a:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800715c:	69bb      	ldr	r3, [r7, #24]
 800715e:	68ba      	ldr	r2, [r7, #8]
 8007160:	fb03 f202 	mul.w	r2, r3, r2
 8007164:	4b99      	ldr	r3, [pc, #612]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007166:	68db      	ldr	r3, [r3, #12]
 8007168:	091b      	lsrs	r3, r3, #4
 800716a:	f003 030f 	and.w	r3, r3, #15
 800716e:	3301      	adds	r3, #1
 8007170:	fbb2 f3f3 	udiv	r3, r2, r3
 8007174:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8007176:	4b95      	ldr	r3, [pc, #596]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	0d5b      	lsrs	r3, r3, #21
 800717c:	f003 0303 	and.w	r3, r3, #3
 8007180:	3301      	adds	r3, #1
 8007182:	005b      	lsls	r3, r3, #1
 8007184:	69ba      	ldr	r2, [r7, #24]
 8007186:	fbb2 f3f3 	udiv	r3, r2, r3
 800718a:	61fb      	str	r3, [r7, #28]
          break;
 800718c:	e03a      	b.n	8007204 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800718e:	4b8f      	ldr	r3, [pc, #572]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800719a:	d135      	bne.n	8007208 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800719c:	4b8b      	ldr	r3, [pc, #556]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800719e:	691b      	ldr	r3, [r3, #16]
 80071a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80071a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80071a8:	d12e      	bne.n	8007208 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80071aa:	4b88      	ldr	r3, [pc, #544]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	0a1b      	lsrs	r3, r3, #8
 80071b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071b4:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	68ba      	ldr	r2, [r7, #8]
 80071ba:	fb03 f202 	mul.w	r2, r3, r2
 80071be:	4b83      	ldr	r3, [pc, #524]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071c0:	691b      	ldr	r3, [r3, #16]
 80071c2:	091b      	lsrs	r3, r3, #4
 80071c4:	f003 030f 	and.w	r3, r3, #15
 80071c8:	3301      	adds	r3, #1
 80071ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ce:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80071d0:	4b7e      	ldr	r3, [pc, #504]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071d2:	691b      	ldr	r3, [r3, #16]
 80071d4:	0d5b      	lsrs	r3, r3, #21
 80071d6:	f003 0303 	and.w	r3, r3, #3
 80071da:	3301      	adds	r3, #1
 80071dc:	005b      	lsls	r3, r3, #1
 80071de:	69ba      	ldr	r2, [r7, #24]
 80071e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e4:	61fb      	str	r3, [r7, #28]
          break;
 80071e6:	e00f      	b.n	8007208 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 80071e8:	4b78      	ldr	r3, [pc, #480]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80071ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80071ee:	f003 0302 	and.w	r3, r3, #2
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d10a      	bne.n	800720c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HSI48_VALUE;
 80071f6:	4b76      	ldr	r3, [pc, #472]	; (80073d0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80071f8:	61fb      	str	r3, [r7, #28]
          break;
 80071fa:	e007      	b.n	800720c <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          break;
 80071fc:	bf00      	nop
 80071fe:	e3e2      	b.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007200:	bf00      	nop
 8007202:	e3e0      	b.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007204:	bf00      	nop
 8007206:	e3de      	b.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 8007208:	bf00      	nop
 800720a:	e3dc      	b.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
          break;
 800720c:	bf00      	nop
      break;
 800720e:	e3da      	b.n	80079c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe2e>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007210:	4b6e      	ldr	r3, [pc, #440]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007216:	f003 0303 	and.w	r3, r3, #3
 800721a:	60fb      	str	r3, [r7, #12]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2b03      	cmp	r3, #3
 8007220:	d827      	bhi.n	8007272 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 8007222:	a201      	add	r2, pc, #4	; (adr r2, 8007228 <HAL_RCCEx_GetPeriphCLKFreq+0x690>)
 8007224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007228:	08007239 	.word	0x08007239
 800722c:	08007241 	.word	0x08007241
 8007230:	08007249 	.word	0x08007249
 8007234:	0800725d 	.word	0x0800725d
          frequency = HAL_RCC_GetPCLK2Freq();
 8007238:	f7ff f8a8 	bl	800638c <HAL_RCC_GetPCLK2Freq>
 800723c:	61f8      	str	r0, [r7, #28]
          break;
 800723e:	e01d      	b.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          frequency = HAL_RCC_GetSysClockFreq();
 8007240:	f7fe fff6 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 8007244:	61f8      	str	r0, [r7, #28]
          break;
 8007246:	e019      	b.n	800727c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007248:	4b60      	ldr	r3, [pc, #384]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007250:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007254:	d10f      	bne.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = HSI_VALUE;
 8007256:	4b5f      	ldr	r3, [pc, #380]	; (80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007258:	61fb      	str	r3, [r7, #28]
          break;
 800725a:	e00c      	b.n	8007276 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800725c:	4b5b      	ldr	r3, [pc, #364]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800725e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007262:	f003 0302 	and.w	r3, r3, #2
 8007266:	2b02      	cmp	r3, #2
 8007268:	d107      	bne.n	800727a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
            frequency = LSE_VALUE;
 800726a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800726e:	61fb      	str	r3, [r7, #28]
          break;
 8007270:	e003      	b.n	800727a <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
          break;
 8007272:	bf00      	nop
 8007274:	e3a8      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007276:	bf00      	nop
 8007278:	e3a6      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800727a:	bf00      	nop
        break;
 800727c:	e3a4      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800727e:	4b53      	ldr	r3, [pc, #332]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007284:	f003 030c 	and.w	r3, r3, #12
 8007288:	60fb      	str	r3, [r7, #12]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	2b0c      	cmp	r3, #12
 800728e:	d83a      	bhi.n	8007306 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8007290:	a201      	add	r2, pc, #4	; (adr r2, 8007298 <HAL_RCCEx_GetPeriphCLKFreq+0x700>)
 8007292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007296:	bf00      	nop
 8007298:	080072cd 	.word	0x080072cd
 800729c:	08007307 	.word	0x08007307
 80072a0:	08007307 	.word	0x08007307
 80072a4:	08007307 	.word	0x08007307
 80072a8:	080072d5 	.word	0x080072d5
 80072ac:	08007307 	.word	0x08007307
 80072b0:	08007307 	.word	0x08007307
 80072b4:	08007307 	.word	0x08007307
 80072b8:	080072dd 	.word	0x080072dd
 80072bc:	08007307 	.word	0x08007307
 80072c0:	08007307 	.word	0x08007307
 80072c4:	08007307 	.word	0x08007307
 80072c8:	080072f1 	.word	0x080072f1
          frequency = HAL_RCC_GetPCLK1Freq();
 80072cc:	f7ff f848 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 80072d0:	61f8      	str	r0, [r7, #28]
          break;
 80072d2:	e01d      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = HAL_RCC_GetSysClockFreq();
 80072d4:	f7fe ffac 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80072d8:	61f8      	str	r0, [r7, #28]
          break;
 80072da:	e019      	b.n	8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80072dc:	4b3b      	ldr	r3, [pc, #236]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072e8:	d10f      	bne.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = HSI_VALUE;
 80072ea:	4b3a      	ldr	r3, [pc, #232]	; (80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80072ec:	61fb      	str	r3, [r7, #28]
          break;
 80072ee:	e00c      	b.n	800730a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80072f0:	4b36      	ldr	r3, [pc, #216]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80072f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80072f6:	f003 0302 	and.w	r3, r3, #2
 80072fa:	2b02      	cmp	r3, #2
 80072fc:	d107      	bne.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
            frequency = LSE_VALUE;
 80072fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007302:	61fb      	str	r3, [r7, #28]
          break;
 8007304:	e003      	b.n	800730e <HAL_RCCEx_GetPeriphCLKFreq+0x776>
          break;
 8007306:	bf00      	nop
 8007308:	e35e      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800730a:	bf00      	nop
 800730c:	e35c      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800730e:	bf00      	nop
        break;
 8007310:	e35a      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007312:	4b2e      	ldr	r3, [pc, #184]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007318:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800731c:	60fb      	str	r3, [r7, #12]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2b30      	cmp	r3, #48	; 0x30
 8007322:	d021      	beq.n	8007368 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2b30      	cmp	r3, #48	; 0x30
 8007328:	d829      	bhi.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2b20      	cmp	r3, #32
 800732e:	d011      	beq.n	8007354 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	2b20      	cmp	r3, #32
 8007334:	d823      	bhi.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d003      	beq.n	8007344 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2b10      	cmp	r3, #16
 8007340:	d004      	beq.n	800734c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 8007342:	e01c      	b.n	800737e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007344:	f7ff f80c 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 8007348:	61f8      	str	r0, [r7, #28]
          break;
 800734a:	e01d      	b.n	8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800734c:	f7fe ff70 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 8007350:	61f8      	str	r0, [r7, #28]
          break;
 8007352:	e019      	b.n	8007388 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007354:	4b1d      	ldr	r3, [pc, #116]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800735c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007360:	d10f      	bne.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = HSI_VALUE;
 8007362:	4b1c      	ldr	r3, [pc, #112]	; (80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8007364:	61fb      	str	r3, [r7, #28]
          break;
 8007366:	e00c      	b.n	8007382 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8007368:	4b18      	ldr	r3, [pc, #96]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800736a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800736e:	f003 0302 	and.w	r3, r3, #2
 8007372:	2b02      	cmp	r3, #2
 8007374:	d107      	bne.n	8007386 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = LSE_VALUE;
 8007376:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800737a:	61fb      	str	r3, [r7, #28]
          break;
 800737c:	e003      	b.n	8007386 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 800737e:	bf00      	nop
 8007380:	e322      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007382:	bf00      	nop
 8007384:	e320      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007386:	bf00      	nop
        break;
 8007388:	e31e      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800738a:	4b10      	ldr	r3, [pc, #64]	; (80073cc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800738c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007390:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007394:	60fb      	str	r3, [r7, #12]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2bc0      	cmp	r3, #192	; 0xc0
 800739a:	d027      	beq.n	80073ec <HAL_RCCEx_GetPeriphCLKFreq+0x854>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2bc0      	cmp	r3, #192	; 0xc0
 80073a0:	d82f      	bhi.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2b80      	cmp	r3, #128	; 0x80
 80073a6:	d017      	beq.n	80073d8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2b80      	cmp	r3, #128	; 0x80
 80073ac:	d829      	bhi.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d003      	beq.n	80073bc <HAL_RCCEx_GetPeriphCLKFreq+0x824>
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2b40      	cmp	r3, #64	; 0x40
 80073b8:	d004      	beq.n	80073c4 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          break;
 80073ba:	e022      	b.n	8007402 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80073bc:	f7fe ffd0 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 80073c0:	61f8      	str	r0, [r7, #28]
          break;
 80073c2:	e023      	b.n	800740c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
          frequency = HAL_RCC_GetSysClockFreq();
 80073c4:	f7fe ff34 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80073c8:	61f8      	str	r0, [r7, #28]
          break;
 80073ca:	e01f      	b.n	800740c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
 80073cc:	40021000 	.word	0x40021000
 80073d0:	02dc6c00 	.word	0x02dc6c00
 80073d4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80073d8:	4b9b      	ldr	r3, [pc, #620]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80073e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073e4:	d10f      	bne.n	8007406 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = HSI_VALUE;
 80073e6:	4b99      	ldr	r3, [pc, #612]	; (800764c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80073e8:	61fb      	str	r3, [r7, #28]
          break;
 80073ea:	e00c      	b.n	8007406 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80073ec:	4b96      	ldr	r3, [pc, #600]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80073ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073f2:	f003 0302 	and.w	r3, r3, #2
 80073f6:	2b02      	cmp	r3, #2
 80073f8:	d107      	bne.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
            frequency = LSE_VALUE;
 80073fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80073fe:	61fb      	str	r3, [r7, #28]
          break;
 8007400:	e003      	b.n	800740a <HAL_RCCEx_GetPeriphCLKFreq+0x872>
          break;
 8007402:	bf00      	nop
 8007404:	e2e0      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007406:	bf00      	nop
 8007408:	e2de      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800740a:	bf00      	nop
        break;
 800740c:	e2dc      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800740e:	4b8e      	ldr	r3, [pc, #568]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007410:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007414:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007418:	60fb      	str	r3, [r7, #12]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007420:	d025      	beq.n	800746e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007428:	d82c      	bhi.n	8007484 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007430:	d013      	beq.n	800745a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007438:	d824      	bhi.n	8007484 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d004      	beq.n	800744a <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007446:	d004      	beq.n	8007452 <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8007448:	e01c      	b.n	8007484 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800744a:	f7fe ff89 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 800744e:	61f8      	str	r0, [r7, #28]
          break;
 8007450:	e01d      	b.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          frequency = HAL_RCC_GetSysClockFreq();
 8007452:	f7fe feed 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 8007456:	61f8      	str	r0, [r7, #28]
          break;
 8007458:	e019      	b.n	800748e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800745a:	4b7b      	ldr	r3, [pc, #492]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007462:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007466:	d10f      	bne.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 8007468:	4b78      	ldr	r3, [pc, #480]	; (800764c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800746a:	61fb      	str	r3, [r7, #28]
          break;
 800746c:	e00c      	b.n	8007488 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800746e:	4b76      	ldr	r3, [pc, #472]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007474:	f003 0302 	and.w	r3, r3, #2
 8007478:	2b02      	cmp	r3, #2
 800747a:	d107      	bne.n	800748c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
            frequency = LSE_VALUE;
 800747c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007480:	61fb      	str	r3, [r7, #28]
          break;
 8007482:	e003      	b.n	800748c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
          break;
 8007484:	bf00      	nop
 8007486:	e29f      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007488:	bf00      	nop
 800748a:	e29d      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800748c:	bf00      	nop
        break;
 800748e:	e29b      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8007490:	4b6d      	ldr	r3, [pc, #436]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007496:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800749a:	60fb      	str	r3, [r7, #12]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80074a2:	d025      	beq.n	80074f0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80074aa:	d82c      	bhi.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074b2:	d013      	beq.n	80074dc <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074ba:	d824      	bhi.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d004      	beq.n	80074cc <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074c8:	d004      	beq.n	80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
          break;
 80074ca:	e01c      	b.n	8007506 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80074cc:	f7fe ff48 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 80074d0:	61f8      	str	r0, [r7, #28]
          break;
 80074d2:	e01d      	b.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          frequency = HAL_RCC_GetSysClockFreq();
 80074d4:	f7fe feac 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80074d8:	61f8      	str	r0, [r7, #28]
          break;
 80074da:	e019      	b.n	8007510 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80074dc:	4b5a      	ldr	r3, [pc, #360]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074e8:	d10f      	bne.n	800750a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = HSI_VALUE;
 80074ea:	4b58      	ldr	r3, [pc, #352]	; (800764c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 80074ec:	61fb      	str	r3, [r7, #28]
          break;
 80074ee:	e00c      	b.n	800750a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80074f0:	4b55      	ldr	r3, [pc, #340]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80074f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074f6:	f003 0302 	and.w	r3, r3, #2
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d107      	bne.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
            frequency = LSE_VALUE;
 80074fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007502:	61fb      	str	r3, [r7, #28]
          break;
 8007504:	e003      	b.n	800750e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
          break;
 8007506:	bf00      	nop
 8007508:	e25e      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800750a:	bf00      	nop
 800750c:	e25c      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800750e:	bf00      	nop
        break;
 8007510:	e25a      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8007512:	4b4d      	ldr	r3, [pc, #308]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007518:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800751c:	60fb      	str	r3, [r7, #12]
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007524:	d007      	beq.n	8007536 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800752c:	d12f      	bne.n	800758e <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          frequency = HAL_RCC_GetSysClockFreq();
 800752e:	f7fe fe7f 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 8007532:	61f8      	str	r0, [r7, #28]
          break;
 8007534:	e02e      	b.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8007536:	4b44      	ldr	r3, [pc, #272]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800753e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007542:	d126      	bne.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 8007544:	4b40      	ldr	r3, [pc, #256]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800754c:	2b00      	cmp	r3, #0
 800754e:	d020      	beq.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007550:	4b3d      	ldr	r3, [pc, #244]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007552:	691b      	ldr	r3, [r3, #16]
 8007554:	0a1b      	lsrs	r3, r3, #8
 8007556:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800755a:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	fb03 f202 	mul.w	r2, r3, r2
 8007564:	4b38      	ldr	r3, [pc, #224]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007566:	691b      	ldr	r3, [r3, #16]
 8007568:	091b      	lsrs	r3, r3, #4
 800756a:	f003 030f 	and.w	r3, r3, #15
 800756e:	3301      	adds	r3, #1
 8007570:	fbb2 f3f3 	udiv	r3, r2, r3
 8007574:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8007576:	4b34      	ldr	r3, [pc, #208]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007578:	691b      	ldr	r3, [r3, #16]
 800757a:	0e5b      	lsrs	r3, r3, #25
 800757c:	f003 0303 	and.w	r3, r3, #3
 8007580:	3301      	adds	r3, #1
 8007582:	005b      	lsls	r3, r3, #1
 8007584:	69ba      	ldr	r2, [r7, #24]
 8007586:	fbb2 f3f3 	udiv	r3, r2, r3
 800758a:	61fb      	str	r3, [r7, #28]
          break;
 800758c:	e001      	b.n	8007592 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
          break;
 800758e:	bf00      	nop
 8007590:	e21a      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007592:	bf00      	nop
        break;
 8007594:	e218      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8007596:	4b2c      	ldr	r3, [pc, #176]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007598:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800759c:	f003 0304 	and.w	r3, r3, #4
 80075a0:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d103      	bne.n	80075b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa18>
          frequency = HAL_RCC_GetPCLK2Freq();
 80075a8:	f7fe fef0 	bl	800638c <HAL_RCC_GetPCLK2Freq>
 80075ac:	61f8      	str	r0, [r7, #28]
        break;
 80075ae:	e20b      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          frequency = HAL_RCC_GetSysClockFreq();
 80075b0:	f7fe fe3e 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80075b4:	61f8      	str	r0, [r7, #28]
        break;
 80075b6:	e207      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 80075b8:	4b23      	ldr	r3, [pc, #140]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80075ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80075be:	f003 0318 	and.w	r3, r3, #24
 80075c2:	60fb      	str	r3, [r7, #12]
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2b10      	cmp	r3, #16
 80075c8:	d010      	beq.n	80075ec <HAL_RCCEx_GetPeriphCLKFreq+0xa54>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2b10      	cmp	r3, #16
 80075ce:	d834      	bhi.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d003      	beq.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2b08      	cmp	r3, #8
 80075da:	d024      	beq.n	8007626 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
          break;
 80075dc:	e02d      	b.n	800763a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80075de:	69b9      	ldr	r1, [r7, #24]
 80075e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80075e4:	f000 fbf2 	bl	8007dcc <RCCEx_GetSAIxPeriphCLKFreq>
 80075e8:	61f8      	str	r0, [r7, #28]
          break;
 80075ea:	e02b      	b.n	8007644 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80075ec:	4b16      	ldr	r3, [pc, #88]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 0302 	and.w	r3, r3, #2
 80075f4:	2b02      	cmp	r3, #2
 80075f6:	d122      	bne.n	800763e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80075f8:	4b13      	ldr	r3, [pc, #76]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f003 0308 	and.w	r3, r3, #8
 8007600:	2b00      	cmp	r3, #0
 8007602:	d005      	beq.n	8007610 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8007604:	4b10      	ldr	r3, [pc, #64]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	091b      	lsrs	r3, r3, #4
 800760a:	f003 030f 	and.w	r3, r3, #15
 800760e:	e005      	b.n	800761c <HAL_RCCEx_GetPeriphCLKFreq+0xa84>
 8007610:	4b0d      	ldr	r3, [pc, #52]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007612:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007616:	0a1b      	lsrs	r3, r3, #8
 8007618:	f003 030f 	and.w	r3, r3, #15
 800761c:	4a0c      	ldr	r2, [pc, #48]	; (8007650 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800761e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007622:	61fb      	str	r3, [r7, #28]
          break;
 8007624:	e00b      	b.n	800763e <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007626:	4b08      	ldr	r3, [pc, #32]	; (8007648 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800762e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007632:	d106      	bne.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 8007634:	4b05      	ldr	r3, [pc, #20]	; (800764c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8007636:	61fb      	str	r3, [r7, #28]
          break;
 8007638:	e003      	b.n	8007642 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          break;
 800763a:	bf00      	nop
 800763c:	e1c4      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800763e:	bf00      	nop
 8007640:	e1c2      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007642:	bf00      	nop
        break;
 8007644:	e1c0      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
 8007646:	bf00      	nop
 8007648:	40021000 	.word	0x40021000
 800764c:	00f42400 	.word	0x00f42400
 8007650:	0800ebcc 	.word	0x0800ebcc
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8007654:	4b96      	ldr	r3, [pc, #600]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800765a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800765e:	60fb      	str	r3, [r7, #12]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007666:	d013      	beq.n	8007690 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800766e:	d819      	bhi.n	80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d004      	beq.n	8007680 <HAL_RCCEx_GetPeriphCLKFreq+0xae8>
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800767c:	d004      	beq.n	8007688 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>
          break;
 800767e:	e011      	b.n	80076a4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007680:	f7fe fe6e 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 8007684:	61f8      	str	r0, [r7, #28]
          break;
 8007686:	e010      	b.n	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          frequency = HAL_RCC_GetSysClockFreq();
 8007688:	f7fe fdd2 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 800768c:	61f8      	str	r0, [r7, #28]
          break;
 800768e:	e00c      	b.n	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007690:	4b87      	ldr	r3, [pc, #540]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007698:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800769c:	d104      	bne.n	80076a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
            frequency = HSI_VALUE;
 800769e:	4b85      	ldr	r3, [pc, #532]	; (80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80076a0:	61fb      	str	r3, [r7, #28]
          break;
 80076a2:	e001      	b.n	80076a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
          break;
 80076a4:	bf00      	nop
 80076a6:	e18f      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80076a8:	bf00      	nop
        break;
 80076aa:	e18d      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80076ac:	4b80      	ldr	r3, [pc, #512]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80076ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80076b6:	60fb      	str	r3, [r7, #12]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076be:	d013      	beq.n	80076e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb50>
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076c6:	d819      	bhi.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d004      	beq.n	80076d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb40>
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076d4:	d004      	beq.n	80076e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          break;
 80076d6:	e011      	b.n	80076fc <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          frequency = HAL_RCC_GetPCLK1Freq();
 80076d8:	f7fe fe42 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 80076dc:	61f8      	str	r0, [r7, #28]
          break;
 80076de:	e010      	b.n	8007702 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetSysClockFreq();
 80076e0:	f7fe fda6 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80076e4:	61f8      	str	r0, [r7, #28]
          break;
 80076e6:	e00c      	b.n	8007702 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80076e8:	4b71      	ldr	r3, [pc, #452]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076f4:	d104      	bne.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
            frequency = HSI_VALUE;
 80076f6:	4b6f      	ldr	r3, [pc, #444]	; (80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80076f8:	61fb      	str	r3, [r7, #28]
          break;
 80076fa:	e001      	b.n	8007700 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          break;
 80076fc:	bf00      	nop
 80076fe:	e163      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007700:	bf00      	nop
        break;
 8007702:	e161      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8007704:	4b6a      	ldr	r3, [pc, #424]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800770a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800770e:	60fb      	str	r3, [r7, #12]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007716:	d013      	beq.n	8007740 <HAL_RCCEx_GetPeriphCLKFreq+0xba8>
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800771e:	d819      	bhi.n	8007754 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d004      	beq.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0xb98>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800772c:	d004      	beq.n	8007738 <HAL_RCCEx_GetPeriphCLKFreq+0xba0>
          break;
 800772e:	e011      	b.n	8007754 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007730:	f7fe fe16 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 8007734:	61f8      	str	r0, [r7, #28]
          break;
 8007736:	e010      	b.n	800775a <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          frequency = HAL_RCC_GetSysClockFreq();
 8007738:	f7fe fd7a 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 800773c:	61f8      	str	r0, [r7, #28]
          break;
 800773e:	e00c      	b.n	800775a <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007740:	4b5b      	ldr	r3, [pc, #364]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007748:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800774c:	d104      	bne.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
            frequency = HSI_VALUE;
 800774e:	4b59      	ldr	r3, [pc, #356]	; (80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007750:	61fb      	str	r3, [r7, #28]
          break;
 8007752:	e001      	b.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
          break;
 8007754:	bf00      	nop
 8007756:	e137      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007758:	bf00      	nop
        break;
 800775a:	e135      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800775c:	4b54      	ldr	r3, [pc, #336]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800775e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007762:	f003 0303 	and.w	r3, r3, #3
 8007766:	60fb      	str	r3, [r7, #12]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2b02      	cmp	r3, #2
 800776c:	d011      	beq.n	8007792 <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	2b02      	cmp	r3, #2
 8007772:	d818      	bhi.n	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d003      	beq.n	8007782 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2b01      	cmp	r3, #1
 800777e:	d004      	beq.n	800778a <HAL_RCCEx_GetPeriphCLKFreq+0xbf2>
          break;
 8007780:	e011      	b.n	80077a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8007782:	f7fe fded 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 8007786:	61f8      	str	r0, [r7, #28]
          break;
 8007788:	e010      	b.n	80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          frequency = HAL_RCC_GetSysClockFreq();
 800778a:	f7fe fd51 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 800778e:	61f8      	str	r0, [r7, #28]
          break;
 8007790:	e00c      	b.n	80077ac <HAL_RCCEx_GetPeriphCLKFreq+0xc14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007792:	4b47      	ldr	r3, [pc, #284]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800779a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800779e:	d104      	bne.n	80077aa <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
            frequency = HSI_VALUE;
 80077a0:	4b44      	ldr	r3, [pc, #272]	; (80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80077a2:	61fb      	str	r3, [r7, #28]
          break;
 80077a4:	e001      	b.n	80077aa <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
          break;
 80077a6:	bf00      	nop
 80077a8:	e10e      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80077aa:	bf00      	nop
        break;
 80077ac:	e10c      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80077ae:	4b40      	ldr	r3, [pc, #256]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80077b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077b4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80077b8:	60fb      	str	r3, [r7, #12]
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80077c0:	d02c      	beq.n	800781c <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80077c8:	d833      	bhi.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80077d0:	d01a      	beq.n	8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xc70>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80077d8:	d82b      	bhi.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d004      	beq.n	80077ea <HAL_RCCEx_GetPeriphCLKFreq+0xc52>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80077e6:	d004      	beq.n	80077f2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
          break;
 80077e8:	e023      	b.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          frequency = HAL_RCC_GetPCLK1Freq();
 80077ea:	f7fe fdb9 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 80077ee:	61f8      	str	r0, [r7, #28]
          break;
 80077f0:	e026      	b.n	8007840 <HAL_RCCEx_GetPeriphCLKFreq+0xca8>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80077f2:	4b2f      	ldr	r3, [pc, #188]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 80077f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80077f8:	f003 0302 	and.w	r3, r3, #2
 80077fc:	2b02      	cmp	r3, #2
 80077fe:	d11a      	bne.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
              frequency = LSI_VALUE;
 8007800:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007804:	61fb      	str	r3, [r7, #28]
          break;
 8007806:	e016      	b.n	8007836 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007808:	4b29      	ldr	r3, [pc, #164]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007814:	d111      	bne.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = HSI_VALUE;
 8007816:	4b27      	ldr	r3, [pc, #156]	; (80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 8007818:	61fb      	str	r3, [r7, #28]
          break;
 800781a:	e00e      	b.n	800783a <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800781c:	4b24      	ldr	r3, [pc, #144]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800781e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007822:	f003 0302 	and.w	r3, r3, #2
 8007826:	2b02      	cmp	r3, #2
 8007828:	d109      	bne.n	800783e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
            frequency = LSE_VALUE;
 800782a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800782e:	61fb      	str	r3, [r7, #28]
          break;
 8007830:	e005      	b.n	800783e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
          break;
 8007832:	bf00      	nop
 8007834:	e0c8      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 8007836:	bf00      	nop
 8007838:	e0c6      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800783a:	bf00      	nop
 800783c:	e0c4      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 800783e:	bf00      	nop
        break;
 8007840:	e0c2      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007842:	4b1b      	ldr	r3, [pc, #108]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007848:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800784c:	60fb      	str	r3, [r7, #12]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007854:	d030      	beq.n	80078b8 <HAL_RCCEx_GetPeriphCLKFreq+0xd20>
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800785c:	d837      	bhi.n	80078ce <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007864:	d01a      	beq.n	800789c <HAL_RCCEx_GetPeriphCLKFreq+0xd04>
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800786c:	d82f      	bhi.n	80078ce <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d004      	beq.n	800787e <HAL_RCCEx_GetPeriphCLKFreq+0xce6>
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800787a:	d004      	beq.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0xcee>
          break;
 800787c:	e027      	b.n	80078ce <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          frequency = HAL_RCC_GetPCLK1Freq();
 800787e:	f7fe fd6f 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 8007882:	61f8      	str	r0, [r7, #28]
          break;
 8007884:	e02a      	b.n	80078dc <HAL_RCCEx_GetPeriphCLKFreq+0xd44>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8007886:	4b0a      	ldr	r3, [pc, #40]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8007888:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800788c:	f003 0302 	and.w	r3, r3, #2
 8007890:	2b02      	cmp	r3, #2
 8007892:	d11e      	bne.n	80078d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
              frequency = LSI_VALUE;
 8007894:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8007898:	61fb      	str	r3, [r7, #28]
          break;
 800789a:	e01a      	b.n	80078d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800789c:	4b04      	ldr	r3, [pc, #16]	; (80078b0 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80078a8:	d115      	bne.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = HSI_VALUE;
 80078aa:	4b02      	ldr	r3, [pc, #8]	; (80078b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>)
 80078ac:	61fb      	str	r3, [r7, #28]
          break;
 80078ae:	e012      	b.n	80078d6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 80078b0:	40021000 	.word	0x40021000
 80078b4:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80078b8:	4b46      	ldr	r3, [pc, #280]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80078ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078be:	f003 0302 	and.w	r3, r3, #2
 80078c2:	2b02      	cmp	r3, #2
 80078c4:	d109      	bne.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
            frequency = LSE_VALUE;
 80078c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80078ca:	61fb      	str	r3, [r7, #28]
          break;
 80078cc:	e005      	b.n	80078da <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
          break;
 80078ce:	bf00      	nop
 80078d0:	e07a      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80078d2:	bf00      	nop
 80078d4:	e078      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80078d6:	bf00      	nop
 80078d8:	e076      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80078da:	bf00      	nop
        break;
 80078dc:	e074      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 80078de:	4b3d      	ldr	r3, [pc, #244]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 80078e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80078e4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80078e8:	60fb      	str	r3, [r7, #12]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80078f0:	d02c      	beq.n	800794c <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80078f8:	d855      	bhi.n	80079a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d004      	beq.n	800790a <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007906:	d004      	beq.n	8007912 <HAL_RCCEx_GetPeriphCLKFreq+0xd7a>
          break;
 8007908:	e04d      	b.n	80079a6 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          frequency = HAL_RCC_GetSysClockFreq();
 800790a:	f7fe fc91 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 800790e:	61f8      	str	r0, [r7, #28]
          break;
 8007910:	e04e      	b.n	80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0xe18>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8007912:	4b30      	ldr	r3, [pc, #192]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 0302 	and.w	r3, r3, #2
 800791a:	2b02      	cmp	r3, #2
 800791c:	d145      	bne.n	80079aa <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800791e:	4b2d      	ldr	r3, [pc, #180]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0308 	and.w	r3, r3, #8
 8007926:	2b00      	cmp	r3, #0
 8007928:	d005      	beq.n	8007936 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 800792a:	4b2a      	ldr	r3, [pc, #168]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	091b      	lsrs	r3, r3, #4
 8007930:	f003 030f 	and.w	r3, r3, #15
 8007934:	e005      	b.n	8007942 <HAL_RCCEx_GetPeriphCLKFreq+0xdaa>
 8007936:	4b27      	ldr	r3, [pc, #156]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800793c:	0a1b      	lsrs	r3, r3, #8
 800793e:	f003 030f 	and.w	r3, r3, #15
 8007942:	4a25      	ldr	r2, [pc, #148]	; (80079d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>)
 8007944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007948:	61fb      	str	r3, [r7, #28]
          break;
 800794a:	e02e      	b.n	80079aa <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800794c:	4b21      	ldr	r3, [pc, #132]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007954:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007958:	d129      	bne.n	80079ae <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800795a:	4b1e      	ldr	r3, [pc, #120]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800795c:	68db      	ldr	r3, [r3, #12]
 800795e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007962:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007966:	d122      	bne.n	80079ae <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007968:	4b1a      	ldr	r3, [pc, #104]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	0a1b      	lsrs	r3, r3, #8
 800796e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007972:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007974:	69bb      	ldr	r3, [r7, #24]
 8007976:	68ba      	ldr	r2, [r7, #8]
 8007978:	fb03 f202 	mul.w	r2, r3, r2
 800797c:	4b15      	ldr	r3, [pc, #84]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	091b      	lsrs	r3, r3, #4
 8007982:	f003 030f 	and.w	r3, r3, #15
 8007986:	3301      	adds	r3, #1
 8007988:	fbb2 f3f3 	udiv	r3, r2, r3
 800798c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800798e:	4b11      	ldr	r3, [pc, #68]	; (80079d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	0d5b      	lsrs	r3, r3, #21
 8007994:	f003 0303 	and.w	r3, r3, #3
 8007998:	3301      	adds	r3, #1
 800799a:	005b      	lsls	r3, r3, #1
 800799c:	69ba      	ldr	r2, [r7, #24]
 800799e:	fbb2 f3f3 	udiv	r3, r2, r3
 80079a2:	61fb      	str	r3, [r7, #28]
          break;
 80079a4:	e003      	b.n	80079ae <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          break;
 80079a6:	bf00      	nop
 80079a8:	e00e      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80079aa:	bf00      	nop
 80079ac:	e00c      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
          break;
 80079ae:	bf00      	nop
        break;
 80079b0:	e00a      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079b2:	bf00      	nop
 80079b4:	e008      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079b6:	bf00      	nop
 80079b8:	e006      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079ba:	bf00      	nop
 80079bc:	e004      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079be:	bf00      	nop
 80079c0:	e002      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079c2:	bf00      	nop
 80079c4:	e000      	b.n	80079c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe30>
      break;
 80079c6:	bf00      	nop
    }
  }

  return(frequency);
 80079c8:	69fb      	ldr	r3, [r7, #28]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3720      	adds	r7, #32
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop
 80079d4:	40021000 	.word	0x40021000
 80079d8:	0800ebcc 	.word	0x0800ebcc

080079dc <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80079dc:	b480      	push	{r7}
 80079de:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80079e0:	4b05      	ldr	r3, [pc, #20]	; (80079f8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	4a04      	ldr	r2, [pc, #16]	; (80079f8 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80079e6:	f043 0304 	orr.w	r3, r3, #4
 80079ea:	6013      	str	r3, [r2, #0]
}
 80079ec:	bf00      	nop
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	40021000 	.word	0x40021000

080079fc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b084      	sub	sp, #16
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
 8007a04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007a0a:	4b72      	ldr	r3, [pc, #456]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a0c:	68db      	ldr	r3, [r3, #12]
 8007a0e:	f003 0303 	and.w	r3, r3, #3
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00e      	beq.n	8007a34 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007a16:	4b6f      	ldr	r3, [pc, #444]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a18:	68db      	ldr	r3, [r3, #12]
 8007a1a:	f003 0203 	and.w	r2, r3, #3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d103      	bne.n	8007a2e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
       ||
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d142      	bne.n	8007ab4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	73fb      	strb	r3, [r7, #15]
 8007a32:	e03f      	b.n	8007ab4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b03      	cmp	r3, #3
 8007a3a:	d018      	beq.n	8007a6e <RCCEx_PLLSAI1_Config+0x72>
 8007a3c:	2b03      	cmp	r3, #3
 8007a3e:	d825      	bhi.n	8007a8c <RCCEx_PLLSAI1_Config+0x90>
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d002      	beq.n	8007a4a <RCCEx_PLLSAI1_Config+0x4e>
 8007a44:	2b02      	cmp	r3, #2
 8007a46:	d009      	beq.n	8007a5c <RCCEx_PLLSAI1_Config+0x60>
 8007a48:	e020      	b.n	8007a8c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007a4a:	4b62      	ldr	r3, [pc, #392]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f003 0302 	and.w	r3, r3, #2
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d11d      	bne.n	8007a92 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a5a:	e01a      	b.n	8007a92 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007a5c:	4b5d      	ldr	r3, [pc, #372]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d116      	bne.n	8007a96 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007a6c:	e013      	b.n	8007a96 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007a6e:	4b59      	ldr	r3, [pc, #356]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d10f      	bne.n	8007a9a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007a7a:	4b56      	ldr	r3, [pc, #344]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d109      	bne.n	8007a9a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007a86:	2301      	movs	r3, #1
 8007a88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007a8a:	e006      	b.n	8007a9a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8007a90:	e004      	b.n	8007a9c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007a92:	bf00      	nop
 8007a94:	e002      	b.n	8007a9c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007a96:	bf00      	nop
 8007a98:	e000      	b.n	8007a9c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007a9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8007a9c:	7bfb      	ldrb	r3, [r7, #15]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d108      	bne.n	8007ab4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8007aa2:	4b4c      	ldr	r3, [pc, #304]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	f023 0203 	bic.w	r2, r3, #3
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4949      	ldr	r1, [pc, #292]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007ab4:	7bfb      	ldrb	r3, [r7, #15]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f040 8086 	bne.w	8007bc8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007abc:	4b45      	ldr	r3, [pc, #276]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	4a44      	ldr	r2, [pc, #272]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ac2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007ac6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ac8:	f7fc fa54 	bl	8003f74 <HAL_GetTick>
 8007acc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007ace:	e009      	b.n	8007ae4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007ad0:	f7fc fa50 	bl	8003f74 <HAL_GetTick>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	1ad3      	subs	r3, r2, r3
 8007ada:	2b02      	cmp	r3, #2
 8007adc:	d902      	bls.n	8007ae4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007ade:	2303      	movs	r3, #3
 8007ae0:	73fb      	strb	r3, [r7, #15]
        break;
 8007ae2:	e005      	b.n	8007af0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007ae4:	4b3b      	ldr	r3, [pc, #236]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1ef      	bne.n	8007ad0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007af0:	7bfb      	ldrb	r3, [r7, #15]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d168      	bne.n	8007bc8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d113      	bne.n	8007b24 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007afc:	4b35      	ldr	r3, [pc, #212]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007afe:	691a      	ldr	r2, [r3, #16]
 8007b00:	4b35      	ldr	r3, [pc, #212]	; (8007bd8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007b02:	4013      	ands	r3, r2
 8007b04:	687a      	ldr	r2, [r7, #4]
 8007b06:	6892      	ldr	r2, [r2, #8]
 8007b08:	0211      	lsls	r1, r2, #8
 8007b0a:	687a      	ldr	r2, [r7, #4]
 8007b0c:	68d2      	ldr	r2, [r2, #12]
 8007b0e:	06d2      	lsls	r2, r2, #27
 8007b10:	4311      	orrs	r1, r2
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	6852      	ldr	r2, [r2, #4]
 8007b16:	3a01      	subs	r2, #1
 8007b18:	0112      	lsls	r2, r2, #4
 8007b1a:	430a      	orrs	r2, r1
 8007b1c:	492d      	ldr	r1, [pc, #180]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	610b      	str	r3, [r1, #16]
 8007b22:	e02d      	b.n	8007b80 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d115      	bne.n	8007b56 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b2a:	4b2a      	ldr	r3, [pc, #168]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b2c:	691a      	ldr	r2, [r3, #16]
 8007b2e:	4b2b      	ldr	r3, [pc, #172]	; (8007bdc <RCCEx_PLLSAI1_Config+0x1e0>)
 8007b30:	4013      	ands	r3, r2
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	6892      	ldr	r2, [r2, #8]
 8007b36:	0211      	lsls	r1, r2, #8
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	6912      	ldr	r2, [r2, #16]
 8007b3c:	0852      	lsrs	r2, r2, #1
 8007b3e:	3a01      	subs	r2, #1
 8007b40:	0552      	lsls	r2, r2, #21
 8007b42:	4311      	orrs	r1, r2
 8007b44:	687a      	ldr	r2, [r7, #4]
 8007b46:	6852      	ldr	r2, [r2, #4]
 8007b48:	3a01      	subs	r2, #1
 8007b4a:	0112      	lsls	r2, r2, #4
 8007b4c:	430a      	orrs	r2, r1
 8007b4e:	4921      	ldr	r1, [pc, #132]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b50:	4313      	orrs	r3, r2
 8007b52:	610b      	str	r3, [r1, #16]
 8007b54:	e014      	b.n	8007b80 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007b56:	4b1f      	ldr	r3, [pc, #124]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b58:	691a      	ldr	r2, [r3, #16]
 8007b5a:	4b21      	ldr	r3, [pc, #132]	; (8007be0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007b5c:	4013      	ands	r3, r2
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	6892      	ldr	r2, [r2, #8]
 8007b62:	0211      	lsls	r1, r2, #8
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	6952      	ldr	r2, [r2, #20]
 8007b68:	0852      	lsrs	r2, r2, #1
 8007b6a:	3a01      	subs	r2, #1
 8007b6c:	0652      	lsls	r2, r2, #25
 8007b6e:	4311      	orrs	r1, r2
 8007b70:	687a      	ldr	r2, [r7, #4]
 8007b72:	6852      	ldr	r2, [r2, #4]
 8007b74:	3a01      	subs	r2, #1
 8007b76:	0112      	lsls	r2, r2, #4
 8007b78:	430a      	orrs	r2, r1
 8007b7a:	4916      	ldr	r1, [pc, #88]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007b80:	4b14      	ldr	r3, [pc, #80]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a13      	ldr	r2, [pc, #76]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007b86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007b8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b8c:	f7fc f9f2 	bl	8003f74 <HAL_GetTick>
 8007b90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007b92:	e009      	b.n	8007ba8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007b94:	f7fc f9ee 	bl	8003f74 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b02      	cmp	r3, #2
 8007ba0:	d902      	bls.n	8007ba8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	73fb      	strb	r3, [r7, #15]
          break;
 8007ba6:	e005      	b.n	8007bb4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007ba8:	4b0a      	ldr	r3, [pc, #40]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d0ef      	beq.n	8007b94 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007bb4:	7bfb      	ldrb	r3, [r7, #15]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d106      	bne.n	8007bc8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007bba:	4b06      	ldr	r3, [pc, #24]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007bbc:	691a      	ldr	r2, [r3, #16]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	699b      	ldr	r3, [r3, #24]
 8007bc2:	4904      	ldr	r1, [pc, #16]	; (8007bd4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bca:	4618      	mov	r0, r3
 8007bcc:	3710      	adds	r7, #16
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	40021000 	.word	0x40021000
 8007bd8:	07ff800f 	.word	0x07ff800f
 8007bdc:	ff9f800f 	.word	0xff9f800f
 8007be0:	f9ff800f 	.word	0xf9ff800f

08007be4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007bf2:	4b72      	ldr	r3, [pc, #456]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	f003 0303 	and.w	r3, r3, #3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00e      	beq.n	8007c1c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007bfe:	4b6f      	ldr	r3, [pc, #444]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	f003 0203 	and.w	r2, r3, #3
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d103      	bne.n	8007c16 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
       ||
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d142      	bne.n	8007c9c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	73fb      	strb	r3, [r7, #15]
 8007c1a:	e03f      	b.n	8007c9c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	2b03      	cmp	r3, #3
 8007c22:	d018      	beq.n	8007c56 <RCCEx_PLLSAI2_Config+0x72>
 8007c24:	2b03      	cmp	r3, #3
 8007c26:	d825      	bhi.n	8007c74 <RCCEx_PLLSAI2_Config+0x90>
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d002      	beq.n	8007c32 <RCCEx_PLLSAI2_Config+0x4e>
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d009      	beq.n	8007c44 <RCCEx_PLLSAI2_Config+0x60>
 8007c30:	e020      	b.n	8007c74 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007c32:	4b62      	ldr	r3, [pc, #392]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0302 	and.w	r3, r3, #2
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d11d      	bne.n	8007c7a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c42:	e01a      	b.n	8007c7a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007c44:	4b5d      	ldr	r3, [pc, #372]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d116      	bne.n	8007c7e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007c54:	e013      	b.n	8007c7e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007c56:	4b59      	ldr	r3, [pc, #356]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d10f      	bne.n	8007c82 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007c62:	4b56      	ldr	r3, [pc, #344]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d109      	bne.n	8007c82 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007c72:	e006      	b.n	8007c82 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	73fb      	strb	r3, [r7, #15]
      break;
 8007c78:	e004      	b.n	8007c84 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007c7a:	bf00      	nop
 8007c7c:	e002      	b.n	8007c84 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007c7e:	bf00      	nop
 8007c80:	e000      	b.n	8007c84 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007c82:	bf00      	nop
    }

    if(status == HAL_OK)
 8007c84:	7bfb      	ldrb	r3, [r7, #15]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d108      	bne.n	8007c9c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8007c8a:	4b4c      	ldr	r3, [pc, #304]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c8c:	68db      	ldr	r3, [r3, #12]
 8007c8e:	f023 0203 	bic.w	r2, r3, #3
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4949      	ldr	r1, [pc, #292]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007c9c:	7bfb      	ldrb	r3, [r7, #15]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	f040 8086 	bne.w	8007db0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007ca4:	4b45      	ldr	r3, [pc, #276]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a44      	ldr	r2, [pc, #272]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007cae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007cb0:	f7fc f960 	bl	8003f74 <HAL_GetTick>
 8007cb4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007cb6:	e009      	b.n	8007ccc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007cb8:	f7fc f95c 	bl	8003f74 <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	d902      	bls.n	8007ccc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	73fb      	strb	r3, [r7, #15]
        break;
 8007cca:	e005      	b.n	8007cd8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007ccc:	4b3b      	ldr	r3, [pc, #236]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1ef      	bne.n	8007cb8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007cd8:	7bfb      	ldrb	r3, [r7, #15]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d168      	bne.n	8007db0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d113      	bne.n	8007d0c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007ce4:	4b35      	ldr	r3, [pc, #212]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ce6:	695a      	ldr	r2, [r3, #20]
 8007ce8:	4b35      	ldr	r3, [pc, #212]	; (8007dc0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007cea:	4013      	ands	r3, r2
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	6892      	ldr	r2, [r2, #8]
 8007cf0:	0211      	lsls	r1, r2, #8
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	68d2      	ldr	r2, [r2, #12]
 8007cf6:	06d2      	lsls	r2, r2, #27
 8007cf8:	4311      	orrs	r1, r2
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	6852      	ldr	r2, [r2, #4]
 8007cfe:	3a01      	subs	r2, #1
 8007d00:	0112      	lsls	r2, r2, #4
 8007d02:	430a      	orrs	r2, r1
 8007d04:	492d      	ldr	r1, [pc, #180]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d06:	4313      	orrs	r3, r2
 8007d08:	614b      	str	r3, [r1, #20]
 8007d0a:	e02d      	b.n	8007d68 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d115      	bne.n	8007d3e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d12:	4b2a      	ldr	r3, [pc, #168]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d14:	695a      	ldr	r2, [r3, #20]
 8007d16:	4b2b      	ldr	r3, [pc, #172]	; (8007dc4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8007d18:	4013      	ands	r3, r2
 8007d1a:	687a      	ldr	r2, [r7, #4]
 8007d1c:	6892      	ldr	r2, [r2, #8]
 8007d1e:	0211      	lsls	r1, r2, #8
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	6912      	ldr	r2, [r2, #16]
 8007d24:	0852      	lsrs	r2, r2, #1
 8007d26:	3a01      	subs	r2, #1
 8007d28:	0552      	lsls	r2, r2, #21
 8007d2a:	4311      	orrs	r1, r2
 8007d2c:	687a      	ldr	r2, [r7, #4]
 8007d2e:	6852      	ldr	r2, [r2, #4]
 8007d30:	3a01      	subs	r2, #1
 8007d32:	0112      	lsls	r2, r2, #4
 8007d34:	430a      	orrs	r2, r1
 8007d36:	4921      	ldr	r1, [pc, #132]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	614b      	str	r3, [r1, #20]
 8007d3c:	e014      	b.n	8007d68 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007d3e:	4b1f      	ldr	r3, [pc, #124]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d40:	695a      	ldr	r2, [r3, #20]
 8007d42:	4b21      	ldr	r3, [pc, #132]	; (8007dc8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8007d44:	4013      	ands	r3, r2
 8007d46:	687a      	ldr	r2, [r7, #4]
 8007d48:	6892      	ldr	r2, [r2, #8]
 8007d4a:	0211      	lsls	r1, r2, #8
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	6952      	ldr	r2, [r2, #20]
 8007d50:	0852      	lsrs	r2, r2, #1
 8007d52:	3a01      	subs	r2, #1
 8007d54:	0652      	lsls	r2, r2, #25
 8007d56:	4311      	orrs	r1, r2
 8007d58:	687a      	ldr	r2, [r7, #4]
 8007d5a:	6852      	ldr	r2, [r2, #4]
 8007d5c:	3a01      	subs	r2, #1
 8007d5e:	0112      	lsls	r2, r2, #4
 8007d60:	430a      	orrs	r2, r1
 8007d62:	4916      	ldr	r1, [pc, #88]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d64:	4313      	orrs	r3, r2
 8007d66:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007d68:	4b14      	ldr	r3, [pc, #80]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a13      	ldr	r2, [pc, #76]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d74:	f7fc f8fe 	bl	8003f74 <HAL_GetTick>
 8007d78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d7a:	e009      	b.n	8007d90 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007d7c:	f7fc f8fa 	bl	8003f74 <HAL_GetTick>
 8007d80:	4602      	mov	r2, r0
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	1ad3      	subs	r3, r2, r3
 8007d86:	2b02      	cmp	r3, #2
 8007d88:	d902      	bls.n	8007d90 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	73fb      	strb	r3, [r7, #15]
          break;
 8007d8e:	e005      	b.n	8007d9c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007d90:	4b0a      	ldr	r3, [pc, #40]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d0ef      	beq.n	8007d7c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007d9c:	7bfb      	ldrb	r3, [r7, #15]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d106      	bne.n	8007db0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007da2:	4b06      	ldr	r3, [pc, #24]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007da4:	695a      	ldr	r2, [r3, #20]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	699b      	ldr	r3, [r3, #24]
 8007daa:	4904      	ldr	r1, [pc, #16]	; (8007dbc <RCCEx_PLLSAI2_Config+0x1d8>)
 8007dac:	4313      	orrs	r3, r2
 8007dae:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db2:	4618      	mov	r0, r3
 8007db4:	3710      	adds	r7, #16
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	40021000 	.word	0x40021000
 8007dc0:	07ff800f 	.word	0x07ff800f
 8007dc4:	ff9f800f 	.word	0xff9f800f
 8007dc8:	f9ff800f 	.word	0xf9ff800f

08007dcc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b089      	sub	sp, #36	; 0x24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8007dde:	2300      	movs	r3, #0
 8007de0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007de8:	d10b      	bne.n	8007e02 <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007dea:	4b7e      	ldr	r3, [pc, #504]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007dec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007df0:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8007df4:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8007df6:	69bb      	ldr	r3, [r7, #24]
 8007df8:	2b60      	cmp	r3, #96	; 0x60
 8007dfa:	d112      	bne.n	8007e22 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007dfc:	4b7a      	ldr	r3, [pc, #488]	; (8007fe8 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8007dfe:	61fb      	str	r3, [r7, #28]
 8007e00:	e00f      	b.n	8007e22 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e08:	d10b      	bne.n	8007e22 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007e0a:	4b76      	ldr	r3, [pc, #472]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e0c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007e10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e14:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8007e16:	69bb      	ldr	r3, [r7, #24]
 8007e18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e1c:	d101      	bne.n	8007e22 <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8007e1e:	4b72      	ldr	r3, [pc, #456]	; (8007fe8 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 8007e20:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8007e22:	69fb      	ldr	r3, [r7, #28]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	f040 80d6 	bne.w	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8007e2e:	69bb      	ldr	r3, [r7, #24]
 8007e30:	2b40      	cmp	r3, #64	; 0x40
 8007e32:	d003      	beq.n	8007e3c <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e3a:	d13b      	bne.n	8007eb4 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007e3c:	4b69      	ldr	r3, [pc, #420]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007e48:	f040 80c4 	bne.w	8007fd4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8007e4c:	4b65      	ldr	r3, [pc, #404]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e4e:	68db      	ldr	r3, [r3, #12]
 8007e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f000 80bd 	beq.w	8007fd4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8007e5a:	4b62      	ldr	r3, [pc, #392]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	091b      	lsrs	r3, r3, #4
 8007e60:	f003 030f 	and.w	r3, r3, #15
 8007e64:	3301      	adds	r3, #1
 8007e66:	693a      	ldr	r2, [r7, #16]
 8007e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e6c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8007e6e:	4b5d      	ldr	r3, [pc, #372]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e70:	68db      	ldr	r3, [r3, #12]
 8007e72:	0a1b      	lsrs	r3, r3, #8
 8007e74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e78:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 8007e7a:	4b5a      	ldr	r3, [pc, #360]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	0edb      	lsrs	r3, r3, #27
 8007e80:	f003 031f 	and.w	r3, r3, #31
 8007e84:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d10a      	bne.n	8007ea2 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8007e8c:	4b55      	ldr	r3, [pc, #340]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d002      	beq.n	8007e9e <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 8007e98:	2311      	movs	r3, #17
 8007e9a:	617b      	str	r3, [r7, #20]
 8007e9c:	e001      	b.n	8007ea2 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 8007e9e:	2307      	movs	r3, #7
 8007ea0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007ea2:	693b      	ldr	r3, [r7, #16]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	fb03 f202 	mul.w	r2, r3, r2
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eb0:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007eb2:	e08f      	b.n	8007fd4 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8007eb4:	69bb      	ldr	r3, [r7, #24]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d13a      	bne.n	8007f30 <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8007eba:	4b4a      	ldr	r3, [pc, #296]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ec2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ec6:	f040 8086 	bne.w	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8007eca:	4b46      	ldr	r3, [pc, #280]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d07f      	beq.n	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8007ed6:	4b43      	ldr	r3, [pc, #268]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007ed8:	691b      	ldr	r3, [r3, #16]
 8007eda:	091b      	lsrs	r3, r3, #4
 8007edc:	f003 030f 	and.w	r3, r3, #15
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	693a      	ldr	r2, [r7, #16]
 8007ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ee8:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8007eea:	4b3e      	ldr	r3, [pc, #248]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	0a1b      	lsrs	r3, r3, #8
 8007ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ef4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8007ef6:	4b3b      	ldr	r3, [pc, #236]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	0edb      	lsrs	r3, r3, #27
 8007efc:	f003 031f 	and.w	r3, r3, #31
 8007f00:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10a      	bne.n	8007f1e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8007f08:	4b36      	ldr	r3, [pc, #216]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f0a:	691b      	ldr	r3, [r3, #16]
 8007f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d002      	beq.n	8007f1a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8007f14:	2311      	movs	r3, #17
 8007f16:	617b      	str	r3, [r7, #20]
 8007f18:	e001      	b.n	8007f1e <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8007f1a:	2307      	movs	r3, #7
 8007f1c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	68fa      	ldr	r2, [r7, #12]
 8007f22:	fb03 f202 	mul.w	r2, r3, r2
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f2c:	61fb      	str	r3, [r7, #28]
 8007f2e:	e052      	b.n	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	2b80      	cmp	r3, #128	; 0x80
 8007f34:	d003      	beq.n	8007f3e <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f3c:	d109      	bne.n	8007f52 <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007f3e:	4b29      	ldr	r3, [pc, #164]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f4a:	d144      	bne.n	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8007f4c:	4b27      	ldr	r3, [pc, #156]	; (8007fec <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 8007f4e:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007f50:	e041      	b.n	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	2b20      	cmp	r3, #32
 8007f56:	d003      	beq.n	8007f60 <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 8007f58:	69bb      	ldr	r3, [r7, #24]
 8007f5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f5e:	d13a      	bne.n	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8007f60:	4b20      	ldr	r3, [pc, #128]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f6c:	d133      	bne.n	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8007f6e:	4b1d      	ldr	r3, [pc, #116]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f70:	695b      	ldr	r3, [r3, #20]
 8007f72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d02d      	beq.n	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 8007f7a:	4b1a      	ldr	r3, [pc, #104]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f7c:	695b      	ldr	r3, [r3, #20]
 8007f7e:	091b      	lsrs	r3, r3, #4
 8007f80:	f003 030f 	and.w	r3, r3, #15
 8007f84:	3301      	adds	r3, #1
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f8c:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8007f8e:	4b15      	ldr	r3, [pc, #84]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f90:	695b      	ldr	r3, [r3, #20]
 8007f92:	0a1b      	lsrs	r3, r3, #8
 8007f94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f98:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 8007f9a:	4b12      	ldr	r3, [pc, #72]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007f9c:	695b      	ldr	r3, [r3, #20]
 8007f9e:	0edb      	lsrs	r3, r3, #27
 8007fa0:	f003 031f 	and.w	r3, r3, #31
 8007fa4:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d10a      	bne.n	8007fc2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8007fac:	4b0d      	ldr	r3, [pc, #52]	; (8007fe4 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8007fae:	695b      	ldr	r3, [r3, #20]
 8007fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d002      	beq.n	8007fbe <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8007fb8:	2311      	movs	r3, #17
 8007fba:	617b      	str	r3, [r7, #20]
 8007fbc:	e001      	b.n	8007fc2 <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 8007fbe:	2307      	movs	r3, #7
 8007fc0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	68fa      	ldr	r2, [r7, #12]
 8007fc6:	fb03 f202 	mul.w	r2, r3, r2
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fd0:	61fb      	str	r3, [r7, #28]
 8007fd2:	e000      	b.n	8007fd6 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8007fd4:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8007fd6:	69fb      	ldr	r3, [r7, #28]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3724      	adds	r7, #36	; 0x24
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr
 8007fe4:	40021000 	.word	0x40021000
 8007fe8:	001fff68 	.word	0x001fff68
 8007fec:	00f42400 	.word	0x00f42400

08007ff0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b08a      	sub	sp, #40	; 0x28
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d101      	bne.n	8008002 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e1c7      	b.n	8008392 <HAL_SAI_Init+0x3a2>

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008008:	2b01      	cmp	r3, #1
 800800a:	d10e      	bne.n	800802a <HAL_SAI_Init+0x3a>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */
    if ((hsai->Instance != SAI1_Block_A) ||
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a81      	ldr	r2, [pc, #516]	; (8008218 <HAL_SAI_Init+0x228>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d107      	bne.n	8008026 <HAL_SAI_Init+0x36>
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	685b      	ldr	r3, [r3, #4]
    if ((hsai->Instance != SAI1_Block_A) ||
 800801a:	2b01      	cmp	r3, #1
 800801c:	d103      	bne.n	8008026 <HAL_SAI_Init+0x36>
        (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8008022:	2b00      	cmp	r3, #0
 8008024:	d001      	beq.n	800802a <HAL_SAI_Init+0x3a>
    {
      return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e1b3      	b.n	8008392 <HAL_SAI_Init+0x3a2>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 308d 	ldrb.w	r3, [r3, #141]	; 0x8d
 8008030:	b2db      	uxtb	r3, r3
 8008032:	2b00      	cmp	r3, #0
 8008034:	d106      	bne.n	8008044 <HAL_SAI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2200      	movs	r2, #0
 800803a:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f7fb fc64 	bl	800390c <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 f9b1 	bl	80083ac <SAI_Disable>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d001      	beq.n	8008054 <HAL_SAI_Init+0x64>
  {
    return HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e19e      	b.n	8008392 <HAL_SAI_Init+0x3a2>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2202      	movs	r2, #2
 8008058:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	2b02      	cmp	r3, #2
 8008062:	d00c      	beq.n	800807e <HAL_SAI_Init+0x8e>
 8008064:	2b02      	cmp	r3, #2
 8008066:	d80d      	bhi.n	8008084 <HAL_SAI_Init+0x94>
 8008068:	2b00      	cmp	r3, #0
 800806a:	d002      	beq.n	8008072 <HAL_SAI_Init+0x82>
 800806c:	2b01      	cmp	r3, #1
 800806e:	d003      	beq.n	8008078 <HAL_SAI_Init+0x88>
 8008070:	e008      	b.n	8008084 <HAL_SAI_Init+0x94>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8008072:	2300      	movs	r3, #0
 8008074:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008076:	e008      	b.n	800808a <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8008078:	2310      	movs	r3, #16
 800807a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800807c:	e005      	b.n	800808a <HAL_SAI_Init+0x9a>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800807e:	2320      	movs	r3, #32
 8008080:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008082:	e002      	b.n	800808a <HAL_SAI_Init+0x9a>
    default :
      tmpregisterGCR = 0;
 8008084:	2300      	movs	r3, #0
 8008086:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008088:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	2b03      	cmp	r3, #3
 8008090:	d81d      	bhi.n	80080ce <HAL_SAI_Init+0xde>
 8008092:	a201      	add	r2, pc, #4	; (adr r2, 8008098 <HAL_SAI_Init+0xa8>)
 8008094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008098:	080080a9 	.word	0x080080a9
 800809c:	080080af 	.word	0x080080af
 80080a0:	080080b7 	.word	0x080080b7
 80080a4:	080080bf 	.word	0x080080bf
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 80080a8:	2300      	movs	r3, #0
 80080aa:	61fb      	str	r3, [r7, #28]
      break;
 80080ac:	e012      	b.n	80080d4 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80080ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080b2:	61fb      	str	r3, [r7, #28]
      break;
 80080b4:	e00e      	b.n	80080d4 <HAL_SAI_Init+0xe4>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80080b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80080ba:	61fb      	str	r3, [r7, #28]
      break;
 80080bc:	e00a      	b.n	80080d4 <HAL_SAI_Init+0xe4>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80080be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80080c2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80080c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c6:	f043 0301 	orr.w	r3, r3, #1
 80080ca:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80080cc:	e002      	b.n	80080d4 <HAL_SAI_Init+0xe4>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80080ce:	2300      	movs	r3, #0
 80080d0:	61fb      	str	r3, [r7, #28]
      break;
 80080d2:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a4f      	ldr	r2, [pc, #316]	; (8008218 <HAL_SAI_Init+0x228>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d004      	beq.n	80080e8 <HAL_SAI_Init+0xf8>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a4e      	ldr	r2, [pc, #312]	; (800821c <HAL_SAI_Init+0x22c>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d103      	bne.n	80080f0 <HAL_SAI_Init+0x100>
  {
    SAI1->GCR = tmpregisterGCR;
 80080e8:	4a4d      	ldr	r2, [pc, #308]	; (8008220 <HAL_SAI_Init+0x230>)
 80080ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ec:	6013      	str	r3, [r2, #0]
 80080ee:	e002      	b.n	80080f6 <HAL_SAI_Init+0x106>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80080f0:	4a4c      	ldr	r2, [pc, #304]	; (8008224 <HAL_SAI_Init+0x234>)
 80080f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080f4:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	69db      	ldr	r3, [r3, #28]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d073      	beq.n	80081e6 <HAL_SAI_Init+0x1f6>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	4a45      	ldr	r2, [pc, #276]	; (8008218 <HAL_SAI_Init+0x228>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d004      	beq.n	8008112 <HAL_SAI_Init+0x122>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4a43      	ldr	r2, [pc, #268]	; (800821c <HAL_SAI_Init+0x22c>)
 800810e:	4293      	cmp	r3, r2
 8008110:	d105      	bne.n	800811e <HAL_SAI_Init+0x12e>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8008112:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008116:	f7fe fd3f 	bl	8006b98 <HAL_RCCEx_GetPeriphCLKFreq>
 800811a:	61b8      	str	r0, [r7, #24]
 800811c:	e004      	b.n	8008128 <HAL_SAI_Init+0x138>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800811e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8008122:	f7fe fd39 	bl	8006b98 <HAL_RCCEx_GetPeriphCLKFreq>
 8008126:	61b8      	str	r0, [r7, #24]
    /* Configure Master Clock Divider using the following formula :
       - If NOMCK = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NOMCK = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	695b      	ldr	r3, [r3, #20]
 800812c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008130:	d120      	bne.n	8008174 <HAL_SAI_Init+0x184>
    {
      /* NOMCK = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008136:	2b04      	cmp	r3, #4
 8008138:	d102      	bne.n	8008140 <HAL_SAI_Init+0x150>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 800813a:	2340      	movs	r3, #64	; 0x40
 800813c:	613b      	str	r3, [r7, #16]
 800813e:	e00a      	b.n	8008156 <HAL_SAI_Init+0x166>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008144:	2b08      	cmp	r3, #8
 8008146:	d103      	bne.n	8008150 <HAL_SAI_Init+0x160>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 8008148:	f44f 7380 	mov.w	r3, #256	; 0x100
 800814c:	613b      	str	r3, [r7, #16]
 800814e:	e002      	b.n	8008156 <HAL_SAI_Init+0x166>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008154:	613b      	str	r3, [r7, #16]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8008156:	69ba      	ldr	r2, [r7, #24]
 8008158:	4613      	mov	r3, r2
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	4413      	add	r3, r2
 800815e:	005b      	lsls	r3, r3, #1
 8008160:	4619      	mov	r1, r3
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	69db      	ldr	r3, [r3, #28]
 8008166:	693a      	ldr	r2, [r7, #16]
 8008168:	fb02 f303 	mul.w	r3, r2, r3
 800816c:	fbb1 f3f3 	udiv	r3, r1, r3
 8008170:	617b      	str	r3, [r7, #20]
 8008172:	e017      	b.n	80081a4 <HAL_SAI_Init+0x1b4>
    }
    else
    {
      /* NOMCK = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008178:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800817c:	d101      	bne.n	8008182 <HAL_SAI_Init+0x192>
 800817e:	2302      	movs	r3, #2
 8008180:	e000      	b.n	8008184 <HAL_SAI_Init+0x194>
 8008182:	2301      	movs	r3, #1
 8008184:	60fb      	str	r3, [r7, #12]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8008186:	69ba      	ldr	r2, [r7, #24]
 8008188:	4613      	mov	r3, r2
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	005b      	lsls	r3, r3, #1
 8008190:	4619      	mov	r1, r3
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	69db      	ldr	r3, [r3, #28]
 8008196:	68fa      	ldr	r2, [r7, #12]
 8008198:	fb02 f303 	mul.w	r3, r2, r3
 800819c:	021b      	lsls	r3, r3, #8
 800819e:	fbb1 f3f3 	udiv	r3, r1, r3
 80081a2:	617b      	str	r3, [r7, #20]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80081a4:	697b      	ldr	r3, [r7, #20]
 80081a6:	4a20      	ldr	r2, [pc, #128]	; (8008228 <HAL_SAI_Init+0x238>)
 80081a8:	fba2 2303 	umull	r2, r3, r2, r3
 80081ac:	08da      	lsrs	r2, r3, #3
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80081b2:	6979      	ldr	r1, [r7, #20]
 80081b4:	4b1c      	ldr	r3, [pc, #112]	; (8008228 <HAL_SAI_Init+0x238>)
 80081b6:	fba3 2301 	umull	r2, r3, r3, r1
 80081ba:	08da      	lsrs	r2, r3, #3
 80081bc:	4613      	mov	r3, r2
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	4413      	add	r3, r2
 80081c2:	005b      	lsls	r3, r3, #1
 80081c4:	1aca      	subs	r2, r1, r3
 80081c6:	2a08      	cmp	r2, #8
 80081c8:	d904      	bls.n	80081d4 <HAL_SAI_Init+0x1e4>
    {
      hsai->Init.Mckdiv += 1U;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
 80081ce:	1c5a      	adds	r2, r3, #1
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081d8:	2b04      	cmp	r3, #4
 80081da:	d104      	bne.n	80081e6 <HAL_SAI_Init+0x1f6>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a1b      	ldr	r3, [r3, #32]
 80081e0:	085a      	lsrs	r2, r3, #1
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d003      	beq.n	80081f6 <HAL_SAI_Init+0x206>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	2b02      	cmp	r3, #2
 80081f4:	d109      	bne.n	800820a <HAL_SAI_Init+0x21a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d101      	bne.n	8008202 <HAL_SAI_Init+0x212>
 80081fe:	2300      	movs	r3, #0
 8008200:	e001      	b.n	8008206 <HAL_SAI_Init+0x216>
 8008202:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008206:	623b      	str	r3, [r7, #32]
 8008208:	e012      	b.n	8008230 <HAL_SAI_Init+0x240>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800820e:	2b01      	cmp	r3, #1
 8008210:	d10c      	bne.n	800822c <HAL_SAI_Init+0x23c>
 8008212:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008216:	e00a      	b.n	800822e <HAL_SAI_Init+0x23e>
 8008218:	40015404 	.word	0x40015404
 800821c:	40015424 	.word	0x40015424
 8008220:	40015400 	.word	0x40015400
 8008224:	40015800 	.word	0x40015800
 8008228:	cccccccd 	.word	0xcccccccd
 800822c:	2300      	movs	r3, #0
 800822e:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	6819      	ldr	r1, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681a      	ldr	r2, [r3, #0]
 800823a:	4b58      	ldr	r3, [pc, #352]	; (800839c <HAL_SAI_Init+0x3ac>)
 800823c:	400b      	ands	r3, r1
 800823e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NOMCK | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	6819      	ldr	r1, [r3, #0]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	685a      	ldr	r2, [r3, #4]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800824e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008254:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800825a:	431a      	orrs	r2, r3
 800825c:	6a3b      	ldr	r3, [r7, #32]
 800825e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          ckstr_bits | syncen_bits |                             \
 8008268:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008274:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6a1b      	ldr	r3, [r3, #32]
 800827a:	051b      	lsls	r3, r3, #20
 800827c:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008282:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	430a      	orrs	r2, r1
 800828a:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	685b      	ldr	r3, [r3, #4]
 8008292:	687a      	ldr	r2, [r7, #4]
 8008294:	6812      	ldr	r2, [r2, #0]
 8008296:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800829a:	f023 030f 	bic.w	r3, r3, #15
 800829e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	6859      	ldr	r1, [r3, #4]
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	699a      	ldr	r2, [r3, #24]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082ae:	431a      	orrs	r2, r3
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082b4:	431a      	orrs	r2, r3
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	430a      	orrs	r2, r1
 80082bc:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	6899      	ldr	r1, [r3, #8]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	4b35      	ldr	r3, [pc, #212]	; (80083a0 <HAL_SAI_Init+0x3b0>)
 80082ca:	400b      	ands	r3, r1
 80082cc:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	6899      	ldr	r1, [r3, #8]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082d8:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80082de:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
                           hsai->FrameInit.FSOffset |
 80082e4:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSDefinition |
 80082ea:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082f0:	3b01      	subs	r3, #1
 80082f2:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80082f4:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	430a      	orrs	r2, r1
 80082fc:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	68d9      	ldr	r1, [r3, #12]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	f24f 0320 	movw	r3, #61472	; 0xf020
 800830c:	400b      	ands	r3, r1
 800830e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	68d9      	ldr	r1, [r3, #12]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800831e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008324:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008326:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800832c:	3b01      	subs	r3, #1
 800832e:	021b      	lsls	r3, r3, #8
 8008330:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	430a      	orrs	r2, r1
 8008338:	60da      	str	r2, [r3, #12]

#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  /* SAI PDM Configuration ---------------------------------------------------*/
  if (hsai->Instance == SAI1_Block_A)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a19      	ldr	r2, [pc, #100]	; (80083a4 <HAL_SAI_Init+0x3b4>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d119      	bne.n	8008378 <HAL_SAI_Init+0x388>
  {
    /* Disable PDM interface */
    SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8008344:	4b18      	ldr	r3, [pc, #96]	; (80083a8 <HAL_SAI_Init+0x3b8>)
 8008346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008348:	4a17      	ldr	r2, [pc, #92]	; (80083a8 <HAL_SAI_Init+0x3b8>)
 800834a:	f023 0301 	bic.w	r3, r3, #1
 800834e:	6453      	str	r3, [r2, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008356:	2b01      	cmp	r3, #1
 8008358:	d10e      	bne.n	8008378 <HAL_SAI_Init+0x388>
    {
      /* Configure and enable PDM interface */
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                     ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008362:	3b01      	subs	r3, #1
 8008364:	011b      	lsls	r3, r3, #4
      SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008366:	4910      	ldr	r1, [pc, #64]	; (80083a8 <HAL_SAI_Init+0x3b8>)
 8008368:	4313      	orrs	r3, r2
 800836a:	644b      	str	r3, [r1, #68]	; 0x44
      SAI1->PDMCR |= SAI_PDMCR_PDMEN;
 800836c:	4b0e      	ldr	r3, [pc, #56]	; (80083a8 <HAL_SAI_Init+0x3b8>)
 800836e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008370:	4a0d      	ldr	r2, [pc, #52]	; (80083a8 <HAL_SAI_Init+0x3b8>)
 8008372:	f043 0301 	orr.w	r3, r3, #1
 8008376:	6453      	str	r3, [r2, #68]	; 0x44
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2200      	movs	r2, #0
 800837c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

  return HAL_OK;
 8008390:	2300      	movs	r3, #0
}
 8008392:	4618      	mov	r0, r3
 8008394:	3728      	adds	r7, #40	; 0x28
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop
 800839c:	f805c010 	.word	0xf805c010
 80083a0:	fff88000 	.word	0xfff88000
 80083a4:	40015404 	.word	0x40015404
 80083a8:	40015400 	.word	0x40015400

080083ac <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80083ac:	b480      	push	{r7}
 80083ae:	b085      	sub	sp, #20
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80083b4:	4b18      	ldr	r3, [pc, #96]	; (8008418 <SAI_Disable+0x6c>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	4a18      	ldr	r2, [pc, #96]	; (800841c <SAI_Disable+0x70>)
 80083ba:	fba2 2303 	umull	r2, r3, r2, r3
 80083be:	0b1b      	lsrs	r3, r3, #12
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80083c4:	2300      	movs	r3, #0
 80083c6:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80083d6:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10a      	bne.n	80083f4 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      status = HAL_TIMEOUT;
 80083ee:	2303      	movs	r3, #3
 80083f0:	72fb      	strb	r3, [r7, #11]
      break;
 80083f2:	e009      	b.n	8008408 <SAI_Disable+0x5c>
    }
    count--;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	3b01      	subs	r3, #1
 80083f8:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008404:	2b00      	cmp	r3, #0
 8008406:	d1e7      	bne.n	80083d8 <SAI_Disable+0x2c>

  return status;
 8008408:	7afb      	ldrb	r3, [r7, #11]
}
 800840a:	4618      	mov	r0, r3
 800840c:	3714      	adds	r7, #20
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	20000014 	.word	0x20000014
 800841c:	95cbec1b 	.word	0x95cbec1b

08008420 <HAL_SMBUS_Init>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUS.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b082      	sub	sp, #8
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d101      	bne.n	8008432 <HAL_SMBUS_Init+0x12>
  {
    return HAL_ERROR;
 800842e:	2301      	movs	r3, #1
 8008430:	e0aa      	b.n	8008588 <HAL_SMBUS_Init+0x168>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008436:	2b00      	cmp	r3, #0
 8008438:	d106      	bne.n	8008448 <HAL_SMBUS_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f7fa fe20 	bl	8003088 <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2202      	movs	r2, #2
 800844c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f022 0201 	bic.w	r2, r2, #1
 800845c:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/
  /* Configure SMBUSx: Frequency range */
  hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	685a      	ldr	r2, [r3, #4]
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800846a:	611a      	str	r2, [r3, #16]

  /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/
  /* Configure SMBUSx: Bus Timeout  */
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	695a      	ldr	r2, [r3, #20]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800847a:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	695a      	ldr	r2, [r3, #20]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800848a:	615a      	str	r2, [r3, #20]
  hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008494:	615a      	str	r2, [r3, #20]

  /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/
  /* Configure SMBUSx: Own Address1 and ack own address1 mode */
  hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	689a      	ldr	r2, [r3, #8]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80084a4:	609a      	str	r2, [r3, #8]

  if (hsmbus->Init.OwnAddress1 != 0UL)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	68db      	ldr	r3, [r3, #12]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d012      	beq.n	80084d4 <HAL_SMBUS_Init+0xb4>
  {
    if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	d107      	bne.n	80084c6 <HAL_SMBUS_Init+0xa6>
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	68da      	ldr	r2, [r3, #12]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084c2:	609a      	str	r2, [r3, #8]
 80084c4:	e006      	b.n	80084d4 <HAL_SMBUS_Init+0xb4>
    }
    else /* SMBUS_ADDRESSINGMODE_10BIT */
    {
      hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	68da      	ldr	r2, [r3, #12]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80084d2:	609a      	str	r2, [r3, #8]
    }
  }

  /*---------------------------- SMBUSx CR2 Configuration ------------------------*/
  /* Configure SMBUSx: Addressing Master mode */
  if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	691b      	ldr	r3, [r3, #16]
 80084d8:	2b02      	cmp	r3, #2
 80084da:	d104      	bne.n	80084e6 <HAL_SMBUS_Init+0xc6>
  {
    hsmbus->Instance->CR2 = (I2C_CR2_ADD10);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80084e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */
  /* AUTOEND and NACK bit will be manage during Transfer process */
  hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	6812      	ldr	r2, [r2, #0]
 80084f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80084f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	695a      	ldr	r2, [r3, #20]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	699b      	ldr	r3, [r3, #24]
 8008502:	ea42 0103 	orr.w	r1, r2, r3
                            (hsmbus->Init.OwnAddress2Masks << 8U));
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	69db      	ldr	r3, [r3, #28]
 800850a:	021a      	lsls	r2, r3, #8
  hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | \
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	430a      	orrs	r2, r1
 8008512:	60da      	str	r2, [r3, #12]

  /*---------------------------- SMBUSx CR1 Configuration ------------------------*/
  /* Configure SMBUSx: Generalcall and NoStretch mode */
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6a1a      	ldr	r2, [r3, #32]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800851c:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008522:	431a      	orrs	r2, r3
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008528:	ea42 0103 	orr.w	r1, r2, r3
                           hsmbus->Init.AnalogFilter);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	689a      	ldr	r2, [r3, #8]
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
                           hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | \
 8008534:	430a      	orrs	r2, r1
  hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | \
 8008536:	601a      	str	r2, [r3, #0]

  /* Enable Slave Byte Control only in case of Packet Error Check is enabled
     and SMBUS Peripheral is set in Slave mode */
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800853c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008540:	d110      	bne.n	8008564 <HAL_SMBUS_Init+0x144>
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) && \
 8008546:	2b00      	cmp	r3, #0
 8008548:	d004      	beq.n	8008554 <HAL_SMBUS_Init+0x134>
       (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \
 800854e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008552:	d107      	bne.n	8008564 <HAL_SMBUS_Init+0x144>
  {
    hsmbus->Instance->CR1 |= I2C_CR1_SBC;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008562:	601a      	str	r2, [r3, #0]
  }

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	681a      	ldr	r2, [r3, #0]
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f042 0201 	orr.w	r2, r2, #1
 8008572:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2200      	movs	r2, #0
 8008578:	64da      	str	r2, [r3, #76]	; 0x4c
  hsmbus->PreviousState = HAL_SMBUS_STATE_READY;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2201      	movs	r2, #1
 800857e:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2201      	movs	r2, #1
 8008584:	649a      	str	r2, [r3, #72]	; 0x48

  return HAL_OK;
 8008586:	2300      	movs	r3, #0
}
 8008588:	4618      	mov	r0, r3
 800858a:	3708      	adds	r7, #8
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *                the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b082      	sub	sp, #8
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  hsmbus->Instance->CR1 |= I2C_CR1_ALERTEN;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80085a6:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80085b0:	61da      	str	r2, [r3, #28]

  /* Enable Alert Interrupt */
  SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ALERT);
 80085b2:	2180      	movs	r1, #128	; 0x80
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 f805 	bl	80085c4 <SMBUS_Enable_IRQ>

  return HAL_OK;
 80085ba:	2300      	movs	r3, #0
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3708      	adds	r7, #8
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <SMBUS_Enable_IRQ>:
  *                the configuration information for the specified SMBUS.
  * @param  InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition.
  * @retval HAL status
  */
static void SMBUS_Enable_IRQ(SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpisr = 0UL;
 80085ce:	2300      	movs	r3, #0
 80085d0:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT)
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d003      	beq.n	80085e4 <SMBUS_Enable_IRQ+0x20>
  {
    /* Enable ERR interrupt */
    tmpisr |= SMBUS_IT_ERRI;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085e2:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR)
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80085ea:	2b38      	cmp	r3, #56	; 0x38
 80085ec:	d103      	bne.n	80085f6 <SMBUS_Enable_IRQ+0x32>
  {
    /* Enable ADDR, STOP interrupt */
    tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_ERRI;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 80085f4:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX)
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 80085fc:	2bf2      	cmp	r3, #242	; 0xf2
 80085fe:	d103      	bne.n	8008608 <SMBUS_Enable_IRQ+0x44>
  {
    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8008606:	60fb      	str	r3, [r7, #12]
  }

  if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX)
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	f003 03d4 	and.w	r3, r3, #212	; 0xd4
 800860e:	2bd4      	cmp	r3, #212	; 0xd4
 8008610:	d103      	bne.n	800861a <SMBUS_Enable_IRQ+0x56>
  {
    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_RXI;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8008618:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of SMBUS interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_SMBUS_ENABLE_IT(hsmbus, tmpisr);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	6819      	ldr	r1, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	68fa      	ldr	r2, [r7, #12]
 8008626:	430a      	orrs	r2, r1
 8008628:	601a      	str	r2, [r3, #0]
}
 800862a:	bf00      	nop
 800862c:	3714      	adds	r7, #20
 800862e:	46bd      	mov	sp, r7
 8008630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008634:	4770      	bx	lr

08008636 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008636:	b580      	push	{r7, lr}
 8008638:	b084      	sub	sp, #16
 800863a:	af00      	add	r7, sp, #0
 800863c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008644:	2301      	movs	r3, #1
 8008646:	e095      	b.n	8008774 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800864c:	2b00      	cmp	r3, #0
 800864e:	d108      	bne.n	8008662 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008658:	d009      	beq.n	800866e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2200      	movs	r2, #0
 800865e:	61da      	str	r2, [r3, #28]
 8008660:	e005      	b.n	800866e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800867a:	b2db      	uxtb	r3, r3
 800867c:	2b00      	cmp	r3, #0
 800867e:	d106      	bne.n	800868e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f7fa fe8b 	bl	80033a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2202      	movs	r2, #2
 8008692:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	681a      	ldr	r2, [r3, #0]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086a4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	68db      	ldr	r3, [r3, #12]
 80086aa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80086ae:	d902      	bls.n	80086b6 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80086b0:	2300      	movs	r3, #0
 80086b2:	60fb      	str	r3, [r7, #12]
 80086b4:	e002      	b.n	80086bc <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80086b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086ba:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80086c4:	d007      	beq.n	80086d6 <HAL_SPI_Init+0xa0>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	68db      	ldr	r3, [r3, #12]
 80086ca:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80086ce:	d002      	beq.n	80086d6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	689b      	ldr	r3, [r3, #8]
 80086e2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80086e6:	431a      	orrs	r2, r3
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	691b      	ldr	r3, [r3, #16]
 80086ec:	f003 0302 	and.w	r3, r3, #2
 80086f0:	431a      	orrs	r2, r3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	695b      	ldr	r3, [r3, #20]
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	431a      	orrs	r2, r3
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	699b      	ldr	r3, [r3, #24]
 8008700:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008704:	431a      	orrs	r2, r3
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	69db      	ldr	r3, [r3, #28]
 800870a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800870e:	431a      	orrs	r2, r3
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6a1b      	ldr	r3, [r3, #32]
 8008714:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008718:	ea42 0103 	orr.w	r1, r2, r3
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008720:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	430a      	orrs	r2, r1
 800872a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	699b      	ldr	r3, [r3, #24]
 8008730:	0c1b      	lsrs	r3, r3, #16
 8008732:	f003 0204 	and.w	r2, r3, #4
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800873a:	f003 0310 	and.w	r3, r3, #16
 800873e:	431a      	orrs	r2, r3
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008744:	f003 0308 	and.w	r3, r3, #8
 8008748:	431a      	orrs	r2, r3
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	68db      	ldr	r3, [r3, #12]
 800874e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008752:	ea42 0103 	orr.w	r1, r2, r3
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	430a      	orrs	r2, r1
 8008762:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2200      	movs	r2, #0
 8008768:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2201      	movs	r2, #1
 800876e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	3710      	adds	r7, #16
 8008778:	46bd      	mov	sp, r7
 800877a:	bd80      	pop	{r7, pc}

0800877c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b088      	sub	sp, #32
 8008780:	af00      	add	r7, sp, #0
 8008782:	60f8      	str	r0, [r7, #12]
 8008784:	60b9      	str	r1, [r7, #8]
 8008786:	603b      	str	r3, [r7, #0]
 8008788:	4613      	mov	r3, r2
 800878a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800878c:	2300      	movs	r3, #0
 800878e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008796:	2b01      	cmp	r3, #1
 8008798:	d101      	bne.n	800879e <HAL_SPI_Transmit+0x22>
 800879a:	2302      	movs	r3, #2
 800879c:	e158      	b.n	8008a50 <HAL_SPI_Transmit+0x2d4>
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087a6:	f7fb fbe5 	bl	8003f74 <HAL_GetTick>
 80087aa:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80087ac:	88fb      	ldrh	r3, [r7, #6]
 80087ae:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	2b01      	cmp	r3, #1
 80087ba:	d002      	beq.n	80087c2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80087bc:	2302      	movs	r3, #2
 80087be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80087c0:	e13d      	b.n	8008a3e <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d002      	beq.n	80087ce <HAL_SPI_Transmit+0x52>
 80087c8:	88fb      	ldrh	r3, [r7, #6]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d102      	bne.n	80087d4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80087d2:	e134      	b.n	8008a3e <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2203      	movs	r2, #3
 80087d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2200      	movs	r2, #0
 80087e0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	68ba      	ldr	r2, [r7, #8]
 80087e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	88fa      	ldrh	r2, [r7, #6]
 80087ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	88fa      	ldrh	r2, [r7, #6]
 80087f2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2200      	movs	r2, #0
 80087f8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	2200      	movs	r2, #0
 80087fe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2200      	movs	r2, #0
 8008806:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2200      	movs	r2, #0
 800880e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2200      	movs	r2, #0
 8008814:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800881e:	d10f      	bne.n	8008840 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800882e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800883e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800884a:	2b40      	cmp	r3, #64	; 0x40
 800884c:	d007      	beq.n	800885e <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	681a      	ldr	r2, [r3, #0]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800885c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	68db      	ldr	r3, [r3, #12]
 8008862:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008866:	d94b      	bls.n	8008900 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d002      	beq.n	8008876 <HAL_SPI_Transmit+0xfa>
 8008870:	8afb      	ldrh	r3, [r7, #22]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d13e      	bne.n	80088f4 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800887a:	881a      	ldrh	r2, [r3, #0]
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008886:	1c9a      	adds	r2, r3, #2
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008890:	b29b      	uxth	r3, r3
 8008892:	3b01      	subs	r3, #1
 8008894:	b29a      	uxth	r2, r3
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800889a:	e02b      	b.n	80088f4 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	f003 0302 	and.w	r3, r3, #2
 80088a6:	2b02      	cmp	r3, #2
 80088a8:	d112      	bne.n	80088d0 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ae:	881a      	ldrh	r2, [r3, #0]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ba:	1c9a      	adds	r2, r3, #2
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80088ce:	e011      	b.n	80088f4 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80088d0:	f7fb fb50 	bl	8003f74 <HAL_GetTick>
 80088d4:	4602      	mov	r2, r0
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	1ad3      	subs	r3, r2, r3
 80088da:	683a      	ldr	r2, [r7, #0]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d803      	bhi.n	80088e8 <HAL_SPI_Transmit+0x16c>
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80088e6:	d102      	bne.n	80088ee <HAL_SPI_Transmit+0x172>
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d102      	bne.n	80088f4 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80088f2:	e0a4      	b.n	8008a3e <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088f8:	b29b      	uxth	r3, r3
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d1ce      	bne.n	800889c <HAL_SPI_Transmit+0x120>
 80088fe:	e07c      	b.n	80089fa <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d002      	beq.n	800890e <HAL_SPI_Transmit+0x192>
 8008908:	8afb      	ldrh	r3, [r7, #22]
 800890a:	2b01      	cmp	r3, #1
 800890c:	d170      	bne.n	80089f0 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008912:	b29b      	uxth	r3, r3
 8008914:	2b01      	cmp	r3, #1
 8008916:	d912      	bls.n	800893e <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800891c:	881a      	ldrh	r2, [r3, #0]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008928:	1c9a      	adds	r2, r3, #2
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008932:	b29b      	uxth	r3, r3
 8008934:	3b02      	subs	r3, #2
 8008936:	b29a      	uxth	r2, r3
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800893c:	e058      	b.n	80089f0 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	330c      	adds	r3, #12
 8008948:	7812      	ldrb	r2, [r2, #0]
 800894a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008950:	1c5a      	adds	r2, r3, #1
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800895a:	b29b      	uxth	r3, r3
 800895c:	3b01      	subs	r3, #1
 800895e:	b29a      	uxth	r2, r3
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008964:	e044      	b.n	80089f0 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	f003 0302 	and.w	r3, r3, #2
 8008970:	2b02      	cmp	r3, #2
 8008972:	d12b      	bne.n	80089cc <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008978:	b29b      	uxth	r3, r3
 800897a:	2b01      	cmp	r3, #1
 800897c:	d912      	bls.n	80089a4 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008982:	881a      	ldrh	r2, [r3, #0]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800898e:	1c9a      	adds	r2, r3, #2
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008998:	b29b      	uxth	r3, r3
 800899a:	3b02      	subs	r3, #2
 800899c:	b29a      	uxth	r2, r3
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80089a2:	e025      	b.n	80089f0 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	330c      	adds	r3, #12
 80089ae:	7812      	ldrb	r2, [r2, #0]
 80089b0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	3b01      	subs	r3, #1
 80089c4:	b29a      	uxth	r2, r3
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80089ca:	e011      	b.n	80089f0 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80089cc:	f7fb fad2 	bl	8003f74 <HAL_GetTick>
 80089d0:	4602      	mov	r2, r0
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	1ad3      	subs	r3, r2, r3
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d803      	bhi.n	80089e4 <HAL_SPI_Transmit+0x268>
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80089e2:	d102      	bne.n	80089ea <HAL_SPI_Transmit+0x26e>
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d102      	bne.n	80089f0 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80089ea:	2303      	movs	r3, #3
 80089ec:	77fb      	strb	r3, [r7, #31]
          goto error;
 80089ee:	e026      	b.n	8008a3e <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1b5      	bne.n	8008966 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089fa:	69ba      	ldr	r2, [r7, #24]
 80089fc:	6839      	ldr	r1, [r7, #0]
 80089fe:	68f8      	ldr	r0, [r7, #12]
 8008a00:	f000 fce4 	bl	80093cc <SPI_EndRxTxTransaction>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d002      	beq.n	8008a10 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2220      	movs	r2, #32
 8008a0e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d10a      	bne.n	8008a2e <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a18:	2300      	movs	r3, #0
 8008a1a:	613b      	str	r3, [r7, #16]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	68db      	ldr	r3, [r3, #12]
 8008a22:	613b      	str	r3, [r7, #16]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	689b      	ldr	r3, [r3, #8]
 8008a2a:	613b      	str	r3, [r7, #16]
 8008a2c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d002      	beq.n	8008a3c <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	77fb      	strb	r3, [r7, #31]
 8008a3a:	e000      	b.n	8008a3e <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008a3c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008a4e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3720      	adds	r7, #32
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b088      	sub	sp, #32
 8008a5c:	af02      	add	r7, sp, #8
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	603b      	str	r3, [r7, #0]
 8008a64:	4613      	mov	r3, r2
 8008a66:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a74:	d112      	bne.n	8008a9c <HAL_SPI_Receive+0x44>
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10e      	bne.n	8008a9c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2204      	movs	r2, #4
 8008a82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008a86:	88fa      	ldrh	r2, [r7, #6]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	68ba      	ldr	r2, [r7, #8]
 8008a90:	68b9      	ldr	r1, [r7, #8]
 8008a92:	68f8      	ldr	r0, [r7, #12]
 8008a94:	f000 f910 	bl	8008cb8 <HAL_SPI_TransmitReceive>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	e109      	b.n	8008cb0 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008aa2:	2b01      	cmp	r3, #1
 8008aa4:	d101      	bne.n	8008aaa <HAL_SPI_Receive+0x52>
 8008aa6:	2302      	movs	r3, #2
 8008aa8:	e102      	b.n	8008cb0 <HAL_SPI_Receive+0x258>
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	2201      	movs	r2, #1
 8008aae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ab2:	f7fb fa5f 	bl	8003f74 <HAL_GetTick>
 8008ab6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d002      	beq.n	8008aca <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008ac4:	2302      	movs	r3, #2
 8008ac6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008ac8:	e0e9      	b.n	8008c9e <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d002      	beq.n	8008ad6 <HAL_SPI_Receive+0x7e>
 8008ad0:	88fb      	ldrh	r3, [r7, #6]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d102      	bne.n	8008adc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008ad6:	2301      	movs	r3, #1
 8008ad8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008ada:	e0e0      	b.n	8008c9e <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	2204      	movs	r2, #4
 8008ae0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	68ba      	ldr	r2, [r7, #8]
 8008aee:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	88fa      	ldrh	r2, [r7, #6]
 8008af4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	88fa      	ldrh	r2, [r7, #6]
 8008afc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	2200      	movs	r2, #0
 8008b04:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2200      	movs	r2, #0
 8008b0a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2200      	movs	r2, #0
 8008b16:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b26:	d908      	bls.n	8008b3a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	685a      	ldr	r2, [r3, #4]
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008b36:	605a      	str	r2, [r3, #4]
 8008b38:	e007      	b.n	8008b4a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	685a      	ldr	r2, [r3, #4]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008b48:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b52:	d10f      	bne.n	8008b74 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b62:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	681a      	ldr	r2, [r3, #0]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008b72:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b7e:	2b40      	cmp	r3, #64	; 0x40
 8008b80:	d007      	beq.n	8008b92 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b90:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	68db      	ldr	r3, [r3, #12]
 8008b96:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b9a:	d867      	bhi.n	8008c6c <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008b9c:	e030      	b.n	8008c00 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	689b      	ldr	r3, [r3, #8]
 8008ba4:	f003 0301 	and.w	r3, r3, #1
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d117      	bne.n	8008bdc <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f103 020c 	add.w	r2, r3, #12
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bb8:	7812      	ldrb	r2, [r2, #0]
 8008bba:	b2d2      	uxtb	r2, r2
 8008bbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc2:	1c5a      	adds	r2, r3, #1
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bce:	b29b      	uxth	r3, r3
 8008bd0:	3b01      	subs	r3, #1
 8008bd2:	b29a      	uxth	r2, r3
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008bda:	e011      	b.n	8008c00 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008bdc:	f7fb f9ca 	bl	8003f74 <HAL_GetTick>
 8008be0:	4602      	mov	r2, r0
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	1ad3      	subs	r3, r2, r3
 8008be6:	683a      	ldr	r2, [r7, #0]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d803      	bhi.n	8008bf4 <HAL_SPI_Receive+0x19c>
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008bf2:	d102      	bne.n	8008bfa <HAL_SPI_Receive+0x1a2>
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d102      	bne.n	8008c00 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8008bfa:	2303      	movs	r3, #3
 8008bfc:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008bfe:	e04e      	b.n	8008c9e <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c06:	b29b      	uxth	r3, r3
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d1c8      	bne.n	8008b9e <HAL_SPI_Receive+0x146>
 8008c0c:	e034      	b.n	8008c78 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	689b      	ldr	r3, [r3, #8]
 8008c14:	f003 0301 	and.w	r3, r3, #1
 8008c18:	2b01      	cmp	r3, #1
 8008c1a:	d115      	bne.n	8008c48 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	68da      	ldr	r2, [r3, #12]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c26:	b292      	uxth	r2, r2
 8008c28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2e:	1c9a      	adds	r2, r3, #2
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008c46:	e011      	b.n	8008c6c <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c48:	f7fb f994 	bl	8003f74 <HAL_GetTick>
 8008c4c:	4602      	mov	r2, r0
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	1ad3      	subs	r3, r2, r3
 8008c52:	683a      	ldr	r2, [r7, #0]
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d803      	bhi.n	8008c60 <HAL_SPI_Receive+0x208>
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008c5e:	d102      	bne.n	8008c66 <HAL_SPI_Receive+0x20e>
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d102      	bne.n	8008c6c <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8008c66:	2303      	movs	r3, #3
 8008c68:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008c6a:	e018      	b.n	8008c9e <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c72:	b29b      	uxth	r3, r3
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d1ca      	bne.n	8008c0e <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008c78:	693a      	ldr	r2, [r7, #16]
 8008c7a:	6839      	ldr	r1, [r7, #0]
 8008c7c:	68f8      	ldr	r0, [r7, #12]
 8008c7e:	f000 fb4d 	bl	800931c <SPI_EndRxTransaction>
 8008c82:	4603      	mov	r3, r0
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d002      	beq.n	8008c8e <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	2220      	movs	r2, #32
 8008c8c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d002      	beq.n	8008c9c <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8008c96:	2301      	movs	r3, #1
 8008c98:	75fb      	strb	r3, [r7, #23]
 8008c9a:	e000      	b.n	8008c9e <HAL_SPI_Receive+0x246>
  }

error :
 8008c9c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008cae:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3718      	adds	r7, #24
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b08a      	sub	sp, #40	; 0x28
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	60f8      	str	r0, [r7, #12]
 8008cc0:	60b9      	str	r1, [r7, #8]
 8008cc2:	607a      	str	r2, [r7, #4]
 8008cc4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d101      	bne.n	8008cde <HAL_SPI_TransmitReceive+0x26>
 8008cda:	2302      	movs	r3, #2
 8008cdc:	e1fb      	b.n	80090d6 <HAL_SPI_TransmitReceive+0x41e>
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008ce6:	f7fb f945 	bl	8003f74 <HAL_GetTick>
 8008cea:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008cf2:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008cfa:	887b      	ldrh	r3, [r7, #2]
 8008cfc:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008cfe:	887b      	ldrh	r3, [r7, #2]
 8008d00:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008d02:	7efb      	ldrb	r3, [r7, #27]
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d00e      	beq.n	8008d26 <HAL_SPI_TransmitReceive+0x6e>
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d0e:	d106      	bne.n	8008d1e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	689b      	ldr	r3, [r3, #8]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d102      	bne.n	8008d1e <HAL_SPI_TransmitReceive+0x66>
 8008d18:	7efb      	ldrb	r3, [r7, #27]
 8008d1a:	2b04      	cmp	r3, #4
 8008d1c:	d003      	beq.n	8008d26 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008d1e:	2302      	movs	r3, #2
 8008d20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008d24:	e1cd      	b.n	80090c2 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d005      	beq.n	8008d38 <HAL_SPI_TransmitReceive+0x80>
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d002      	beq.n	8008d38 <HAL_SPI_TransmitReceive+0x80>
 8008d32:	887b      	ldrh	r3, [r7, #2]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d103      	bne.n	8008d40 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008d3e:	e1c0      	b.n	80090c2 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008d46:	b2db      	uxtb	r3, r3
 8008d48:	2b04      	cmp	r3, #4
 8008d4a:	d003      	beq.n	8008d54 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	2205      	movs	r2, #5
 8008d50:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2200      	movs	r2, #0
 8008d58:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	887a      	ldrh	r2, [r7, #2]
 8008d64:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	887a      	ldrh	r2, [r7, #2]
 8008d6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	68ba      	ldr	r2, [r7, #8]
 8008d74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	887a      	ldrh	r2, [r7, #2]
 8008d7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	887a      	ldrh	r2, [r7, #2]
 8008d80:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	2200      	movs	r2, #0
 8008d86:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008d96:	d802      	bhi.n	8008d9e <HAL_SPI_TransmitReceive+0xe6>
 8008d98:	8a3b      	ldrh	r3, [r7, #16]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d908      	bls.n	8008db0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	685a      	ldr	r2, [r3, #4]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008dac:	605a      	str	r2, [r3, #4]
 8008dae:	e007      	b.n	8008dc0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	685a      	ldr	r2, [r3, #4]
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008dbe:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dca:	2b40      	cmp	r3, #64	; 0x40
 8008dcc:	d007      	beq.n	8008dde <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ddc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	68db      	ldr	r3, [r3, #12]
 8008de2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008de6:	d97c      	bls.n	8008ee2 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d002      	beq.n	8008df6 <HAL_SPI_TransmitReceive+0x13e>
 8008df0:	8a7b      	ldrh	r3, [r7, #18]
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	d169      	bne.n	8008eca <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dfa:	881a      	ldrh	r2, [r3, #0]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e06:	1c9a      	adds	r2, r3, #2
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	3b01      	subs	r3, #1
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e1a:	e056      	b.n	8008eca <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f003 0302 	and.w	r3, r3, #2
 8008e26:	2b02      	cmp	r3, #2
 8008e28:	d11b      	bne.n	8008e62 <HAL_SPI_TransmitReceive+0x1aa>
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d016      	beq.n	8008e62 <HAL_SPI_TransmitReceive+0x1aa>
 8008e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e36:	2b01      	cmp	r3, #1
 8008e38:	d113      	bne.n	8008e62 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e3e:	881a      	ldrh	r2, [r3, #0]
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e4a:	1c9a      	adds	r2, r3, #2
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008e54:	b29b      	uxth	r3, r3
 8008e56:	3b01      	subs	r3, #1
 8008e58:	b29a      	uxth	r2, r3
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	f003 0301 	and.w	r3, r3, #1
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d11c      	bne.n	8008eaa <HAL_SPI_TransmitReceive+0x1f2>
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d016      	beq.n	8008eaa <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	68da      	ldr	r2, [r3, #12]
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e86:	b292      	uxth	r2, r2
 8008e88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e8e:	1c9a      	adds	r2, r3, #2
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	3b01      	subs	r3, #1
 8008e9e:	b29a      	uxth	r2, r3
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008eaa:	f7fb f863 	bl	8003f74 <HAL_GetTick>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	69fb      	ldr	r3, [r7, #28]
 8008eb2:	1ad3      	subs	r3, r2, r3
 8008eb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008eb6:	429a      	cmp	r2, r3
 8008eb8:	d807      	bhi.n	8008eca <HAL_SPI_TransmitReceive+0x212>
 8008eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ebc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ec0:	d003      	beq.n	8008eca <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008ec2:	2303      	movs	r3, #3
 8008ec4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008ec8:	e0fb      	b.n	80090c2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d1a3      	bne.n	8008e1c <HAL_SPI_TransmitReceive+0x164>
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008eda:	b29b      	uxth	r3, r3
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d19d      	bne.n	8008e1c <HAL_SPI_TransmitReceive+0x164>
 8008ee0:	e0df      	b.n	80090a2 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	685b      	ldr	r3, [r3, #4]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d003      	beq.n	8008ef2 <HAL_SPI_TransmitReceive+0x23a>
 8008eea:	8a7b      	ldrh	r3, [r7, #18]
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	f040 80cb 	bne.w	8009088 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d912      	bls.n	8008f22 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f00:	881a      	ldrh	r2, [r3, #0]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f0c:	1c9a      	adds	r2, r3, #2
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	3b02      	subs	r3, #2
 8008f1a:	b29a      	uxth	r2, r3
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008f20:	e0b2      	b.n	8009088 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	330c      	adds	r3, #12
 8008f2c:	7812      	ldrb	r2, [r2, #0]
 8008f2e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f34:	1c5a      	adds	r2, r3, #1
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	3b01      	subs	r3, #1
 8008f42:	b29a      	uxth	r2, r3
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f48:	e09e      	b.n	8009088 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	689b      	ldr	r3, [r3, #8]
 8008f50:	f003 0302 	and.w	r3, r3, #2
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d134      	bne.n	8008fc2 <HAL_SPI_TransmitReceive+0x30a>
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d02f      	beq.n	8008fc2 <HAL_SPI_TransmitReceive+0x30a>
 8008f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	d12c      	bne.n	8008fc2 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	2b01      	cmp	r3, #1
 8008f70:	d912      	bls.n	8008f98 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f76:	881a      	ldrh	r2, [r3, #0]
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f82:	1c9a      	adds	r2, r3, #2
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f8c:	b29b      	uxth	r3, r3
 8008f8e:	3b02      	subs	r3, #2
 8008f90:	b29a      	uxth	r2, r3
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008f96:	e012      	b.n	8008fbe <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	330c      	adds	r3, #12
 8008fa2:	7812      	ldrb	r2, [r2, #0]
 8008fa4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008faa:	1c5a      	adds	r2, r3, #1
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fb4:	b29b      	uxth	r3, r3
 8008fb6:	3b01      	subs	r3, #1
 8008fb8:	b29a      	uxth	r2, r3
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	689b      	ldr	r3, [r3, #8]
 8008fc8:	f003 0301 	and.w	r3, r3, #1
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d148      	bne.n	8009062 <HAL_SPI_TransmitReceive+0x3aa>
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d042      	beq.n	8009062 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	2b01      	cmp	r3, #1
 8008fe6:	d923      	bls.n	8009030 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	68da      	ldr	r2, [r3, #12]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ff2:	b292      	uxth	r2, r2
 8008ff4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ffa:	1c9a      	adds	r2, r3, #2
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009006:	b29b      	uxth	r3, r3
 8009008:	3b02      	subs	r3, #2
 800900a:	b29a      	uxth	r2, r3
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009018:	b29b      	uxth	r3, r3
 800901a:	2b01      	cmp	r3, #1
 800901c:	d81f      	bhi.n	800905e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	685a      	ldr	r2, [r3, #4]
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800902c:	605a      	str	r2, [r3, #4]
 800902e:	e016      	b.n	800905e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f103 020c 	add.w	r2, r3, #12
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800903c:	7812      	ldrb	r2, [r2, #0]
 800903e:	b2d2      	uxtb	r2, r2
 8009040:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009046:	1c5a      	adds	r2, r3, #1
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009052:	b29b      	uxth	r3, r3
 8009054:	3b01      	subs	r3, #1
 8009056:	b29a      	uxth	r2, r3
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800905e:	2301      	movs	r3, #1
 8009060:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009062:	f7fa ff87 	bl	8003f74 <HAL_GetTick>
 8009066:	4602      	mov	r2, r0
 8009068:	69fb      	ldr	r3, [r7, #28]
 800906a:	1ad3      	subs	r3, r2, r3
 800906c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800906e:	429a      	cmp	r2, r3
 8009070:	d803      	bhi.n	800907a <HAL_SPI_TransmitReceive+0x3c2>
 8009072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009074:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009078:	d102      	bne.n	8009080 <HAL_SPI_TransmitReceive+0x3c8>
 800907a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800907c:	2b00      	cmp	r3, #0
 800907e:	d103      	bne.n	8009088 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8009080:	2303      	movs	r3, #3
 8009082:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8009086:	e01c      	b.n	80090c2 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800908c:	b29b      	uxth	r3, r3
 800908e:	2b00      	cmp	r3, #0
 8009090:	f47f af5b 	bne.w	8008f4a <HAL_SPI_TransmitReceive+0x292>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800909a:	b29b      	uxth	r3, r3
 800909c:	2b00      	cmp	r3, #0
 800909e:	f47f af54 	bne.w	8008f4a <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80090a2:	69fa      	ldr	r2, [r7, #28]
 80090a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80090a6:	68f8      	ldr	r0, [r7, #12]
 80090a8:	f000 f990 	bl	80093cc <SPI_EndRxTxTransaction>
 80090ac:	4603      	mov	r3, r0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d006      	beq.n	80090c0 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80090b2:	2301      	movs	r3, #1
 80090b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2220      	movs	r2, #32
 80090bc:	661a      	str	r2, [r3, #96]	; 0x60
 80090be:	e000      	b.n	80090c2 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80090c0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	2201      	movs	r2, #1
 80090c6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	2200      	movs	r2, #0
 80090ce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80090d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3728      	adds	r7, #40	; 0x28
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
	...

080090e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b088      	sub	sp, #32
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	60f8      	str	r0, [r7, #12]
 80090e8:	60b9      	str	r1, [r7, #8]
 80090ea:	603b      	str	r3, [r7, #0]
 80090ec:	4613      	mov	r3, r2
 80090ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80090f0:	f7fa ff40 	bl	8003f74 <HAL_GetTick>
 80090f4:	4602      	mov	r2, r0
 80090f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f8:	1a9b      	subs	r3, r3, r2
 80090fa:	683a      	ldr	r2, [r7, #0]
 80090fc:	4413      	add	r3, r2
 80090fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009100:	f7fa ff38 	bl	8003f74 <HAL_GetTick>
 8009104:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009106:	4b39      	ldr	r3, [pc, #228]	; (80091ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	015b      	lsls	r3, r3, #5
 800910c:	0d1b      	lsrs	r3, r3, #20
 800910e:	69fa      	ldr	r2, [r7, #28]
 8009110:	fb02 f303 	mul.w	r3, r2, r3
 8009114:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009116:	e054      	b.n	80091c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800911e:	d050      	beq.n	80091c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009120:	f7fa ff28 	bl	8003f74 <HAL_GetTick>
 8009124:	4602      	mov	r2, r0
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	1ad3      	subs	r3, r2, r3
 800912a:	69fa      	ldr	r2, [r7, #28]
 800912c:	429a      	cmp	r2, r3
 800912e:	d902      	bls.n	8009136 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009130:	69fb      	ldr	r3, [r7, #28]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d13d      	bne.n	80091b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	685a      	ldr	r2, [r3, #4]
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009144:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800914e:	d111      	bne.n	8009174 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	689b      	ldr	r3, [r3, #8]
 8009154:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009158:	d004      	beq.n	8009164 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009162:	d107      	bne.n	8009174 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	681a      	ldr	r2, [r3, #0]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009172:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009178:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800917c:	d10f      	bne.n	800919e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	681a      	ldr	r2, [r3, #0]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800918c:	601a      	str	r2, [r3, #0]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800919c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2201      	movs	r2, #1
 80091a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	2200      	movs	r2, #0
 80091aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80091ae:	2303      	movs	r3, #3
 80091b0:	e017      	b.n	80091e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80091b2:	697b      	ldr	r3, [r7, #20]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d101      	bne.n	80091bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80091b8:	2300      	movs	r3, #0
 80091ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	3b01      	subs	r3, #1
 80091c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	689a      	ldr	r2, [r3, #8]
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	4013      	ands	r3, r2
 80091cc:	68ba      	ldr	r2, [r7, #8]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	bf0c      	ite	eq
 80091d2:	2301      	moveq	r3, #1
 80091d4:	2300      	movne	r3, #0
 80091d6:	b2db      	uxtb	r3, r3
 80091d8:	461a      	mov	r2, r3
 80091da:	79fb      	ldrb	r3, [r7, #7]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d19b      	bne.n	8009118 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3720      	adds	r7, #32
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}
 80091ea:	bf00      	nop
 80091ec:	20000014 	.word	0x20000014

080091f0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b08a      	sub	sp, #40	; 0x28
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	60f8      	str	r0, [r7, #12]
 80091f8:	60b9      	str	r1, [r7, #8]
 80091fa:	607a      	str	r2, [r7, #4]
 80091fc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80091fe:	2300      	movs	r3, #0
 8009200:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009202:	f7fa feb7 	bl	8003f74 <HAL_GetTick>
 8009206:	4602      	mov	r2, r0
 8009208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800920a:	1a9b      	subs	r3, r3, r2
 800920c:	683a      	ldr	r2, [r7, #0]
 800920e:	4413      	add	r3, r2
 8009210:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009212:	f7fa feaf 	bl	8003f74 <HAL_GetTick>
 8009216:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	330c      	adds	r3, #12
 800921e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009220:	4b3d      	ldr	r3, [pc, #244]	; (8009318 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	4613      	mov	r3, r2
 8009226:	009b      	lsls	r3, r3, #2
 8009228:	4413      	add	r3, r2
 800922a:	00da      	lsls	r2, r3, #3
 800922c:	1ad3      	subs	r3, r2, r3
 800922e:	0d1b      	lsrs	r3, r3, #20
 8009230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009232:	fb02 f303 	mul.w	r3, r2, r3
 8009236:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009238:	e060      	b.n	80092fc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8009240:	d107      	bne.n	8009252 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d104      	bne.n	8009252 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	b2db      	uxtb	r3, r3
 800924e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009250:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009258:	d050      	beq.n	80092fc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800925a:	f7fa fe8b 	bl	8003f74 <HAL_GetTick>
 800925e:	4602      	mov	r2, r0
 8009260:	6a3b      	ldr	r3, [r7, #32]
 8009262:	1ad3      	subs	r3, r2, r3
 8009264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009266:	429a      	cmp	r2, r3
 8009268:	d902      	bls.n	8009270 <SPI_WaitFifoStateUntilTimeout+0x80>
 800926a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800926c:	2b00      	cmp	r3, #0
 800926e:	d13d      	bne.n	80092ec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	685a      	ldr	r2, [r3, #4]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800927e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	685b      	ldr	r3, [r3, #4]
 8009284:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009288:	d111      	bne.n	80092ae <SPI_WaitFifoStateUntilTimeout+0xbe>
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009292:	d004      	beq.n	800929e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800929c:	d107      	bne.n	80092ae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092ac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092b6:	d10f      	bne.n	80092d8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	681a      	ldr	r2, [r3, #0]
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80092c6:	601a      	str	r2, [r3, #0]
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80092d6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2201      	movs	r2, #1
 80092dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80092e8:	2303      	movs	r3, #3
 80092ea:	e010      	b.n	800930e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d101      	bne.n	80092f6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80092f2:	2300      	movs	r3, #0
 80092f4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80092f6:	69bb      	ldr	r3, [r7, #24]
 80092f8:	3b01      	subs	r3, #1
 80092fa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	689a      	ldr	r2, [r3, #8]
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	4013      	ands	r3, r2
 8009306:	687a      	ldr	r2, [r7, #4]
 8009308:	429a      	cmp	r2, r3
 800930a:	d196      	bne.n	800923a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800930c:	2300      	movs	r3, #0
}
 800930e:	4618      	mov	r0, r3
 8009310:	3728      	adds	r7, #40	; 0x28
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}
 8009316:	bf00      	nop
 8009318:	20000014 	.word	0x20000014

0800931c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b086      	sub	sp, #24
 8009320:	af02      	add	r7, sp, #8
 8009322:	60f8      	str	r0, [r7, #12]
 8009324:	60b9      	str	r1, [r7, #8]
 8009326:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	685b      	ldr	r3, [r3, #4]
 800932c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009330:	d111      	bne.n	8009356 <SPI_EndRxTransaction+0x3a>
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	689b      	ldr	r3, [r3, #8]
 8009336:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800933a:	d004      	beq.n	8009346 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009344:	d107      	bne.n	8009356 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009354:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	9300      	str	r3, [sp, #0]
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	2200      	movs	r2, #0
 800935e:	2180      	movs	r1, #128	; 0x80
 8009360:	68f8      	ldr	r0, [r7, #12]
 8009362:	f7ff febd 	bl	80090e0 <SPI_WaitFlagStateUntilTimeout>
 8009366:	4603      	mov	r3, r0
 8009368:	2b00      	cmp	r3, #0
 800936a:	d007      	beq.n	800937c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009370:	f043 0220 	orr.w	r2, r3, #32
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e023      	b.n	80093c4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009384:	d11d      	bne.n	80093c2 <SPI_EndRxTransaction+0xa6>
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	689b      	ldr	r3, [r3, #8]
 800938a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800938e:	d004      	beq.n	800939a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009398:	d113      	bne.n	80093c2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	9300      	str	r3, [sp, #0]
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	2200      	movs	r2, #0
 80093a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f7ff ff22 	bl	80091f0 <SPI_WaitFifoStateUntilTimeout>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d007      	beq.n	80093c2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093b6:	f043 0220 	orr.w	r2, r3, #32
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80093be:	2303      	movs	r3, #3
 80093c0:	e000      	b.n	80093c4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3710      	adds	r7, #16
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b086      	sub	sp, #24
 80093d0:	af02      	add	r7, sp, #8
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	9300      	str	r3, [sp, #0]
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	2200      	movs	r2, #0
 80093e0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80093e4:	68f8      	ldr	r0, [r7, #12]
 80093e6:	f7ff ff03 	bl	80091f0 <SPI_WaitFifoStateUntilTimeout>
 80093ea:	4603      	mov	r3, r0
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d007      	beq.n	8009400 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093f4:	f043 0220 	orr.w	r2, r3, #32
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80093fc:	2303      	movs	r3, #3
 80093fe:	e027      	b.n	8009450 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	9300      	str	r3, [sp, #0]
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	2200      	movs	r2, #0
 8009408:	2180      	movs	r1, #128	; 0x80
 800940a:	68f8      	ldr	r0, [r7, #12]
 800940c:	f7ff fe68 	bl	80090e0 <SPI_WaitFlagStateUntilTimeout>
 8009410:	4603      	mov	r3, r0
 8009412:	2b00      	cmp	r3, #0
 8009414:	d007      	beq.n	8009426 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800941a:	f043 0220 	orr.w	r2, r3, #32
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009422:	2303      	movs	r3, #3
 8009424:	e014      	b.n	8009450 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	9300      	str	r3, [sp, #0]
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	2200      	movs	r2, #0
 800942e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8009432:	68f8      	ldr	r0, [r7, #12]
 8009434:	f7ff fedc 	bl	80091f0 <SPI_WaitFifoStateUntilTimeout>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d007      	beq.n	800944e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009442:	f043 0220 	orr.w	r2, r3, #32
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800944a:	2303      	movs	r3, #3
 800944c:	e000      	b.n	8009450 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800944e:	2300      	movs	r3, #0
}
 8009450:	4618      	mov	r0, r3
 8009452:	3710      	adds	r7, #16
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}

08009458 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d101      	bne.n	800946a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009466:	2301      	movs	r3, #1
 8009468:	e049      	b.n	80094fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009470:	b2db      	uxtb	r3, r3
 8009472:	2b00      	cmp	r3, #0
 8009474:	d106      	bne.n	8009484 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f7fa f804 	bl	800348c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2202      	movs	r2, #2
 8009488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	3304      	adds	r3, #4
 8009494:	4619      	mov	r1, r3
 8009496:	4610      	mov	r0, r2
 8009498:	f000 ffaa 	bl	800a3f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2201      	movs	r2, #1
 80094a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2201      	movs	r2, #1
 80094b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2201      	movs	r2, #1
 80094c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2201      	movs	r2, #1
 80094c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2201      	movs	r2, #1
 80094e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2201      	movs	r2, #1
 80094e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2201      	movs	r2, #1
 80094f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3708      	adds	r7, #8
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
	...

08009508 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009508:	b480      	push	{r7}
 800950a:	b085      	sub	sp, #20
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009516:	b2db      	uxtb	r3, r3
 8009518:	2b01      	cmp	r3, #1
 800951a:	d001      	beq.n	8009520 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800951c:	2301      	movs	r3, #1
 800951e:	e04f      	b.n	80095c0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2202      	movs	r2, #2
 8009524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	68da      	ldr	r2, [r3, #12]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f042 0201 	orr.w	r2, r2, #1
 8009536:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4a23      	ldr	r2, [pc, #140]	; (80095cc <HAL_TIM_Base_Start_IT+0xc4>)
 800953e:	4293      	cmp	r3, r2
 8009540:	d01d      	beq.n	800957e <HAL_TIM_Base_Start_IT+0x76>
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800954a:	d018      	beq.n	800957e <HAL_TIM_Base_Start_IT+0x76>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a1f      	ldr	r2, [pc, #124]	; (80095d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d013      	beq.n	800957e <HAL_TIM_Base_Start_IT+0x76>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	4a1e      	ldr	r2, [pc, #120]	; (80095d4 <HAL_TIM_Base_Start_IT+0xcc>)
 800955c:	4293      	cmp	r3, r2
 800955e:	d00e      	beq.n	800957e <HAL_TIM_Base_Start_IT+0x76>
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a1c      	ldr	r2, [pc, #112]	; (80095d8 <HAL_TIM_Base_Start_IT+0xd0>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d009      	beq.n	800957e <HAL_TIM_Base_Start_IT+0x76>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a1b      	ldr	r2, [pc, #108]	; (80095dc <HAL_TIM_Base_Start_IT+0xd4>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d004      	beq.n	800957e <HAL_TIM_Base_Start_IT+0x76>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a19      	ldr	r2, [pc, #100]	; (80095e0 <HAL_TIM_Base_Start_IT+0xd8>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d115      	bne.n	80095aa <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	689a      	ldr	r2, [r3, #8]
 8009584:	4b17      	ldr	r3, [pc, #92]	; (80095e4 <HAL_TIM_Base_Start_IT+0xdc>)
 8009586:	4013      	ands	r3, r2
 8009588:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	2b06      	cmp	r3, #6
 800958e:	d015      	beq.n	80095bc <HAL_TIM_Base_Start_IT+0xb4>
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009596:	d011      	beq.n	80095bc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	f042 0201 	orr.w	r2, r2, #1
 80095a6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095a8:	e008      	b.n	80095bc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	681a      	ldr	r2, [r3, #0]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f042 0201 	orr.w	r2, r2, #1
 80095b8:	601a      	str	r2, [r3, #0]
 80095ba:	e000      	b.n	80095be <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095bc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3714      	adds	r7, #20
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr
 80095cc:	40012c00 	.word	0x40012c00
 80095d0:	40000400 	.word	0x40000400
 80095d4:	40000800 	.word	0x40000800
 80095d8:	40000c00 	.word	0x40000c00
 80095dc:	40013400 	.word	0x40013400
 80095e0:	40014000 	.word	0x40014000
 80095e4:	00010007 	.word	0x00010007

080095e8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b083      	sub	sp, #12
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	68da      	ldr	r2, [r3, #12]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f022 0201 	bic.w	r2, r2, #1
 80095fe:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	6a1a      	ldr	r2, [r3, #32]
 8009606:	f241 1311 	movw	r3, #4369	; 0x1111
 800960a:	4013      	ands	r3, r2
 800960c:	2b00      	cmp	r3, #0
 800960e:	d10f      	bne.n	8009630 <HAL_TIM_Base_Stop_IT+0x48>
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	6a1a      	ldr	r2, [r3, #32]
 8009616:	f240 4344 	movw	r3, #1092	; 0x444
 800961a:	4013      	ands	r3, r2
 800961c:	2b00      	cmp	r3, #0
 800961e:	d107      	bne.n	8009630 <HAL_TIM_Base_Stop_IT+0x48>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	681a      	ldr	r2, [r3, #0]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f022 0201 	bic.w	r2, r2, #1
 800962e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	370c      	adds	r7, #12
 800963e:	46bd      	mov	sp, r7
 8009640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009644:	4770      	bx	lr

08009646 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009646:	b580      	push	{r7, lr}
 8009648:	b082      	sub	sp, #8
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d101      	bne.n	8009658 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e049      	b.n	80096ec <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800965e:	b2db      	uxtb	r3, r3
 8009660:	2b00      	cmp	r3, #0
 8009662:	d106      	bne.n	8009672 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2200      	movs	r2, #0
 8009668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f7fa f867 	bl	8003740 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2202      	movs	r2, #2
 8009676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	3304      	adds	r3, #4
 8009682:	4619      	mov	r1, r3
 8009684:	4610      	mov	r0, r2
 8009686:	f000 feb3 	bl	800a3f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2201      	movs	r2, #1
 80096ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2201      	movs	r2, #1
 80096b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	2201      	movs	r2, #1
 80096be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2201      	movs	r2, #1
 80096c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	2201      	movs	r2, #1
 80096ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2201      	movs	r2, #1
 80096d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2201      	movs	r2, #1
 80096de:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096ea:	2300      	movs	r3, #0
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3708      	adds	r7, #8
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
 80096fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d109      	bne.n	8009718 <HAL_TIM_PWM_Start+0x24>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800970a:	b2db      	uxtb	r3, r3
 800970c:	2b01      	cmp	r3, #1
 800970e:	bf14      	ite	ne
 8009710:	2301      	movne	r3, #1
 8009712:	2300      	moveq	r3, #0
 8009714:	b2db      	uxtb	r3, r3
 8009716:	e03c      	b.n	8009792 <HAL_TIM_PWM_Start+0x9e>
 8009718:	683b      	ldr	r3, [r7, #0]
 800971a:	2b04      	cmp	r3, #4
 800971c:	d109      	bne.n	8009732 <HAL_TIM_PWM_Start+0x3e>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009724:	b2db      	uxtb	r3, r3
 8009726:	2b01      	cmp	r3, #1
 8009728:	bf14      	ite	ne
 800972a:	2301      	movne	r3, #1
 800972c:	2300      	moveq	r3, #0
 800972e:	b2db      	uxtb	r3, r3
 8009730:	e02f      	b.n	8009792 <HAL_TIM_PWM_Start+0x9e>
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	2b08      	cmp	r3, #8
 8009736:	d109      	bne.n	800974c <HAL_TIM_PWM_Start+0x58>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800973e:	b2db      	uxtb	r3, r3
 8009740:	2b01      	cmp	r3, #1
 8009742:	bf14      	ite	ne
 8009744:	2301      	movne	r3, #1
 8009746:	2300      	moveq	r3, #0
 8009748:	b2db      	uxtb	r3, r3
 800974a:	e022      	b.n	8009792 <HAL_TIM_PWM_Start+0x9e>
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	2b0c      	cmp	r3, #12
 8009750:	d109      	bne.n	8009766 <HAL_TIM_PWM_Start+0x72>
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009758:	b2db      	uxtb	r3, r3
 800975a:	2b01      	cmp	r3, #1
 800975c:	bf14      	ite	ne
 800975e:	2301      	movne	r3, #1
 8009760:	2300      	moveq	r3, #0
 8009762:	b2db      	uxtb	r3, r3
 8009764:	e015      	b.n	8009792 <HAL_TIM_PWM_Start+0x9e>
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	2b10      	cmp	r3, #16
 800976a:	d109      	bne.n	8009780 <HAL_TIM_PWM_Start+0x8c>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009772:	b2db      	uxtb	r3, r3
 8009774:	2b01      	cmp	r3, #1
 8009776:	bf14      	ite	ne
 8009778:	2301      	movne	r3, #1
 800977a:	2300      	moveq	r3, #0
 800977c:	b2db      	uxtb	r3, r3
 800977e:	e008      	b.n	8009792 <HAL_TIM_PWM_Start+0x9e>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009786:	b2db      	uxtb	r3, r3
 8009788:	2b01      	cmp	r3, #1
 800978a:	bf14      	ite	ne
 800978c:	2301      	movne	r3, #1
 800978e:	2300      	moveq	r3, #0
 8009790:	b2db      	uxtb	r3, r3
 8009792:	2b00      	cmp	r3, #0
 8009794:	d001      	beq.n	800979a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009796:	2301      	movs	r3, #1
 8009798:	e09c      	b.n	80098d4 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d104      	bne.n	80097aa <HAL_TIM_PWM_Start+0xb6>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2202      	movs	r2, #2
 80097a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097a8:	e023      	b.n	80097f2 <HAL_TIM_PWM_Start+0xfe>
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	2b04      	cmp	r3, #4
 80097ae:	d104      	bne.n	80097ba <HAL_TIM_PWM_Start+0xc6>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2202      	movs	r2, #2
 80097b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097b8:	e01b      	b.n	80097f2 <HAL_TIM_PWM_Start+0xfe>
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	2b08      	cmp	r3, #8
 80097be:	d104      	bne.n	80097ca <HAL_TIM_PWM_Start+0xd6>
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	2202      	movs	r2, #2
 80097c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097c8:	e013      	b.n	80097f2 <HAL_TIM_PWM_Start+0xfe>
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	2b0c      	cmp	r3, #12
 80097ce:	d104      	bne.n	80097da <HAL_TIM_PWM_Start+0xe6>
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2202      	movs	r2, #2
 80097d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80097d8:	e00b      	b.n	80097f2 <HAL_TIM_PWM_Start+0xfe>
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	2b10      	cmp	r3, #16
 80097de:	d104      	bne.n	80097ea <HAL_TIM_PWM_Start+0xf6>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2202      	movs	r2, #2
 80097e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097e8:	e003      	b.n	80097f2 <HAL_TIM_PWM_Start+0xfe>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2202      	movs	r2, #2
 80097ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	2201      	movs	r2, #1
 80097f8:	6839      	ldr	r1, [r7, #0]
 80097fa:	4618      	mov	r0, r3
 80097fc:	f001 fb26 	bl	800ae4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a35      	ldr	r2, [pc, #212]	; (80098dc <HAL_TIM_PWM_Start+0x1e8>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d013      	beq.n	8009832 <HAL_TIM_PWM_Start+0x13e>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a34      	ldr	r2, [pc, #208]	; (80098e0 <HAL_TIM_PWM_Start+0x1ec>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d00e      	beq.n	8009832 <HAL_TIM_PWM_Start+0x13e>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a32      	ldr	r2, [pc, #200]	; (80098e4 <HAL_TIM_PWM_Start+0x1f0>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d009      	beq.n	8009832 <HAL_TIM_PWM_Start+0x13e>
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	4a31      	ldr	r2, [pc, #196]	; (80098e8 <HAL_TIM_PWM_Start+0x1f4>)
 8009824:	4293      	cmp	r3, r2
 8009826:	d004      	beq.n	8009832 <HAL_TIM_PWM_Start+0x13e>
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	4a2f      	ldr	r2, [pc, #188]	; (80098ec <HAL_TIM_PWM_Start+0x1f8>)
 800982e:	4293      	cmp	r3, r2
 8009830:	d101      	bne.n	8009836 <HAL_TIM_PWM_Start+0x142>
 8009832:	2301      	movs	r3, #1
 8009834:	e000      	b.n	8009838 <HAL_TIM_PWM_Start+0x144>
 8009836:	2300      	movs	r3, #0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d007      	beq.n	800984c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800984a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a22      	ldr	r2, [pc, #136]	; (80098dc <HAL_TIM_PWM_Start+0x1e8>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d01d      	beq.n	8009892 <HAL_TIM_PWM_Start+0x19e>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800985e:	d018      	beq.n	8009892 <HAL_TIM_PWM_Start+0x19e>
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4a22      	ldr	r2, [pc, #136]	; (80098f0 <HAL_TIM_PWM_Start+0x1fc>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d013      	beq.n	8009892 <HAL_TIM_PWM_Start+0x19e>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a21      	ldr	r2, [pc, #132]	; (80098f4 <HAL_TIM_PWM_Start+0x200>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d00e      	beq.n	8009892 <HAL_TIM_PWM_Start+0x19e>
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4a1f      	ldr	r2, [pc, #124]	; (80098f8 <HAL_TIM_PWM_Start+0x204>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d009      	beq.n	8009892 <HAL_TIM_PWM_Start+0x19e>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	4a17      	ldr	r2, [pc, #92]	; (80098e0 <HAL_TIM_PWM_Start+0x1ec>)
 8009884:	4293      	cmp	r3, r2
 8009886:	d004      	beq.n	8009892 <HAL_TIM_PWM_Start+0x19e>
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a15      	ldr	r2, [pc, #84]	; (80098e4 <HAL_TIM_PWM_Start+0x1f0>)
 800988e:	4293      	cmp	r3, r2
 8009890:	d115      	bne.n	80098be <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	689a      	ldr	r2, [r3, #8]
 8009898:	4b18      	ldr	r3, [pc, #96]	; (80098fc <HAL_TIM_PWM_Start+0x208>)
 800989a:	4013      	ands	r3, r2
 800989c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2b06      	cmp	r3, #6
 80098a2:	d015      	beq.n	80098d0 <HAL_TIM_PWM_Start+0x1dc>
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098aa:	d011      	beq.n	80098d0 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	f042 0201 	orr.w	r2, r2, #1
 80098ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098bc:	e008      	b.n	80098d0 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681a      	ldr	r2, [r3, #0]
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f042 0201 	orr.w	r2, r2, #1
 80098cc:	601a      	str	r2, [r3, #0]
 80098ce:	e000      	b.n	80098d2 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098d0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80098d2:	2300      	movs	r3, #0
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3710      	adds	r7, #16
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}
 80098dc:	40012c00 	.word	0x40012c00
 80098e0:	40013400 	.word	0x40013400
 80098e4:	40014000 	.word	0x40014000
 80098e8:	40014400 	.word	0x40014400
 80098ec:	40014800 	.word	0x40014800
 80098f0:	40000400 	.word	0x40000400
 80098f4:	40000800 	.word	0x40000800
 80098f8:	40000c00 	.word	0x40000c00
 80098fc:	00010007 	.word	0x00010007

08009900 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d101      	bne.n	8009912 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800990e:	2301      	movs	r3, #1
 8009910:	e049      	b.n	80099a6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009918:	b2db      	uxtb	r3, r3
 800991a:	2b00      	cmp	r3, #0
 800991c:	d106      	bne.n	800992c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2200      	movs	r2, #0
 8009922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 f841 	bl	80099ae <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2202      	movs	r2, #2
 8009930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	3304      	adds	r3, #4
 800993c:	4619      	mov	r1, r3
 800993e:	4610      	mov	r0, r2
 8009940:	f000 fd56 	bl	800a3f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	2201      	movs	r2, #1
 8009948:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2201      	movs	r2, #1
 8009950:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2201      	movs	r2, #1
 8009968:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	2201      	movs	r2, #1
 8009970:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2201      	movs	r2, #1
 8009978:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2201      	movs	r2, #1
 8009980:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2201      	movs	r2, #1
 8009988:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2201      	movs	r2, #1
 8009990:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2201      	movs	r2, #1
 8009998:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2201      	movs	r2, #1
 80099a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099a4:	2300      	movs	r3, #0
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3708      	adds	r7, #8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80099ae:	b480      	push	{r7}
 80099b0:	b083      	sub	sp, #12
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80099b6:	bf00      	nop
 80099b8:	370c      	adds	r7, #12
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr
	...

080099c4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80099ce:	2300      	movs	r3, #0
 80099d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d104      	bne.n	80099e2 <HAL_TIM_IC_Start_IT+0x1e>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099de:	b2db      	uxtb	r3, r3
 80099e0:	e023      	b.n	8009a2a <HAL_TIM_IC_Start_IT+0x66>
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	2b04      	cmp	r3, #4
 80099e6:	d104      	bne.n	80099f2 <HAL_TIM_IC_Start_IT+0x2e>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	e01b      	b.n	8009a2a <HAL_TIM_IC_Start_IT+0x66>
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	2b08      	cmp	r3, #8
 80099f6:	d104      	bne.n	8009a02 <HAL_TIM_IC_Start_IT+0x3e>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80099fe:	b2db      	uxtb	r3, r3
 8009a00:	e013      	b.n	8009a2a <HAL_TIM_IC_Start_IT+0x66>
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	2b0c      	cmp	r3, #12
 8009a06:	d104      	bne.n	8009a12 <HAL_TIM_IC_Start_IT+0x4e>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	e00b      	b.n	8009a2a <HAL_TIM_IC_Start_IT+0x66>
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	2b10      	cmp	r3, #16
 8009a16:	d104      	bne.n	8009a22 <HAL_TIM_IC_Start_IT+0x5e>
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	e003      	b.n	8009a2a <HAL_TIM_IC_Start_IT+0x66>
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009a2c:	683b      	ldr	r3, [r7, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d104      	bne.n	8009a3c <HAL_TIM_IC_Start_IT+0x78>
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a38:	b2db      	uxtb	r3, r3
 8009a3a:	e013      	b.n	8009a64 <HAL_TIM_IC_Start_IT+0xa0>
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	2b04      	cmp	r3, #4
 8009a40:	d104      	bne.n	8009a4c <HAL_TIM_IC_Start_IT+0x88>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	e00b      	b.n	8009a64 <HAL_TIM_IC_Start_IT+0xa0>
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	2b08      	cmp	r3, #8
 8009a50:	d104      	bne.n	8009a5c <HAL_TIM_IC_Start_IT+0x98>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	e003      	b.n	8009a64 <HAL_TIM_IC_Start_IT+0xa0>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8009a62:	b2db      	uxtb	r3, r3
 8009a64:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8009a66:	7bbb      	ldrb	r3, [r7, #14]
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d102      	bne.n	8009a72 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009a6c:	7b7b      	ldrb	r3, [r7, #13]
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d001      	beq.n	8009a76 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	e0dd      	b.n	8009c32 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d104      	bne.n	8009a86 <HAL_TIM_IC_Start_IT+0xc2>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2202      	movs	r2, #2
 8009a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009a84:	e023      	b.n	8009ace <HAL_TIM_IC_Start_IT+0x10a>
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	2b04      	cmp	r3, #4
 8009a8a:	d104      	bne.n	8009a96 <HAL_TIM_IC_Start_IT+0xd2>
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2202      	movs	r2, #2
 8009a90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009a94:	e01b      	b.n	8009ace <HAL_TIM_IC_Start_IT+0x10a>
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	2b08      	cmp	r3, #8
 8009a9a:	d104      	bne.n	8009aa6 <HAL_TIM_IC_Start_IT+0xe2>
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2202      	movs	r2, #2
 8009aa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009aa4:	e013      	b.n	8009ace <HAL_TIM_IC_Start_IT+0x10a>
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b0c      	cmp	r3, #12
 8009aaa:	d104      	bne.n	8009ab6 <HAL_TIM_IC_Start_IT+0xf2>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2202      	movs	r2, #2
 8009ab0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009ab4:	e00b      	b.n	8009ace <HAL_TIM_IC_Start_IT+0x10a>
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	2b10      	cmp	r3, #16
 8009aba:	d104      	bne.n	8009ac6 <HAL_TIM_IC_Start_IT+0x102>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2202      	movs	r2, #2
 8009ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009ac4:	e003      	b.n	8009ace <HAL_TIM_IC_Start_IT+0x10a>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2202      	movs	r2, #2
 8009aca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d104      	bne.n	8009ade <HAL_TIM_IC_Start_IT+0x11a>
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2202      	movs	r2, #2
 8009ad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009adc:	e013      	b.n	8009b06 <HAL_TIM_IC_Start_IT+0x142>
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	2b04      	cmp	r3, #4
 8009ae2:	d104      	bne.n	8009aee <HAL_TIM_IC_Start_IT+0x12a>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2202      	movs	r2, #2
 8009ae8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009aec:	e00b      	b.n	8009b06 <HAL_TIM_IC_Start_IT+0x142>
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	2b08      	cmp	r3, #8
 8009af2:	d104      	bne.n	8009afe <HAL_TIM_IC_Start_IT+0x13a>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2202      	movs	r2, #2
 8009af8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009afc:	e003      	b.n	8009b06 <HAL_TIM_IC_Start_IT+0x142>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2202      	movs	r2, #2
 8009b02:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	2b0c      	cmp	r3, #12
 8009b0a:	d841      	bhi.n	8009b90 <HAL_TIM_IC_Start_IT+0x1cc>
 8009b0c:	a201      	add	r2, pc, #4	; (adr r2, 8009b14 <HAL_TIM_IC_Start_IT+0x150>)
 8009b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b12:	bf00      	nop
 8009b14:	08009b49 	.word	0x08009b49
 8009b18:	08009b91 	.word	0x08009b91
 8009b1c:	08009b91 	.word	0x08009b91
 8009b20:	08009b91 	.word	0x08009b91
 8009b24:	08009b5b 	.word	0x08009b5b
 8009b28:	08009b91 	.word	0x08009b91
 8009b2c:	08009b91 	.word	0x08009b91
 8009b30:	08009b91 	.word	0x08009b91
 8009b34:	08009b6d 	.word	0x08009b6d
 8009b38:	08009b91 	.word	0x08009b91
 8009b3c:	08009b91 	.word	0x08009b91
 8009b40:	08009b91 	.word	0x08009b91
 8009b44:	08009b7f 	.word	0x08009b7f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	68da      	ldr	r2, [r3, #12]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f042 0202 	orr.w	r2, r2, #2
 8009b56:	60da      	str	r2, [r3, #12]
      break;
 8009b58:	e01d      	b.n	8009b96 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	68da      	ldr	r2, [r3, #12]
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f042 0204 	orr.w	r2, r2, #4
 8009b68:	60da      	str	r2, [r3, #12]
      break;
 8009b6a:	e014      	b.n	8009b96 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	68da      	ldr	r2, [r3, #12]
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f042 0208 	orr.w	r2, r2, #8
 8009b7a:	60da      	str	r2, [r3, #12]
      break;
 8009b7c:	e00b      	b.n	8009b96 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	68da      	ldr	r2, [r3, #12]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f042 0210 	orr.w	r2, r2, #16
 8009b8c:	60da      	str	r2, [r3, #12]
      break;
 8009b8e:	e002      	b.n	8009b96 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8009b90:	2301      	movs	r3, #1
 8009b92:	73fb      	strb	r3, [r7, #15]
      break;
 8009b94:	bf00      	nop
  }

  if (status == HAL_OK)
 8009b96:	7bfb      	ldrb	r3, [r7, #15]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d149      	bne.n	8009c30 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	6839      	ldr	r1, [r7, #0]
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	f001 f951 	bl	800ae4c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	4a23      	ldr	r2, [pc, #140]	; (8009c3c <HAL_TIM_IC_Start_IT+0x278>)
 8009bb0:	4293      	cmp	r3, r2
 8009bb2:	d01d      	beq.n	8009bf0 <HAL_TIM_IC_Start_IT+0x22c>
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009bbc:	d018      	beq.n	8009bf0 <HAL_TIM_IC_Start_IT+0x22c>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	4a1f      	ldr	r2, [pc, #124]	; (8009c40 <HAL_TIM_IC_Start_IT+0x27c>)
 8009bc4:	4293      	cmp	r3, r2
 8009bc6:	d013      	beq.n	8009bf0 <HAL_TIM_IC_Start_IT+0x22c>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	4a1d      	ldr	r2, [pc, #116]	; (8009c44 <HAL_TIM_IC_Start_IT+0x280>)
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d00e      	beq.n	8009bf0 <HAL_TIM_IC_Start_IT+0x22c>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	4a1c      	ldr	r2, [pc, #112]	; (8009c48 <HAL_TIM_IC_Start_IT+0x284>)
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	d009      	beq.n	8009bf0 <HAL_TIM_IC_Start_IT+0x22c>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4a1a      	ldr	r2, [pc, #104]	; (8009c4c <HAL_TIM_IC_Start_IT+0x288>)
 8009be2:	4293      	cmp	r3, r2
 8009be4:	d004      	beq.n	8009bf0 <HAL_TIM_IC_Start_IT+0x22c>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	4a19      	ldr	r2, [pc, #100]	; (8009c50 <HAL_TIM_IC_Start_IT+0x28c>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d115      	bne.n	8009c1c <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	689a      	ldr	r2, [r3, #8]
 8009bf6:	4b17      	ldr	r3, [pc, #92]	; (8009c54 <HAL_TIM_IC_Start_IT+0x290>)
 8009bf8:	4013      	ands	r3, r2
 8009bfa:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	2b06      	cmp	r3, #6
 8009c00:	d015      	beq.n	8009c2e <HAL_TIM_IC_Start_IT+0x26a>
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c08:	d011      	beq.n	8009c2e <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	681a      	ldr	r2, [r3, #0]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f042 0201 	orr.w	r2, r2, #1
 8009c18:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c1a:	e008      	b.n	8009c2e <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	681a      	ldr	r2, [r3, #0]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f042 0201 	orr.w	r2, r2, #1
 8009c2a:	601a      	str	r2, [r3, #0]
 8009c2c:	e000      	b.n	8009c30 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009c2e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8009c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
 8009c3a:	bf00      	nop
 8009c3c:	40012c00 	.word	0x40012c00
 8009c40:	40000400 	.word	0x40000400
 8009c44:	40000800 	.word	0x40000800
 8009c48:	40000c00 	.word	0x40000c00
 8009c4c:	40013400 	.word	0x40013400
 8009c50:	40014000 	.word	0x40014000
 8009c54:	00010007 	.word	0x00010007

08009c58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	691b      	ldr	r3, [r3, #16]
 8009c66:	f003 0302 	and.w	r3, r3, #2
 8009c6a:	2b02      	cmp	r3, #2
 8009c6c:	d122      	bne.n	8009cb4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	68db      	ldr	r3, [r3, #12]
 8009c74:	f003 0302 	and.w	r3, r3, #2
 8009c78:	2b02      	cmp	r3, #2
 8009c7a:	d11b      	bne.n	8009cb4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f06f 0202 	mvn.w	r2, #2
 8009c84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2201      	movs	r2, #1
 8009c8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	699b      	ldr	r3, [r3, #24]
 8009c92:	f003 0303 	and.w	r3, r3, #3
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d003      	beq.n	8009ca2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fb89 	bl	800a3b2 <HAL_TIM_IC_CaptureCallback>
 8009ca0:	e005      	b.n	8009cae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 fb7b 	bl	800a39e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	f000 fb8c 	bl	800a3c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	f003 0304 	and.w	r3, r3, #4
 8009cbe:	2b04      	cmp	r3, #4
 8009cc0:	d122      	bne.n	8009d08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	68db      	ldr	r3, [r3, #12]
 8009cc8:	f003 0304 	and.w	r3, r3, #4
 8009ccc:	2b04      	cmp	r3, #4
 8009cce:	d11b      	bne.n	8009d08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	f06f 0204 	mvn.w	r2, #4
 8009cd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	2202      	movs	r2, #2
 8009cde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	699b      	ldr	r3, [r3, #24]
 8009ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d003      	beq.n	8009cf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009cee:	6878      	ldr	r0, [r7, #4]
 8009cf0:	f000 fb5f 	bl	800a3b2 <HAL_TIM_IC_CaptureCallback>
 8009cf4:	e005      	b.n	8009d02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 fb51 	bl	800a39e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 fb62 	bl	800a3c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	691b      	ldr	r3, [r3, #16]
 8009d0e:	f003 0308 	and.w	r3, r3, #8
 8009d12:	2b08      	cmp	r3, #8
 8009d14:	d122      	bne.n	8009d5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	68db      	ldr	r3, [r3, #12]
 8009d1c:	f003 0308 	and.w	r3, r3, #8
 8009d20:	2b08      	cmp	r3, #8
 8009d22:	d11b      	bne.n	8009d5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f06f 0208 	mvn.w	r2, #8
 8009d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2204      	movs	r2, #4
 8009d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	69db      	ldr	r3, [r3, #28]
 8009d3a:	f003 0303 	and.w	r3, r3, #3
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d003      	beq.n	8009d4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fb35 	bl	800a3b2 <HAL_TIM_IC_CaptureCallback>
 8009d48:	e005      	b.n	8009d56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d4a:	6878      	ldr	r0, [r7, #4]
 8009d4c:	f000 fb27 	bl	800a39e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f000 fb38 	bl	800a3c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	2200      	movs	r2, #0
 8009d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	691b      	ldr	r3, [r3, #16]
 8009d62:	f003 0310 	and.w	r3, r3, #16
 8009d66:	2b10      	cmp	r3, #16
 8009d68:	d122      	bne.n	8009db0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	68db      	ldr	r3, [r3, #12]
 8009d70:	f003 0310 	and.w	r3, r3, #16
 8009d74:	2b10      	cmp	r3, #16
 8009d76:	d11b      	bne.n	8009db0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f06f 0210 	mvn.w	r2, #16
 8009d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2208      	movs	r2, #8
 8009d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	69db      	ldr	r3, [r3, #28]
 8009d8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d003      	beq.n	8009d9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f000 fb0b 	bl	800a3b2 <HAL_TIM_IC_CaptureCallback>
 8009d9c:	e005      	b.n	8009daa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f000 fafd 	bl	800a39e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f000 fb0e 	bl	800a3c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	691b      	ldr	r3, [r3, #16]
 8009db6:	f003 0301 	and.w	r3, r3, #1
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d10e      	bne.n	8009ddc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	68db      	ldr	r3, [r3, #12]
 8009dc4:	f003 0301 	and.w	r3, r3, #1
 8009dc8:	2b01      	cmp	r3, #1
 8009dca:	d107      	bne.n	8009ddc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f06f 0201 	mvn.w	r2, #1
 8009dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f000 fad7 	bl	800a38a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	691b      	ldr	r3, [r3, #16]
 8009de2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009de6:	2b80      	cmp	r3, #128	; 0x80
 8009de8:	d10e      	bne.n	8009e08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009df4:	2b80      	cmp	r3, #128	; 0x80
 8009df6:	d107      	bne.n	8009e08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f001 f958 	bl	800b0b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	691b      	ldr	r3, [r3, #16]
 8009e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e16:	d10e      	bne.n	8009e36 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	68db      	ldr	r3, [r3, #12]
 8009e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e22:	2b80      	cmp	r3, #128	; 0x80
 8009e24:	d107      	bne.n	8009e36 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009e2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f001 f94b 	bl	800b0cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	691b      	ldr	r3, [r3, #16]
 8009e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e40:	2b40      	cmp	r3, #64	; 0x40
 8009e42:	d10e      	bne.n	8009e62 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e4e:	2b40      	cmp	r3, #64	; 0x40
 8009e50:	d107      	bne.n	8009e62 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009e5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f000 fabc 	bl	800a3da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	691b      	ldr	r3, [r3, #16]
 8009e68:	f003 0320 	and.w	r3, r3, #32
 8009e6c:	2b20      	cmp	r3, #32
 8009e6e:	d10e      	bne.n	8009e8e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	68db      	ldr	r3, [r3, #12]
 8009e76:	f003 0320 	and.w	r3, r3, #32
 8009e7a:	2b20      	cmp	r3, #32
 8009e7c:	d107      	bne.n	8009e8e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f06f 0220 	mvn.w	r2, #32
 8009e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f001 f90b 	bl	800b0a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009e8e:	bf00      	nop
 8009e90:	3708      	adds	r7, #8
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}

08009e96 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009e96:	b580      	push	{r7, lr}
 8009e98:	b086      	sub	sp, #24
 8009e9a:	af00      	add	r7, sp, #0
 8009e9c:	60f8      	str	r0, [r7, #12]
 8009e9e:	60b9      	str	r1, [r7, #8]
 8009ea0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d101      	bne.n	8009eb4 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009eb0:	2302      	movs	r3, #2
 8009eb2:	e088      	b.n	8009fc6 <HAL_TIM_IC_ConfigChannel+0x130>
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d11b      	bne.n	8009efa <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	6818      	ldr	r0, [r3, #0]
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	6819      	ldr	r1, [r3, #0]
 8009eca:	68bb      	ldr	r3, [r7, #8]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	68db      	ldr	r3, [r3, #12]
 8009ed2:	f000 fdfd 	bl	800aad0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	699a      	ldr	r2, [r3, #24]
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	f022 020c 	bic.w	r2, r2, #12
 8009ee4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	6999      	ldr	r1, [r3, #24]
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	689a      	ldr	r2, [r3, #8]
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	430a      	orrs	r2, r1
 8009ef6:	619a      	str	r2, [r3, #24]
 8009ef8:	e060      	b.n	8009fbc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2b04      	cmp	r3, #4
 8009efe:	d11c      	bne.n	8009f3a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6818      	ldr	r0, [r3, #0]
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	6819      	ldr	r1, [r3, #0]
 8009f08:	68bb      	ldr	r3, [r7, #8]
 8009f0a:	685a      	ldr	r2, [r3, #4]
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	68db      	ldr	r3, [r3, #12]
 8009f10:	f000 fe7b 	bl	800ac0a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	699a      	ldr	r2, [r3, #24]
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009f22:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	6999      	ldr	r1, [r3, #24]
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	021a      	lsls	r2, r3, #8
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	430a      	orrs	r2, r1
 8009f36:	619a      	str	r2, [r3, #24]
 8009f38:	e040      	b.n	8009fbc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2b08      	cmp	r3, #8
 8009f3e:	d11b      	bne.n	8009f78 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	6818      	ldr	r0, [r3, #0]
 8009f44:	68bb      	ldr	r3, [r7, #8]
 8009f46:	6819      	ldr	r1, [r3, #0]
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	f000 fec8 	bl	800ace4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	69da      	ldr	r2, [r3, #28]
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f022 020c 	bic.w	r2, r2, #12
 8009f62:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	69d9      	ldr	r1, [r3, #28]
 8009f6a:	68bb      	ldr	r3, [r7, #8]
 8009f6c:	689a      	ldr	r2, [r3, #8]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	430a      	orrs	r2, r1
 8009f74:	61da      	str	r2, [r3, #28]
 8009f76:	e021      	b.n	8009fbc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2b0c      	cmp	r3, #12
 8009f7c:	d11c      	bne.n	8009fb8 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	6818      	ldr	r0, [r3, #0]
 8009f82:	68bb      	ldr	r3, [r7, #8]
 8009f84:	6819      	ldr	r1, [r3, #0]
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	685a      	ldr	r2, [r3, #4]
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	68db      	ldr	r3, [r3, #12]
 8009f8e:	f000 fee5 	bl	800ad5c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	69da      	ldr	r2, [r3, #28]
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009fa0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	69d9      	ldr	r1, [r3, #28]
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	021a      	lsls	r2, r3, #8
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	430a      	orrs	r2, r1
 8009fb4:	61da      	str	r2, [r3, #28]
 8009fb6:	e001      	b.n	8009fbc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009fb8:	2301      	movs	r3, #1
 8009fba:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009fc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3718      	adds	r7, #24
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}
	...

08009fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b086      	sub	sp, #24
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009fdc:	2300      	movs	r3, #0
 8009fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fe6:	2b01      	cmp	r3, #1
 8009fe8:	d101      	bne.n	8009fee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009fea:	2302      	movs	r3, #2
 8009fec:	e0ff      	b.n	800a1ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	2201      	movs	r2, #1
 8009ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2b14      	cmp	r3, #20
 8009ffa:	f200 80f0 	bhi.w	800a1de <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009ffe:	a201      	add	r2, pc, #4	; (adr r2, 800a004 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a004:	0800a059 	.word	0x0800a059
 800a008:	0800a1df 	.word	0x0800a1df
 800a00c:	0800a1df 	.word	0x0800a1df
 800a010:	0800a1df 	.word	0x0800a1df
 800a014:	0800a099 	.word	0x0800a099
 800a018:	0800a1df 	.word	0x0800a1df
 800a01c:	0800a1df 	.word	0x0800a1df
 800a020:	0800a1df 	.word	0x0800a1df
 800a024:	0800a0db 	.word	0x0800a0db
 800a028:	0800a1df 	.word	0x0800a1df
 800a02c:	0800a1df 	.word	0x0800a1df
 800a030:	0800a1df 	.word	0x0800a1df
 800a034:	0800a11b 	.word	0x0800a11b
 800a038:	0800a1df 	.word	0x0800a1df
 800a03c:	0800a1df 	.word	0x0800a1df
 800a040:	0800a1df 	.word	0x0800a1df
 800a044:	0800a15d 	.word	0x0800a15d
 800a048:	0800a1df 	.word	0x0800a1df
 800a04c:	0800a1df 	.word	0x0800a1df
 800a050:	0800a1df 	.word	0x0800a1df
 800a054:	0800a19d 	.word	0x0800a19d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	68b9      	ldr	r1, [r7, #8]
 800a05e:	4618      	mov	r0, r3
 800a060:	f000 fa60 	bl	800a524 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	699a      	ldr	r2, [r3, #24]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	f042 0208 	orr.w	r2, r2, #8
 800a072:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	699a      	ldr	r2, [r3, #24]
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	f022 0204 	bic.w	r2, r2, #4
 800a082:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	6999      	ldr	r1, [r3, #24]
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	691a      	ldr	r2, [r3, #16]
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	430a      	orrs	r2, r1
 800a094:	619a      	str	r2, [r3, #24]
      break;
 800a096:	e0a5      	b.n	800a1e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68b9      	ldr	r1, [r7, #8]
 800a09e:	4618      	mov	r0, r3
 800a0a0:	f000 fad0 	bl	800a644 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	699a      	ldr	r2, [r3, #24]
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a0b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	699a      	ldr	r2, [r3, #24]
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a0c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	6999      	ldr	r1, [r3, #24]
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	691b      	ldr	r3, [r3, #16]
 800a0ce:	021a      	lsls	r2, r3, #8
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	430a      	orrs	r2, r1
 800a0d6:	619a      	str	r2, [r3, #24]
      break;
 800a0d8:	e084      	b.n	800a1e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	68b9      	ldr	r1, [r7, #8]
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	f000 fb39 	bl	800a758 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	69da      	ldr	r2, [r3, #28]
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f042 0208 	orr.w	r2, r2, #8
 800a0f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	69da      	ldr	r2, [r3, #28]
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f022 0204 	bic.w	r2, r2, #4
 800a104:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	69d9      	ldr	r1, [r3, #28]
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	691a      	ldr	r2, [r3, #16]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	430a      	orrs	r2, r1
 800a116:	61da      	str	r2, [r3, #28]
      break;
 800a118:	e064      	b.n	800a1e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	68b9      	ldr	r1, [r7, #8]
 800a120:	4618      	mov	r0, r3
 800a122:	f000 fba1 	bl	800a868 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	69da      	ldr	r2, [r3, #28]
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a134:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	69da      	ldr	r2, [r3, #28]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a144:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	69d9      	ldr	r1, [r3, #28]
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	691b      	ldr	r3, [r3, #16]
 800a150:	021a      	lsls	r2, r3, #8
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	430a      	orrs	r2, r1
 800a158:	61da      	str	r2, [r3, #28]
      break;
 800a15a:	e043      	b.n	800a1e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	68b9      	ldr	r1, [r7, #8]
 800a162:	4618      	mov	r0, r3
 800a164:	f000 fbea 	bl	800a93c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f042 0208 	orr.w	r2, r2, #8
 800a176:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f022 0204 	bic.w	r2, r2, #4
 800a186:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	691a      	ldr	r2, [r3, #16]
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	430a      	orrs	r2, r1
 800a198:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a19a:	e023      	b.n	800a1e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	68b9      	ldr	r1, [r7, #8]
 800a1a2:	4618      	mov	r0, r3
 800a1a4:	f000 fc2e 	bl	800aa04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a1b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a1c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	691b      	ldr	r3, [r3, #16]
 800a1d2:	021a      	lsls	r2, r3, #8
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	430a      	orrs	r2, r1
 800a1da:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800a1dc:	e002      	b.n	800a1e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	75fb      	strb	r3, [r7, #23]
      break;
 800a1e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a1ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3718      	adds	r7, #24
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop

0800a1f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b084      	sub	sp, #16
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a202:	2300      	movs	r3, #0
 800a204:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a20c:	2b01      	cmp	r3, #1
 800a20e:	d101      	bne.n	800a214 <HAL_TIM_ConfigClockSource+0x1c>
 800a210:	2302      	movs	r3, #2
 800a212:	e0b6      	b.n	800a382 <HAL_TIM_ConfigClockSource+0x18a>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	2201      	movs	r2, #1
 800a218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2202      	movs	r2, #2
 800a220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	689b      	ldr	r3, [r3, #8]
 800a22a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a232:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a236:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a23e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	68ba      	ldr	r2, [r7, #8]
 800a246:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a248:	683b      	ldr	r3, [r7, #0]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a250:	d03e      	beq.n	800a2d0 <HAL_TIM_ConfigClockSource+0xd8>
 800a252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a256:	f200 8087 	bhi.w	800a368 <HAL_TIM_ConfigClockSource+0x170>
 800a25a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a25e:	f000 8086 	beq.w	800a36e <HAL_TIM_ConfigClockSource+0x176>
 800a262:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a266:	d87f      	bhi.n	800a368 <HAL_TIM_ConfigClockSource+0x170>
 800a268:	2b70      	cmp	r3, #112	; 0x70
 800a26a:	d01a      	beq.n	800a2a2 <HAL_TIM_ConfigClockSource+0xaa>
 800a26c:	2b70      	cmp	r3, #112	; 0x70
 800a26e:	d87b      	bhi.n	800a368 <HAL_TIM_ConfigClockSource+0x170>
 800a270:	2b60      	cmp	r3, #96	; 0x60
 800a272:	d050      	beq.n	800a316 <HAL_TIM_ConfigClockSource+0x11e>
 800a274:	2b60      	cmp	r3, #96	; 0x60
 800a276:	d877      	bhi.n	800a368 <HAL_TIM_ConfigClockSource+0x170>
 800a278:	2b50      	cmp	r3, #80	; 0x50
 800a27a:	d03c      	beq.n	800a2f6 <HAL_TIM_ConfigClockSource+0xfe>
 800a27c:	2b50      	cmp	r3, #80	; 0x50
 800a27e:	d873      	bhi.n	800a368 <HAL_TIM_ConfigClockSource+0x170>
 800a280:	2b40      	cmp	r3, #64	; 0x40
 800a282:	d058      	beq.n	800a336 <HAL_TIM_ConfigClockSource+0x13e>
 800a284:	2b40      	cmp	r3, #64	; 0x40
 800a286:	d86f      	bhi.n	800a368 <HAL_TIM_ConfigClockSource+0x170>
 800a288:	2b30      	cmp	r3, #48	; 0x30
 800a28a:	d064      	beq.n	800a356 <HAL_TIM_ConfigClockSource+0x15e>
 800a28c:	2b30      	cmp	r3, #48	; 0x30
 800a28e:	d86b      	bhi.n	800a368 <HAL_TIM_ConfigClockSource+0x170>
 800a290:	2b20      	cmp	r3, #32
 800a292:	d060      	beq.n	800a356 <HAL_TIM_ConfigClockSource+0x15e>
 800a294:	2b20      	cmp	r3, #32
 800a296:	d867      	bhi.n	800a368 <HAL_TIM_ConfigClockSource+0x170>
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d05c      	beq.n	800a356 <HAL_TIM_ConfigClockSource+0x15e>
 800a29c:	2b10      	cmp	r3, #16
 800a29e:	d05a      	beq.n	800a356 <HAL_TIM_ConfigClockSource+0x15e>
 800a2a0:	e062      	b.n	800a368 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6818      	ldr	r0, [r3, #0]
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	6899      	ldr	r1, [r3, #8]
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	685a      	ldr	r2, [r3, #4]
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	f000 fdab 	bl	800ae0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	689b      	ldr	r3, [r3, #8]
 800a2bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a2c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	68ba      	ldr	r2, [r7, #8]
 800a2cc:	609a      	str	r2, [r3, #8]
      break;
 800a2ce:	e04f      	b.n	800a370 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6818      	ldr	r0, [r3, #0]
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	6899      	ldr	r1, [r3, #8]
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	685a      	ldr	r2, [r3, #4]
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	68db      	ldr	r3, [r3, #12]
 800a2e0:	f000 fd94 	bl	800ae0c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	689a      	ldr	r2, [r3, #8]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a2f2:	609a      	str	r2, [r3, #8]
      break;
 800a2f4:	e03c      	b.n	800a370 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6818      	ldr	r0, [r3, #0]
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	6859      	ldr	r1, [r3, #4]
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	68db      	ldr	r3, [r3, #12]
 800a302:	461a      	mov	r2, r3
 800a304:	f000 fc52 	bl	800abac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2150      	movs	r1, #80	; 0x50
 800a30e:	4618      	mov	r0, r3
 800a310:	f000 fd61 	bl	800add6 <TIM_ITRx_SetConfig>
      break;
 800a314:	e02c      	b.n	800a370 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6818      	ldr	r0, [r3, #0]
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	6859      	ldr	r1, [r3, #4]
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	461a      	mov	r2, r3
 800a324:	f000 fcae 	bl	800ac84 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	2160      	movs	r1, #96	; 0x60
 800a32e:	4618      	mov	r0, r3
 800a330:	f000 fd51 	bl	800add6 <TIM_ITRx_SetConfig>
      break;
 800a334:	e01c      	b.n	800a370 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6818      	ldr	r0, [r3, #0]
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	6859      	ldr	r1, [r3, #4]
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	68db      	ldr	r3, [r3, #12]
 800a342:	461a      	mov	r2, r3
 800a344:	f000 fc32 	bl	800abac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	2140      	movs	r1, #64	; 0x40
 800a34e:	4618      	mov	r0, r3
 800a350:	f000 fd41 	bl	800add6 <TIM_ITRx_SetConfig>
      break;
 800a354:	e00c      	b.n	800a370 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	4619      	mov	r1, r3
 800a360:	4610      	mov	r0, r2
 800a362:	f000 fd38 	bl	800add6 <TIM_ITRx_SetConfig>
      break;
 800a366:	e003      	b.n	800a370 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800a368:	2301      	movs	r3, #1
 800a36a:	73fb      	strb	r3, [r7, #15]
      break;
 800a36c:	e000      	b.n	800a370 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800a36e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2200      	movs	r2, #0
 800a37c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a380:	7bfb      	ldrb	r3, [r7, #15]
}
 800a382:	4618      	mov	r0, r3
 800a384:	3710      	adds	r7, #16
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a38a:	b480      	push	{r7}
 800a38c:	b083      	sub	sp, #12
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a392:	bf00      	nop
 800a394:	370c      	adds	r7, #12
 800a396:	46bd      	mov	sp, r7
 800a398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39c:	4770      	bx	lr

0800a39e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a39e:	b480      	push	{r7}
 800a3a0:	b083      	sub	sp, #12
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a3a6:	bf00      	nop
 800a3a8:	370c      	adds	r7, #12
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b0:	4770      	bx	lr

0800a3b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a3b2:	b480      	push	{r7}
 800a3b4:	b083      	sub	sp, #12
 800a3b6:	af00      	add	r7, sp, #0
 800a3b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a3ba:	bf00      	nop
 800a3bc:	370c      	adds	r7, #12
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c4:	4770      	bx	lr

0800a3c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a3c6:	b480      	push	{r7}
 800a3c8:	b083      	sub	sp, #12
 800a3ca:	af00      	add	r7, sp, #0
 800a3cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a3ce:	bf00      	nop
 800a3d0:	370c      	adds	r7, #12
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a3da:	b480      	push	{r7}
 800a3dc:	b083      	sub	sp, #12
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a3e2:	bf00      	nop
 800a3e4:	370c      	adds	r7, #12
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ec:	4770      	bx	lr
	...

0800a3f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a3f0:	b480      	push	{r7}
 800a3f2:	b085      	sub	sp, #20
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
 800a3f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	4a40      	ldr	r2, [pc, #256]	; (800a504 <TIM_Base_SetConfig+0x114>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d013      	beq.n	800a430 <TIM_Base_SetConfig+0x40>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a40e:	d00f      	beq.n	800a430 <TIM_Base_SetConfig+0x40>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	4a3d      	ldr	r2, [pc, #244]	; (800a508 <TIM_Base_SetConfig+0x118>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d00b      	beq.n	800a430 <TIM_Base_SetConfig+0x40>
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	4a3c      	ldr	r2, [pc, #240]	; (800a50c <TIM_Base_SetConfig+0x11c>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d007      	beq.n	800a430 <TIM_Base_SetConfig+0x40>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4a3b      	ldr	r2, [pc, #236]	; (800a510 <TIM_Base_SetConfig+0x120>)
 800a424:	4293      	cmp	r3, r2
 800a426:	d003      	beq.n	800a430 <TIM_Base_SetConfig+0x40>
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	4a3a      	ldr	r2, [pc, #232]	; (800a514 <TIM_Base_SetConfig+0x124>)
 800a42c:	4293      	cmp	r3, r2
 800a42e:	d108      	bne.n	800a442 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a436:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	685b      	ldr	r3, [r3, #4]
 800a43c:	68fa      	ldr	r2, [r7, #12]
 800a43e:	4313      	orrs	r3, r2
 800a440:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	4a2f      	ldr	r2, [pc, #188]	; (800a504 <TIM_Base_SetConfig+0x114>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d01f      	beq.n	800a48a <TIM_Base_SetConfig+0x9a>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a450:	d01b      	beq.n	800a48a <TIM_Base_SetConfig+0x9a>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a2c      	ldr	r2, [pc, #176]	; (800a508 <TIM_Base_SetConfig+0x118>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d017      	beq.n	800a48a <TIM_Base_SetConfig+0x9a>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4a2b      	ldr	r2, [pc, #172]	; (800a50c <TIM_Base_SetConfig+0x11c>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d013      	beq.n	800a48a <TIM_Base_SetConfig+0x9a>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a2a      	ldr	r2, [pc, #168]	; (800a510 <TIM_Base_SetConfig+0x120>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d00f      	beq.n	800a48a <TIM_Base_SetConfig+0x9a>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	4a29      	ldr	r2, [pc, #164]	; (800a514 <TIM_Base_SetConfig+0x124>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d00b      	beq.n	800a48a <TIM_Base_SetConfig+0x9a>
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	4a28      	ldr	r2, [pc, #160]	; (800a518 <TIM_Base_SetConfig+0x128>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d007      	beq.n	800a48a <TIM_Base_SetConfig+0x9a>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	4a27      	ldr	r2, [pc, #156]	; (800a51c <TIM_Base_SetConfig+0x12c>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d003      	beq.n	800a48a <TIM_Base_SetConfig+0x9a>
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	4a26      	ldr	r2, [pc, #152]	; (800a520 <TIM_Base_SetConfig+0x130>)
 800a486:	4293      	cmp	r3, r2
 800a488:	d108      	bne.n	800a49c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a490:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	68db      	ldr	r3, [r3, #12]
 800a496:	68fa      	ldr	r2, [r7, #12]
 800a498:	4313      	orrs	r3, r2
 800a49a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	695b      	ldr	r3, [r3, #20]
 800a4a6:	4313      	orrs	r3, r2
 800a4a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	68fa      	ldr	r2, [r7, #12]
 800a4ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	689a      	ldr	r2, [r3, #8]
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	681a      	ldr	r2, [r3, #0]
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	4a10      	ldr	r2, [pc, #64]	; (800a504 <TIM_Base_SetConfig+0x114>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d00f      	beq.n	800a4e8 <TIM_Base_SetConfig+0xf8>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	4a12      	ldr	r2, [pc, #72]	; (800a514 <TIM_Base_SetConfig+0x124>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d00b      	beq.n	800a4e8 <TIM_Base_SetConfig+0xf8>
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	4a11      	ldr	r2, [pc, #68]	; (800a518 <TIM_Base_SetConfig+0x128>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d007      	beq.n	800a4e8 <TIM_Base_SetConfig+0xf8>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	4a10      	ldr	r2, [pc, #64]	; (800a51c <TIM_Base_SetConfig+0x12c>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d003      	beq.n	800a4e8 <TIM_Base_SetConfig+0xf8>
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	4a0f      	ldr	r2, [pc, #60]	; (800a520 <TIM_Base_SetConfig+0x130>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d103      	bne.n	800a4f0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	691a      	ldr	r2, [r3, #16]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	615a      	str	r2, [r3, #20]
}
 800a4f6:	bf00      	nop
 800a4f8:	3714      	adds	r7, #20
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a500:	4770      	bx	lr
 800a502:	bf00      	nop
 800a504:	40012c00 	.word	0x40012c00
 800a508:	40000400 	.word	0x40000400
 800a50c:	40000800 	.word	0x40000800
 800a510:	40000c00 	.word	0x40000c00
 800a514:	40013400 	.word	0x40013400
 800a518:	40014000 	.word	0x40014000
 800a51c:	40014400 	.word	0x40014400
 800a520:	40014800 	.word	0x40014800

0800a524 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a524:	b480      	push	{r7}
 800a526:	b087      	sub	sp, #28
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
 800a52c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	6a1b      	ldr	r3, [r3, #32]
 800a532:	f023 0201 	bic.w	r2, r3, #1
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	6a1b      	ldr	r3, [r3, #32]
 800a53e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	685b      	ldr	r3, [r3, #4]
 800a544:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	699b      	ldr	r3, [r3, #24]
 800a54a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a556:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f023 0303 	bic.w	r3, r3, #3
 800a55e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	68fa      	ldr	r2, [r7, #12]
 800a566:	4313      	orrs	r3, r2
 800a568:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	f023 0302 	bic.w	r3, r3, #2
 800a570:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	689b      	ldr	r3, [r3, #8]
 800a576:	697a      	ldr	r2, [r7, #20]
 800a578:	4313      	orrs	r3, r2
 800a57a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a2c      	ldr	r2, [pc, #176]	; (800a630 <TIM_OC1_SetConfig+0x10c>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d00f      	beq.n	800a5a4 <TIM_OC1_SetConfig+0x80>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	4a2b      	ldr	r2, [pc, #172]	; (800a634 <TIM_OC1_SetConfig+0x110>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d00b      	beq.n	800a5a4 <TIM_OC1_SetConfig+0x80>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a2a      	ldr	r2, [pc, #168]	; (800a638 <TIM_OC1_SetConfig+0x114>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d007      	beq.n	800a5a4 <TIM_OC1_SetConfig+0x80>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	4a29      	ldr	r2, [pc, #164]	; (800a63c <TIM_OC1_SetConfig+0x118>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d003      	beq.n	800a5a4 <TIM_OC1_SetConfig+0x80>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	4a28      	ldr	r2, [pc, #160]	; (800a640 <TIM_OC1_SetConfig+0x11c>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d10c      	bne.n	800a5be <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a5a4:	697b      	ldr	r3, [r7, #20]
 800a5a6:	f023 0308 	bic.w	r3, r3, #8
 800a5aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	68db      	ldr	r3, [r3, #12]
 800a5b0:	697a      	ldr	r2, [r7, #20]
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	f023 0304 	bic.w	r3, r3, #4
 800a5bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a1b      	ldr	r2, [pc, #108]	; (800a630 <TIM_OC1_SetConfig+0x10c>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d00f      	beq.n	800a5e6 <TIM_OC1_SetConfig+0xc2>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	4a1a      	ldr	r2, [pc, #104]	; (800a634 <TIM_OC1_SetConfig+0x110>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d00b      	beq.n	800a5e6 <TIM_OC1_SetConfig+0xc2>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	4a19      	ldr	r2, [pc, #100]	; (800a638 <TIM_OC1_SetConfig+0x114>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d007      	beq.n	800a5e6 <TIM_OC1_SetConfig+0xc2>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	4a18      	ldr	r2, [pc, #96]	; (800a63c <TIM_OC1_SetConfig+0x118>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d003      	beq.n	800a5e6 <TIM_OC1_SetConfig+0xc2>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	4a17      	ldr	r2, [pc, #92]	; (800a640 <TIM_OC1_SetConfig+0x11c>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d111      	bne.n	800a60a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a5ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a5f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a5f6:	683b      	ldr	r3, [r7, #0]
 800a5f8:	695b      	ldr	r3, [r3, #20]
 800a5fa:	693a      	ldr	r2, [r7, #16]
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	699b      	ldr	r3, [r3, #24]
 800a604:	693a      	ldr	r2, [r7, #16]
 800a606:	4313      	orrs	r3, r2
 800a608:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	693a      	ldr	r2, [r7, #16]
 800a60e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	68fa      	ldr	r2, [r7, #12]
 800a614:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	685a      	ldr	r2, [r3, #4]
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	697a      	ldr	r2, [r7, #20]
 800a622:	621a      	str	r2, [r3, #32]
}
 800a624:	bf00      	nop
 800a626:	371c      	adds	r7, #28
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr
 800a630:	40012c00 	.word	0x40012c00
 800a634:	40013400 	.word	0x40013400
 800a638:	40014000 	.word	0x40014000
 800a63c:	40014400 	.word	0x40014400
 800a640:	40014800 	.word	0x40014800

0800a644 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a644:	b480      	push	{r7}
 800a646:	b087      	sub	sp, #28
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6a1b      	ldr	r3, [r3, #32]
 800a652:	f023 0210 	bic.w	r2, r3, #16
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6a1b      	ldr	r3, [r3, #32]
 800a65e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	685b      	ldr	r3, [r3, #4]
 800a664:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	699b      	ldr	r3, [r3, #24]
 800a66a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a672:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a67e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	021b      	lsls	r3, r3, #8
 800a686:	68fa      	ldr	r2, [r7, #12]
 800a688:	4313      	orrs	r3, r2
 800a68a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	f023 0320 	bic.w	r3, r3, #32
 800a692:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	689b      	ldr	r3, [r3, #8]
 800a698:	011b      	lsls	r3, r3, #4
 800a69a:	697a      	ldr	r2, [r7, #20]
 800a69c:	4313      	orrs	r3, r2
 800a69e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	4a28      	ldr	r2, [pc, #160]	; (800a744 <TIM_OC2_SetConfig+0x100>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d003      	beq.n	800a6b0 <TIM_OC2_SetConfig+0x6c>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	4a27      	ldr	r2, [pc, #156]	; (800a748 <TIM_OC2_SetConfig+0x104>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d10d      	bne.n	800a6cc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a6b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	68db      	ldr	r3, [r3, #12]
 800a6bc:	011b      	lsls	r3, r3, #4
 800a6be:	697a      	ldr	r2, [r7, #20]
 800a6c0:	4313      	orrs	r3, r2
 800a6c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a6c4:	697b      	ldr	r3, [r7, #20]
 800a6c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	4a1d      	ldr	r2, [pc, #116]	; (800a744 <TIM_OC2_SetConfig+0x100>)
 800a6d0:	4293      	cmp	r3, r2
 800a6d2:	d00f      	beq.n	800a6f4 <TIM_OC2_SetConfig+0xb0>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	4a1c      	ldr	r2, [pc, #112]	; (800a748 <TIM_OC2_SetConfig+0x104>)
 800a6d8:	4293      	cmp	r3, r2
 800a6da:	d00b      	beq.n	800a6f4 <TIM_OC2_SetConfig+0xb0>
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	4a1b      	ldr	r2, [pc, #108]	; (800a74c <TIM_OC2_SetConfig+0x108>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d007      	beq.n	800a6f4 <TIM_OC2_SetConfig+0xb0>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	4a1a      	ldr	r2, [pc, #104]	; (800a750 <TIM_OC2_SetConfig+0x10c>)
 800a6e8:	4293      	cmp	r3, r2
 800a6ea:	d003      	beq.n	800a6f4 <TIM_OC2_SetConfig+0xb0>
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	4a19      	ldr	r2, [pc, #100]	; (800a754 <TIM_OC2_SetConfig+0x110>)
 800a6f0:	4293      	cmp	r3, r2
 800a6f2:	d113      	bne.n	800a71c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a6f4:	693b      	ldr	r3, [r7, #16]
 800a6f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a6fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a702:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	695b      	ldr	r3, [r3, #20]
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	693a      	ldr	r2, [r7, #16]
 800a70c:	4313      	orrs	r3, r2
 800a70e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	699b      	ldr	r3, [r3, #24]
 800a714:	009b      	lsls	r3, r3, #2
 800a716:	693a      	ldr	r2, [r7, #16]
 800a718:	4313      	orrs	r3, r2
 800a71a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	693a      	ldr	r2, [r7, #16]
 800a720:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	68fa      	ldr	r2, [r7, #12]
 800a726:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	685a      	ldr	r2, [r3, #4]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	697a      	ldr	r2, [r7, #20]
 800a734:	621a      	str	r2, [r3, #32]
}
 800a736:	bf00      	nop
 800a738:	371c      	adds	r7, #28
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop
 800a744:	40012c00 	.word	0x40012c00
 800a748:	40013400 	.word	0x40013400
 800a74c:	40014000 	.word	0x40014000
 800a750:	40014400 	.word	0x40014400
 800a754:	40014800 	.word	0x40014800

0800a758 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a758:	b480      	push	{r7}
 800a75a:	b087      	sub	sp, #28
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
 800a760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6a1b      	ldr	r3, [r3, #32]
 800a766:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6a1b      	ldr	r3, [r3, #32]
 800a772:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	69db      	ldr	r3, [r3, #28]
 800a77e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a78a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	f023 0303 	bic.w	r3, r3, #3
 800a792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	68fa      	ldr	r2, [r7, #12]
 800a79a:	4313      	orrs	r3, r2
 800a79c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a79e:	697b      	ldr	r3, [r7, #20]
 800a7a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a7a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a7a6:	683b      	ldr	r3, [r7, #0]
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	021b      	lsls	r3, r3, #8
 800a7ac:	697a      	ldr	r2, [r7, #20]
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	4a27      	ldr	r2, [pc, #156]	; (800a854 <TIM_OC3_SetConfig+0xfc>)
 800a7b6:	4293      	cmp	r3, r2
 800a7b8:	d003      	beq.n	800a7c2 <TIM_OC3_SetConfig+0x6a>
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	4a26      	ldr	r2, [pc, #152]	; (800a858 <TIM_OC3_SetConfig+0x100>)
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d10d      	bne.n	800a7de <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a7c2:	697b      	ldr	r3, [r7, #20]
 800a7c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a7c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a7ca:	683b      	ldr	r3, [r7, #0]
 800a7cc:	68db      	ldr	r3, [r3, #12]
 800a7ce:	021b      	lsls	r3, r3, #8
 800a7d0:	697a      	ldr	r2, [r7, #20]
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a7d6:	697b      	ldr	r3, [r7, #20]
 800a7d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a7dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	4a1c      	ldr	r2, [pc, #112]	; (800a854 <TIM_OC3_SetConfig+0xfc>)
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d00f      	beq.n	800a806 <TIM_OC3_SetConfig+0xae>
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4a1b      	ldr	r2, [pc, #108]	; (800a858 <TIM_OC3_SetConfig+0x100>)
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	d00b      	beq.n	800a806 <TIM_OC3_SetConfig+0xae>
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	4a1a      	ldr	r2, [pc, #104]	; (800a85c <TIM_OC3_SetConfig+0x104>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d007      	beq.n	800a806 <TIM_OC3_SetConfig+0xae>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4a19      	ldr	r2, [pc, #100]	; (800a860 <TIM_OC3_SetConfig+0x108>)
 800a7fa:	4293      	cmp	r3, r2
 800a7fc:	d003      	beq.n	800a806 <TIM_OC3_SetConfig+0xae>
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	4a18      	ldr	r2, [pc, #96]	; (800a864 <TIM_OC3_SetConfig+0x10c>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d113      	bne.n	800a82e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a806:	693b      	ldr	r3, [r7, #16]
 800a808:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a80c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a80e:	693b      	ldr	r3, [r7, #16]
 800a810:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a814:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	695b      	ldr	r3, [r3, #20]
 800a81a:	011b      	lsls	r3, r3, #4
 800a81c:	693a      	ldr	r2, [r7, #16]
 800a81e:	4313      	orrs	r3, r2
 800a820:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	699b      	ldr	r3, [r3, #24]
 800a826:	011b      	lsls	r3, r3, #4
 800a828:	693a      	ldr	r2, [r7, #16]
 800a82a:	4313      	orrs	r3, r2
 800a82c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	693a      	ldr	r2, [r7, #16]
 800a832:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	68fa      	ldr	r2, [r7, #12]
 800a838:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	685a      	ldr	r2, [r3, #4]
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	697a      	ldr	r2, [r7, #20]
 800a846:	621a      	str	r2, [r3, #32]
}
 800a848:	bf00      	nop
 800a84a:	371c      	adds	r7, #28
 800a84c:	46bd      	mov	sp, r7
 800a84e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a852:	4770      	bx	lr
 800a854:	40012c00 	.word	0x40012c00
 800a858:	40013400 	.word	0x40013400
 800a85c:	40014000 	.word	0x40014000
 800a860:	40014400 	.word	0x40014400
 800a864:	40014800 	.word	0x40014800

0800a868 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a868:	b480      	push	{r7}
 800a86a:	b087      	sub	sp, #28
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6a1b      	ldr	r3, [r3, #32]
 800a876:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6a1b      	ldr	r3, [r3, #32]
 800a882:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	69db      	ldr	r3, [r3, #28]
 800a88e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a896:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a89a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a8a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	021b      	lsls	r3, r3, #8
 800a8aa:	68fa      	ldr	r2, [r7, #12]
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a8b0:	693b      	ldr	r3, [r7, #16]
 800a8b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a8b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	031b      	lsls	r3, r3, #12
 800a8be:	693a      	ldr	r2, [r7, #16]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a18      	ldr	r2, [pc, #96]	; (800a928 <TIM_OC4_SetConfig+0xc0>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d00f      	beq.n	800a8ec <TIM_OC4_SetConfig+0x84>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	4a17      	ldr	r2, [pc, #92]	; (800a92c <TIM_OC4_SetConfig+0xc4>)
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d00b      	beq.n	800a8ec <TIM_OC4_SetConfig+0x84>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	4a16      	ldr	r2, [pc, #88]	; (800a930 <TIM_OC4_SetConfig+0xc8>)
 800a8d8:	4293      	cmp	r3, r2
 800a8da:	d007      	beq.n	800a8ec <TIM_OC4_SetConfig+0x84>
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	4a15      	ldr	r2, [pc, #84]	; (800a934 <TIM_OC4_SetConfig+0xcc>)
 800a8e0:	4293      	cmp	r3, r2
 800a8e2:	d003      	beq.n	800a8ec <TIM_OC4_SetConfig+0x84>
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	4a14      	ldr	r2, [pc, #80]	; (800a938 <TIM_OC4_SetConfig+0xd0>)
 800a8e8:	4293      	cmp	r3, r2
 800a8ea:	d109      	bne.n	800a900 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a8f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	695b      	ldr	r3, [r3, #20]
 800a8f8:	019b      	lsls	r3, r3, #6
 800a8fa:	697a      	ldr	r2, [r7, #20]
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	697a      	ldr	r2, [r7, #20]
 800a904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	68fa      	ldr	r2, [r7, #12]
 800a90a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	685a      	ldr	r2, [r3, #4]
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	693a      	ldr	r2, [r7, #16]
 800a918:	621a      	str	r2, [r3, #32]
}
 800a91a:	bf00      	nop
 800a91c:	371c      	adds	r7, #28
 800a91e:	46bd      	mov	sp, r7
 800a920:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a924:	4770      	bx	lr
 800a926:	bf00      	nop
 800a928:	40012c00 	.word	0x40012c00
 800a92c:	40013400 	.word	0x40013400
 800a930:	40014000 	.word	0x40014000
 800a934:	40014400 	.word	0x40014400
 800a938:	40014800 	.word	0x40014800

0800a93c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b087      	sub	sp, #28
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]
 800a944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6a1b      	ldr	r3, [r3, #32]
 800a94a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6a1b      	ldr	r3, [r3, #32]
 800a956:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a96a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a96e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	68fa      	ldr	r2, [r7, #12]
 800a976:	4313      	orrs	r3, r2
 800a978:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a980:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	041b      	lsls	r3, r3, #16
 800a988:	693a      	ldr	r2, [r7, #16]
 800a98a:	4313      	orrs	r3, r2
 800a98c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	4a17      	ldr	r2, [pc, #92]	; (800a9f0 <TIM_OC5_SetConfig+0xb4>)
 800a992:	4293      	cmp	r3, r2
 800a994:	d00f      	beq.n	800a9b6 <TIM_OC5_SetConfig+0x7a>
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	4a16      	ldr	r2, [pc, #88]	; (800a9f4 <TIM_OC5_SetConfig+0xb8>)
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d00b      	beq.n	800a9b6 <TIM_OC5_SetConfig+0x7a>
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	4a15      	ldr	r2, [pc, #84]	; (800a9f8 <TIM_OC5_SetConfig+0xbc>)
 800a9a2:	4293      	cmp	r3, r2
 800a9a4:	d007      	beq.n	800a9b6 <TIM_OC5_SetConfig+0x7a>
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	4a14      	ldr	r2, [pc, #80]	; (800a9fc <TIM_OC5_SetConfig+0xc0>)
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	d003      	beq.n	800a9b6 <TIM_OC5_SetConfig+0x7a>
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	4a13      	ldr	r2, [pc, #76]	; (800aa00 <TIM_OC5_SetConfig+0xc4>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d109      	bne.n	800a9ca <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a9bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	695b      	ldr	r3, [r3, #20]
 800a9c2:	021b      	lsls	r3, r3, #8
 800a9c4:	697a      	ldr	r2, [r7, #20]
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	697a      	ldr	r2, [r7, #20]
 800a9ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	68fa      	ldr	r2, [r7, #12]
 800a9d4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	685a      	ldr	r2, [r3, #4]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	693a      	ldr	r2, [r7, #16]
 800a9e2:	621a      	str	r2, [r3, #32]
}
 800a9e4:	bf00      	nop
 800a9e6:	371c      	adds	r7, #28
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr
 800a9f0:	40012c00 	.word	0x40012c00
 800a9f4:	40013400 	.word	0x40013400
 800a9f8:	40014000 	.word	0x40014000
 800a9fc:	40014400 	.word	0x40014400
 800aa00:	40014800 	.word	0x40014800

0800aa04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aa04:	b480      	push	{r7}
 800aa06:	b087      	sub	sp, #28
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6a1b      	ldr	r3, [r3, #32]
 800aa12:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6a1b      	ldr	r3, [r3, #32]
 800aa1e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800aa32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	021b      	lsls	r3, r3, #8
 800aa3e:	68fa      	ldr	r2, [r7, #12]
 800aa40:	4313      	orrs	r3, r2
 800aa42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800aa4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	689b      	ldr	r3, [r3, #8]
 800aa50:	051b      	lsls	r3, r3, #20
 800aa52:	693a      	ldr	r2, [r7, #16]
 800aa54:	4313      	orrs	r3, r2
 800aa56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	4a18      	ldr	r2, [pc, #96]	; (800aabc <TIM_OC6_SetConfig+0xb8>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d00f      	beq.n	800aa80 <TIM_OC6_SetConfig+0x7c>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	4a17      	ldr	r2, [pc, #92]	; (800aac0 <TIM_OC6_SetConfig+0xbc>)
 800aa64:	4293      	cmp	r3, r2
 800aa66:	d00b      	beq.n	800aa80 <TIM_OC6_SetConfig+0x7c>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	4a16      	ldr	r2, [pc, #88]	; (800aac4 <TIM_OC6_SetConfig+0xc0>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d007      	beq.n	800aa80 <TIM_OC6_SetConfig+0x7c>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	4a15      	ldr	r2, [pc, #84]	; (800aac8 <TIM_OC6_SetConfig+0xc4>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d003      	beq.n	800aa80 <TIM_OC6_SetConfig+0x7c>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	4a14      	ldr	r2, [pc, #80]	; (800aacc <TIM_OC6_SetConfig+0xc8>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d109      	bne.n	800aa94 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aa86:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	695b      	ldr	r3, [r3, #20]
 800aa8c:	029b      	lsls	r3, r3, #10
 800aa8e:	697a      	ldr	r2, [r7, #20]
 800aa90:	4313      	orrs	r3, r2
 800aa92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	697a      	ldr	r2, [r7, #20]
 800aa98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	685a      	ldr	r2, [r3, #4]
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	693a      	ldr	r2, [r7, #16]
 800aaac:	621a      	str	r2, [r3, #32]
}
 800aaae:	bf00      	nop
 800aab0:	371c      	adds	r7, #28
 800aab2:	46bd      	mov	sp, r7
 800aab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab8:	4770      	bx	lr
 800aaba:	bf00      	nop
 800aabc:	40012c00 	.word	0x40012c00
 800aac0:	40013400 	.word	0x40013400
 800aac4:	40014000 	.word	0x40014000
 800aac8:	40014400 	.word	0x40014400
 800aacc:	40014800 	.word	0x40014800

0800aad0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800aad0:	b480      	push	{r7}
 800aad2:	b087      	sub	sp, #28
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	60f8      	str	r0, [r7, #12]
 800aad8:	60b9      	str	r1, [r7, #8]
 800aada:	607a      	str	r2, [r7, #4]
 800aadc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	6a1b      	ldr	r3, [r3, #32]
 800aae2:	f023 0201 	bic.w	r2, r3, #1
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	699b      	ldr	r3, [r3, #24]
 800aaee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	6a1b      	ldr	r3, [r3, #32]
 800aaf4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	4a26      	ldr	r2, [pc, #152]	; (800ab94 <TIM_TI1_SetConfig+0xc4>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d017      	beq.n	800ab2e <TIM_TI1_SetConfig+0x5e>
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab04:	d013      	beq.n	800ab2e <TIM_TI1_SetConfig+0x5e>
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	4a23      	ldr	r2, [pc, #140]	; (800ab98 <TIM_TI1_SetConfig+0xc8>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d00f      	beq.n	800ab2e <TIM_TI1_SetConfig+0x5e>
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	4a22      	ldr	r2, [pc, #136]	; (800ab9c <TIM_TI1_SetConfig+0xcc>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d00b      	beq.n	800ab2e <TIM_TI1_SetConfig+0x5e>
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	4a21      	ldr	r2, [pc, #132]	; (800aba0 <TIM_TI1_SetConfig+0xd0>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d007      	beq.n	800ab2e <TIM_TI1_SetConfig+0x5e>
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	4a20      	ldr	r2, [pc, #128]	; (800aba4 <TIM_TI1_SetConfig+0xd4>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d003      	beq.n	800ab2e <TIM_TI1_SetConfig+0x5e>
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	4a1f      	ldr	r2, [pc, #124]	; (800aba8 <TIM_TI1_SetConfig+0xd8>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d101      	bne.n	800ab32 <TIM_TI1_SetConfig+0x62>
 800ab2e:	2301      	movs	r3, #1
 800ab30:	e000      	b.n	800ab34 <TIM_TI1_SetConfig+0x64>
 800ab32:	2300      	movs	r3, #0
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d008      	beq.n	800ab4a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	f023 0303 	bic.w	r3, r3, #3
 800ab3e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800ab40:	697a      	ldr	r2, [r7, #20]
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4313      	orrs	r3, r2
 800ab46:	617b      	str	r3, [r7, #20]
 800ab48:	e003      	b.n	800ab52 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800ab4a:	697b      	ldr	r3, [r7, #20]
 800ab4c:	f043 0301 	orr.w	r3, r3, #1
 800ab50:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	011b      	lsls	r3, r3, #4
 800ab5e:	b2db      	uxtb	r3, r3
 800ab60:	697a      	ldr	r2, [r7, #20]
 800ab62:	4313      	orrs	r3, r2
 800ab64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ab66:	693b      	ldr	r3, [r7, #16]
 800ab68:	f023 030a 	bic.w	r3, r3, #10
 800ab6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	f003 030a 	and.w	r3, r3, #10
 800ab74:	693a      	ldr	r2, [r7, #16]
 800ab76:	4313      	orrs	r3, r2
 800ab78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	697a      	ldr	r2, [r7, #20]
 800ab7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	693a      	ldr	r2, [r7, #16]
 800ab84:	621a      	str	r2, [r3, #32]
}
 800ab86:	bf00      	nop
 800ab88:	371c      	adds	r7, #28
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab90:	4770      	bx	lr
 800ab92:	bf00      	nop
 800ab94:	40012c00 	.word	0x40012c00
 800ab98:	40000400 	.word	0x40000400
 800ab9c:	40000800 	.word	0x40000800
 800aba0:	40000c00 	.word	0x40000c00
 800aba4:	40013400 	.word	0x40013400
 800aba8:	40014000 	.word	0x40014000

0800abac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800abac:	b480      	push	{r7}
 800abae:	b087      	sub	sp, #28
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	6a1b      	ldr	r3, [r3, #32]
 800abbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	6a1b      	ldr	r3, [r3, #32]
 800abc2:	f023 0201 	bic.w	r2, r3, #1
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	699b      	ldr	r3, [r3, #24]
 800abce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800abd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	011b      	lsls	r3, r3, #4
 800abdc:	693a      	ldr	r2, [r7, #16]
 800abde:	4313      	orrs	r3, r2
 800abe0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	f023 030a 	bic.w	r3, r3, #10
 800abe8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800abea:	697a      	ldr	r2, [r7, #20]
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	4313      	orrs	r3, r2
 800abf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	693a      	ldr	r2, [r7, #16]
 800abf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	697a      	ldr	r2, [r7, #20]
 800abfc:	621a      	str	r2, [r3, #32]
}
 800abfe:	bf00      	nop
 800ac00:	371c      	adds	r7, #28
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr

0800ac0a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ac0a:	b480      	push	{r7}
 800ac0c:	b087      	sub	sp, #28
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	60f8      	str	r0, [r7, #12]
 800ac12:	60b9      	str	r1, [r7, #8]
 800ac14:	607a      	str	r2, [r7, #4]
 800ac16:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	6a1b      	ldr	r3, [r3, #32]
 800ac1c:	f023 0210 	bic.w	r2, r3, #16
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	699b      	ldr	r3, [r3, #24]
 800ac28:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6a1b      	ldr	r3, [r3, #32]
 800ac2e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800ac30:	697b      	ldr	r3, [r7, #20]
 800ac32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac36:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	021b      	lsls	r3, r3, #8
 800ac3c:	697a      	ldr	r2, [r7, #20]
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ac42:	697b      	ldr	r3, [r7, #20]
 800ac44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ac48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	031b      	lsls	r3, r3, #12
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	697a      	ldr	r2, [r7, #20]
 800ac52:	4313      	orrs	r3, r2
 800ac54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ac5c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	011b      	lsls	r3, r3, #4
 800ac62:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ac66:	693a      	ldr	r2, [r7, #16]
 800ac68:	4313      	orrs	r3, r2
 800ac6a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	697a      	ldr	r2, [r7, #20]
 800ac70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	693a      	ldr	r2, [r7, #16]
 800ac76:	621a      	str	r2, [r3, #32]
}
 800ac78:	bf00      	nop
 800ac7a:	371c      	adds	r7, #28
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac82:	4770      	bx	lr

0800ac84 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac84:	b480      	push	{r7}
 800ac86:	b087      	sub	sp, #28
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	60f8      	str	r0, [r7, #12]
 800ac8c:	60b9      	str	r1, [r7, #8]
 800ac8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	6a1b      	ldr	r3, [r3, #32]
 800ac94:	f023 0210 	bic.w	r2, r3, #16
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	699b      	ldr	r3, [r3, #24]
 800aca0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	6a1b      	ldr	r3, [r3, #32]
 800aca6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800acae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	031b      	lsls	r3, r3, #12
 800acb4:	697a      	ldr	r2, [r7, #20]
 800acb6:	4313      	orrs	r3, r2
 800acb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800acc0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	011b      	lsls	r3, r3, #4
 800acc6:	693a      	ldr	r2, [r7, #16]
 800acc8:	4313      	orrs	r3, r2
 800acca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	697a      	ldr	r2, [r7, #20]
 800acd0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	693a      	ldr	r2, [r7, #16]
 800acd6:	621a      	str	r2, [r3, #32]
}
 800acd8:	bf00      	nop
 800acda:	371c      	adds	r7, #28
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr

0800ace4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ace4:	b480      	push	{r7}
 800ace6:	b087      	sub	sp, #28
 800ace8:	af00      	add	r7, sp, #0
 800acea:	60f8      	str	r0, [r7, #12]
 800acec:	60b9      	str	r1, [r7, #8]
 800acee:	607a      	str	r2, [r7, #4]
 800acf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	6a1b      	ldr	r3, [r3, #32]
 800acf6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	69db      	ldr	r3, [r3, #28]
 800ad02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	6a1b      	ldr	r3, [r3, #32]
 800ad08:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	f023 0303 	bic.w	r3, r3, #3
 800ad10:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800ad12:	697a      	ldr	r2, [r7, #20]
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	4313      	orrs	r3, r2
 800ad18:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ad20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	011b      	lsls	r3, r3, #4
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	697a      	ldr	r2, [r7, #20]
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800ad34:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	021b      	lsls	r3, r3, #8
 800ad3a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800ad3e:	693a      	ldr	r2, [r7, #16]
 800ad40:	4313      	orrs	r3, r2
 800ad42:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	697a      	ldr	r2, [r7, #20]
 800ad48:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	693a      	ldr	r2, [r7, #16]
 800ad4e:	621a      	str	r2, [r3, #32]
}
 800ad50:	bf00      	nop
 800ad52:	371c      	adds	r7, #28
 800ad54:	46bd      	mov	sp, r7
 800ad56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5a:	4770      	bx	lr

0800ad5c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ad5c:	b480      	push	{r7}
 800ad5e:	b087      	sub	sp, #28
 800ad60:	af00      	add	r7, sp, #0
 800ad62:	60f8      	str	r0, [r7, #12]
 800ad64:	60b9      	str	r1, [r7, #8]
 800ad66:	607a      	str	r2, [r7, #4]
 800ad68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	6a1b      	ldr	r3, [r3, #32]
 800ad6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	69db      	ldr	r3, [r3, #28]
 800ad7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	6a1b      	ldr	r3, [r3, #32]
 800ad80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad88:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	021b      	lsls	r3, r3, #8
 800ad8e:	697a      	ldr	r2, [r7, #20]
 800ad90:	4313      	orrs	r3, r2
 800ad92:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ad9a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	031b      	lsls	r3, r3, #12
 800ada0:	b29b      	uxth	r3, r3
 800ada2:	697a      	ldr	r2, [r7, #20]
 800ada4:	4313      	orrs	r3, r2
 800ada6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800adae:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	031b      	lsls	r3, r3, #12
 800adb4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800adb8:	693a      	ldr	r2, [r7, #16]
 800adba:	4313      	orrs	r3, r2
 800adbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	697a      	ldr	r2, [r7, #20]
 800adc2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	693a      	ldr	r2, [r7, #16]
 800adc8:	621a      	str	r2, [r3, #32]
}
 800adca:	bf00      	nop
 800adcc:	371c      	adds	r7, #28
 800adce:	46bd      	mov	sp, r7
 800add0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add4:	4770      	bx	lr

0800add6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800add6:	b480      	push	{r7}
 800add8:	b085      	sub	sp, #20
 800adda:	af00      	add	r7, sp, #0
 800addc:	6078      	str	r0, [r7, #4]
 800adde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	689b      	ldr	r3, [r3, #8]
 800ade4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800adee:	683a      	ldr	r2, [r7, #0]
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	4313      	orrs	r3, r2
 800adf4:	f043 0307 	orr.w	r3, r3, #7
 800adf8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	68fa      	ldr	r2, [r7, #12]
 800adfe:	609a      	str	r2, [r3, #8]
}
 800ae00:	bf00      	nop
 800ae02:	3714      	adds	r7, #20
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr

0800ae0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b087      	sub	sp, #28
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	60f8      	str	r0, [r7, #12]
 800ae14:	60b9      	str	r1, [r7, #8]
 800ae16:	607a      	str	r2, [r7, #4]
 800ae18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ae26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	021a      	lsls	r2, r3, #8
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	431a      	orrs	r2, r3
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	697a      	ldr	r2, [r7, #20]
 800ae36:	4313      	orrs	r3, r2
 800ae38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	697a      	ldr	r2, [r7, #20]
 800ae3e:	609a      	str	r2, [r3, #8]
}
 800ae40:	bf00      	nop
 800ae42:	371c      	adds	r7, #28
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr

0800ae4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b087      	sub	sp, #28
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	60f8      	str	r0, [r7, #12]
 800ae54:	60b9      	str	r1, [r7, #8]
 800ae56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	f003 031f 	and.w	r3, r3, #31
 800ae5e:	2201      	movs	r2, #1
 800ae60:	fa02 f303 	lsl.w	r3, r2, r3
 800ae64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	6a1a      	ldr	r2, [r3, #32]
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	43db      	mvns	r3, r3
 800ae6e:	401a      	ands	r2, r3
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	6a1a      	ldr	r2, [r3, #32]
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	f003 031f 	and.w	r3, r3, #31
 800ae7e:	6879      	ldr	r1, [r7, #4]
 800ae80:	fa01 f303 	lsl.w	r3, r1, r3
 800ae84:	431a      	orrs	r2, r3
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	621a      	str	r2, [r3, #32]
}
 800ae8a:	bf00      	nop
 800ae8c:	371c      	adds	r7, #28
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae94:	4770      	bx	lr
	...

0800ae98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b085      	sub	sp, #20
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
 800aea0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aea8:	2b01      	cmp	r3, #1
 800aeaa:	d101      	bne.n	800aeb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aeac:	2302      	movs	r3, #2
 800aeae:	e068      	b.n	800af82 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	2201      	movs	r2, #1
 800aeb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2202      	movs	r2, #2
 800aebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	685b      	ldr	r3, [r3, #4]
 800aec6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4a2e      	ldr	r2, [pc, #184]	; (800af90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d004      	beq.n	800aee4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	4a2d      	ldr	r2, [pc, #180]	; (800af94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800aee0:	4293      	cmp	r3, r2
 800aee2:	d108      	bne.n	800aef6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aeea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	685b      	ldr	r3, [r3, #4]
 800aef0:	68fa      	ldr	r2, [r7, #12]
 800aef2:	4313      	orrs	r3, r2
 800aef4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aefc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aefe:	683b      	ldr	r3, [r7, #0]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	68fa      	ldr	r2, [r7, #12]
 800af04:	4313      	orrs	r3, r2
 800af06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	68fa      	ldr	r2, [r7, #12]
 800af0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	4a1e      	ldr	r2, [pc, #120]	; (800af90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d01d      	beq.n	800af56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800af22:	d018      	beq.n	800af56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a1b      	ldr	r2, [pc, #108]	; (800af98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d013      	beq.n	800af56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a1a      	ldr	r2, [pc, #104]	; (800af9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d00e      	beq.n	800af56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a18      	ldr	r2, [pc, #96]	; (800afa0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d009      	beq.n	800af56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	4a13      	ldr	r2, [pc, #76]	; (800af94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d004      	beq.n	800af56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	4a14      	ldr	r2, [pc, #80]	; (800afa4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800af52:	4293      	cmp	r3, r2
 800af54:	d10c      	bne.n	800af70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800af5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	689b      	ldr	r3, [r3, #8]
 800af62:	68ba      	ldr	r2, [r7, #8]
 800af64:	4313      	orrs	r3, r2
 800af66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	68ba      	ldr	r2, [r7, #8]
 800af6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	2201      	movs	r2, #1
 800af74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2200      	movs	r2, #0
 800af7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800af80:	2300      	movs	r3, #0
}
 800af82:	4618      	mov	r0, r3
 800af84:	3714      	adds	r7, #20
 800af86:	46bd      	mov	sp, r7
 800af88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8c:	4770      	bx	lr
 800af8e:	bf00      	nop
 800af90:	40012c00 	.word	0x40012c00
 800af94:	40013400 	.word	0x40013400
 800af98:	40000400 	.word	0x40000400
 800af9c:	40000800 	.word	0x40000800
 800afa0:	40000c00 	.word	0x40000c00
 800afa4:	40014000 	.word	0x40014000

0800afa8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
 800afb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800afb2:	2300      	movs	r3, #0
 800afb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800afbc:	2b01      	cmp	r3, #1
 800afbe:	d101      	bne.n	800afc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800afc0:	2302      	movs	r3, #2
 800afc2:	e065      	b.n	800b090 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	2201      	movs	r2, #1
 800afc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	68db      	ldr	r3, [r3, #12]
 800afd6:	4313      	orrs	r3, r2
 800afd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800afe0:	683b      	ldr	r3, [r7, #0]
 800afe2:	689b      	ldr	r3, [r3, #8]
 800afe4:	4313      	orrs	r3, r2
 800afe6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	4313      	orrs	r3, r2
 800aff4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800affc:	683b      	ldr	r3, [r7, #0]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	4313      	orrs	r3, r2
 800b002:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	691b      	ldr	r3, [r3, #16]
 800b00e:	4313      	orrs	r3, r2
 800b010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b018:	683b      	ldr	r3, [r7, #0]
 800b01a:	695b      	ldr	r3, [r3, #20]
 800b01c:	4313      	orrs	r3, r2
 800b01e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b02a:	4313      	orrs	r3, r2
 800b02c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	699b      	ldr	r3, [r3, #24]
 800b038:	041b      	lsls	r3, r3, #16
 800b03a:	4313      	orrs	r3, r2
 800b03c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	4a16      	ldr	r2, [pc, #88]	; (800b09c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800b044:	4293      	cmp	r3, r2
 800b046:	d004      	beq.n	800b052 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	4a14      	ldr	r2, [pc, #80]	; (800b0a0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800b04e:	4293      	cmp	r3, r2
 800b050:	d115      	bne.n	800b07e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800b058:	683b      	ldr	r3, [r7, #0]
 800b05a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b05c:	051b      	lsls	r3, r3, #20
 800b05e:	4313      	orrs	r3, r2
 800b060:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	69db      	ldr	r3, [r3, #28]
 800b06c:	4313      	orrs	r3, r2
 800b06e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	6a1b      	ldr	r3, [r3, #32]
 800b07a:	4313      	orrs	r3, r2
 800b07c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	68fa      	ldr	r2, [r7, #12]
 800b084:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2200      	movs	r2, #0
 800b08a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b08e:	2300      	movs	r3, #0
}
 800b090:	4618      	mov	r0, r3
 800b092:	3714      	adds	r7, #20
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr
 800b09c:	40012c00 	.word	0x40012c00
 800b0a0:	40013400 	.word	0x40013400

0800b0a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b083      	sub	sp, #12
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b0ac:	bf00      	nop
 800b0ae:	370c      	adds	r7, #12
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr

0800b0b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b083      	sub	sp, #12
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b0c0:	bf00      	nop
 800b0c2:	370c      	adds	r7, #12
 800b0c4:	46bd      	mov	sp, r7
 800b0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ca:	4770      	bx	lr

0800b0cc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b0cc:	b480      	push	{r7}
 800b0ce:	b083      	sub	sp, #12
 800b0d0:	af00      	add	r7, sp, #0
 800b0d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b0d4:	bf00      	nop
 800b0d6:	370c      	adds	r7, #12
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0de:	4770      	bx	lr

0800b0e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b082      	sub	sp, #8
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d101      	bne.n	800b0f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	e042      	b.n	800b178 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d106      	bne.n	800b10a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b104:	6878      	ldr	r0, [r7, #4]
 800b106:	f7f8 f863 	bl	80031d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2224      	movs	r2, #36	; 0x24
 800b10e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f022 0201 	bic.w	r2, r2, #1
 800b120:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b122:	6878      	ldr	r0, [r7, #4]
 800b124:	f000 f8c4 	bl	800b2b0 <UART_SetConfig>
 800b128:	4603      	mov	r3, r0
 800b12a:	2b01      	cmp	r3, #1
 800b12c:	d101      	bne.n	800b132 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b12e:	2301      	movs	r3, #1
 800b130:	e022      	b.n	800b178 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b136:	2b00      	cmp	r3, #0
 800b138:	d002      	beq.n	800b140 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 fbb4 	bl	800b8a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	685a      	ldr	r2, [r3, #4]
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b14e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	689a      	ldr	r2, [r3, #8]
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b15e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	681a      	ldr	r2, [r3, #0]
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f042 0201 	orr.w	r2, r2, #1
 800b16e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b170:	6878      	ldr	r0, [r7, #4]
 800b172:	f000 fc3b 	bl	800b9ec <UART_CheckIdleState>
 800b176:	4603      	mov	r3, r0
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3708      	adds	r7, #8
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}

0800b180 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b08a      	sub	sp, #40	; 0x28
 800b184:	af02      	add	r7, sp, #8
 800b186:	60f8      	str	r0, [r7, #12]
 800b188:	60b9      	str	r1, [r7, #8]
 800b18a:	603b      	str	r3, [r7, #0]
 800b18c:	4613      	mov	r3, r2
 800b18e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b196:	2b20      	cmp	r3, #32
 800b198:	f040 8084 	bne.w	800b2a4 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d002      	beq.n	800b1a8 <HAL_UART_Transmit+0x28>
 800b1a2:	88fb      	ldrh	r3, [r7, #6]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d101      	bne.n	800b1ac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	e07c      	b.n	800b2a6 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b1b2:	2b01      	cmp	r3, #1
 800b1b4:	d101      	bne.n	800b1ba <HAL_UART_Transmit+0x3a>
 800b1b6:	2302      	movs	r3, #2
 800b1b8:	e075      	b.n	800b2a6 <HAL_UART_Transmit+0x126>
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2201      	movs	r2, #1
 800b1be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	2221      	movs	r2, #33	; 0x21
 800b1ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b1d2:	f7f8 fecf 	bl	8003f74 <HAL_GetTick>
 800b1d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	88fa      	ldrh	r2, [r7, #6]
 800b1dc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	88fa      	ldrh	r2, [r7, #6]
 800b1e4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	689b      	ldr	r3, [r3, #8]
 800b1ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b1f0:	d108      	bne.n	800b204 <HAL_UART_Transmit+0x84>
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	691b      	ldr	r3, [r3, #16]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d104      	bne.n	800b204 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b1fe:	68bb      	ldr	r3, [r7, #8]
 800b200:	61bb      	str	r3, [r7, #24]
 800b202:	e003      	b.n	800b20c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b208:	2300      	movs	r3, #0
 800b20a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	2200      	movs	r2, #0
 800b210:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800b214:	e02d      	b.n	800b272 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	9300      	str	r3, [sp, #0]
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	2200      	movs	r2, #0
 800b21e:	2180      	movs	r1, #128	; 0x80
 800b220:	68f8      	ldr	r0, [r7, #12]
 800b222:	f000 fc2e 	bl	800ba82 <UART_WaitOnFlagUntilTimeout>
 800b226:	4603      	mov	r3, r0
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d001      	beq.n	800b230 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800b22c:	2303      	movs	r3, #3
 800b22e:	e03a      	b.n	800b2a6 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 800b230:	69fb      	ldr	r3, [r7, #28]
 800b232:	2b00      	cmp	r3, #0
 800b234:	d10b      	bne.n	800b24e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b236:	69bb      	ldr	r3, [r7, #24]
 800b238:	881a      	ldrh	r2, [r3, #0]
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b242:	b292      	uxth	r2, r2
 800b244:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800b246:	69bb      	ldr	r3, [r7, #24]
 800b248:	3302      	adds	r3, #2
 800b24a:	61bb      	str	r3, [r7, #24]
 800b24c:	e008      	b.n	800b260 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b24e:	69fb      	ldr	r3, [r7, #28]
 800b250:	781a      	ldrb	r2, [r3, #0]
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	b292      	uxth	r2, r2
 800b258:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800b25a:	69fb      	ldr	r3, [r7, #28]
 800b25c:	3301      	adds	r3, #1
 800b25e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b266:	b29b      	uxth	r3, r3
 800b268:	3b01      	subs	r3, #1
 800b26a:	b29a      	uxth	r2, r3
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800b278:	b29b      	uxth	r3, r3
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d1cb      	bne.n	800b216 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	9300      	str	r3, [sp, #0]
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	2200      	movs	r2, #0
 800b286:	2140      	movs	r1, #64	; 0x40
 800b288:	68f8      	ldr	r0, [r7, #12]
 800b28a:	f000 fbfa 	bl	800ba82 <UART_WaitOnFlagUntilTimeout>
 800b28e:	4603      	mov	r3, r0
 800b290:	2b00      	cmp	r3, #0
 800b292:	d001      	beq.n	800b298 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 800b294:	2303      	movs	r3, #3
 800b296:	e006      	b.n	800b2a6 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	2220      	movs	r2, #32
 800b29c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	e000      	b.n	800b2a6 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 800b2a4:	2302      	movs	r3, #2
  }
}
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	3720      	adds	r7, #32
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}
	...

0800b2b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b2b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b2b4:	b08c      	sub	sp, #48	; 0x30
 800b2b6:	af00      	add	r7, sp, #0
 800b2b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b2ba:	2300      	movs	r3, #0
 800b2bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	689a      	ldr	r2, [r3, #8]
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	691b      	ldr	r3, [r3, #16]
 800b2c8:	431a      	orrs	r2, r3
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	695b      	ldr	r3, [r3, #20]
 800b2ce:	431a      	orrs	r2, r3
 800b2d0:	697b      	ldr	r3, [r7, #20]
 800b2d2:	69db      	ldr	r3, [r3, #28]
 800b2d4:	4313      	orrs	r3, r2
 800b2d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	681a      	ldr	r2, [r3, #0]
 800b2de:	4baa      	ldr	r3, [pc, #680]	; (800b588 <UART_SetConfig+0x2d8>)
 800b2e0:	4013      	ands	r3, r2
 800b2e2:	697a      	ldr	r2, [r7, #20]
 800b2e4:	6812      	ldr	r2, [r2, #0]
 800b2e6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b2e8:	430b      	orrs	r3, r1
 800b2ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b2ec:	697b      	ldr	r3, [r7, #20]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	685b      	ldr	r3, [r3, #4]
 800b2f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	68da      	ldr	r2, [r3, #12]
 800b2fa:	697b      	ldr	r3, [r7, #20]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	430a      	orrs	r2, r1
 800b300:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b302:	697b      	ldr	r3, [r7, #20]
 800b304:	699b      	ldr	r3, [r3, #24]
 800b306:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	4a9f      	ldr	r2, [pc, #636]	; (800b58c <UART_SetConfig+0x2dc>)
 800b30e:	4293      	cmp	r3, r2
 800b310:	d004      	beq.n	800b31c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	6a1b      	ldr	r3, [r3, #32]
 800b316:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b318:	4313      	orrs	r3, r2
 800b31a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b31c:	697b      	ldr	r3, [r7, #20]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	689b      	ldr	r3, [r3, #8]
 800b322:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800b326:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800b32a:	697a      	ldr	r2, [r7, #20]
 800b32c:	6812      	ldr	r2, [r2, #0]
 800b32e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b330:	430b      	orrs	r3, r1
 800b332:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b33a:	f023 010f 	bic.w	r1, r3, #15
 800b33e:	697b      	ldr	r3, [r7, #20]
 800b340:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b342:	697b      	ldr	r3, [r7, #20]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	430a      	orrs	r2, r1
 800b348:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b34a:	697b      	ldr	r3, [r7, #20]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	4a90      	ldr	r2, [pc, #576]	; (800b590 <UART_SetConfig+0x2e0>)
 800b350:	4293      	cmp	r3, r2
 800b352:	d125      	bne.n	800b3a0 <UART_SetConfig+0xf0>
 800b354:	4b8f      	ldr	r3, [pc, #572]	; (800b594 <UART_SetConfig+0x2e4>)
 800b356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b35a:	f003 0303 	and.w	r3, r3, #3
 800b35e:	2b03      	cmp	r3, #3
 800b360:	d81a      	bhi.n	800b398 <UART_SetConfig+0xe8>
 800b362:	a201      	add	r2, pc, #4	; (adr r2, 800b368 <UART_SetConfig+0xb8>)
 800b364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b368:	0800b379 	.word	0x0800b379
 800b36c:	0800b389 	.word	0x0800b389
 800b370:	0800b381 	.word	0x0800b381
 800b374:	0800b391 	.word	0x0800b391
 800b378:	2301      	movs	r3, #1
 800b37a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b37e:	e116      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b380:	2302      	movs	r3, #2
 800b382:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b386:	e112      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b388:	2304      	movs	r3, #4
 800b38a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b38e:	e10e      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b390:	2308      	movs	r3, #8
 800b392:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b396:	e10a      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b398:	2310      	movs	r3, #16
 800b39a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b39e:	e106      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b3a0:	697b      	ldr	r3, [r7, #20]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	4a7c      	ldr	r2, [pc, #496]	; (800b598 <UART_SetConfig+0x2e8>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d138      	bne.n	800b41c <UART_SetConfig+0x16c>
 800b3aa:	4b7a      	ldr	r3, [pc, #488]	; (800b594 <UART_SetConfig+0x2e4>)
 800b3ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b3b0:	f003 030c 	and.w	r3, r3, #12
 800b3b4:	2b0c      	cmp	r3, #12
 800b3b6:	d82d      	bhi.n	800b414 <UART_SetConfig+0x164>
 800b3b8:	a201      	add	r2, pc, #4	; (adr r2, 800b3c0 <UART_SetConfig+0x110>)
 800b3ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3be:	bf00      	nop
 800b3c0:	0800b3f5 	.word	0x0800b3f5
 800b3c4:	0800b415 	.word	0x0800b415
 800b3c8:	0800b415 	.word	0x0800b415
 800b3cc:	0800b415 	.word	0x0800b415
 800b3d0:	0800b405 	.word	0x0800b405
 800b3d4:	0800b415 	.word	0x0800b415
 800b3d8:	0800b415 	.word	0x0800b415
 800b3dc:	0800b415 	.word	0x0800b415
 800b3e0:	0800b3fd 	.word	0x0800b3fd
 800b3e4:	0800b415 	.word	0x0800b415
 800b3e8:	0800b415 	.word	0x0800b415
 800b3ec:	0800b415 	.word	0x0800b415
 800b3f0:	0800b40d 	.word	0x0800b40d
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b3fa:	e0d8      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b3fc:	2302      	movs	r3, #2
 800b3fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b402:	e0d4      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b404:	2304      	movs	r3, #4
 800b406:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b40a:	e0d0      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b40c:	2308      	movs	r3, #8
 800b40e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b412:	e0cc      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b414:	2310      	movs	r3, #16
 800b416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b41a:	e0c8      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	4a5e      	ldr	r2, [pc, #376]	; (800b59c <UART_SetConfig+0x2ec>)
 800b422:	4293      	cmp	r3, r2
 800b424:	d125      	bne.n	800b472 <UART_SetConfig+0x1c2>
 800b426:	4b5b      	ldr	r3, [pc, #364]	; (800b594 <UART_SetConfig+0x2e4>)
 800b428:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b42c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b430:	2b30      	cmp	r3, #48	; 0x30
 800b432:	d016      	beq.n	800b462 <UART_SetConfig+0x1b2>
 800b434:	2b30      	cmp	r3, #48	; 0x30
 800b436:	d818      	bhi.n	800b46a <UART_SetConfig+0x1ba>
 800b438:	2b20      	cmp	r3, #32
 800b43a:	d00a      	beq.n	800b452 <UART_SetConfig+0x1a2>
 800b43c:	2b20      	cmp	r3, #32
 800b43e:	d814      	bhi.n	800b46a <UART_SetConfig+0x1ba>
 800b440:	2b00      	cmp	r3, #0
 800b442:	d002      	beq.n	800b44a <UART_SetConfig+0x19a>
 800b444:	2b10      	cmp	r3, #16
 800b446:	d008      	beq.n	800b45a <UART_SetConfig+0x1aa>
 800b448:	e00f      	b.n	800b46a <UART_SetConfig+0x1ba>
 800b44a:	2300      	movs	r3, #0
 800b44c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b450:	e0ad      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b452:	2302      	movs	r3, #2
 800b454:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b458:	e0a9      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b45a:	2304      	movs	r3, #4
 800b45c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b460:	e0a5      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b462:	2308      	movs	r3, #8
 800b464:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b468:	e0a1      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b46a:	2310      	movs	r3, #16
 800b46c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b470:	e09d      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	4a4a      	ldr	r2, [pc, #296]	; (800b5a0 <UART_SetConfig+0x2f0>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d125      	bne.n	800b4c8 <UART_SetConfig+0x218>
 800b47c:	4b45      	ldr	r3, [pc, #276]	; (800b594 <UART_SetConfig+0x2e4>)
 800b47e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b482:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b486:	2bc0      	cmp	r3, #192	; 0xc0
 800b488:	d016      	beq.n	800b4b8 <UART_SetConfig+0x208>
 800b48a:	2bc0      	cmp	r3, #192	; 0xc0
 800b48c:	d818      	bhi.n	800b4c0 <UART_SetConfig+0x210>
 800b48e:	2b80      	cmp	r3, #128	; 0x80
 800b490:	d00a      	beq.n	800b4a8 <UART_SetConfig+0x1f8>
 800b492:	2b80      	cmp	r3, #128	; 0x80
 800b494:	d814      	bhi.n	800b4c0 <UART_SetConfig+0x210>
 800b496:	2b00      	cmp	r3, #0
 800b498:	d002      	beq.n	800b4a0 <UART_SetConfig+0x1f0>
 800b49a:	2b40      	cmp	r3, #64	; 0x40
 800b49c:	d008      	beq.n	800b4b0 <UART_SetConfig+0x200>
 800b49e:	e00f      	b.n	800b4c0 <UART_SetConfig+0x210>
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4a6:	e082      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b4a8:	2302      	movs	r3, #2
 800b4aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4ae:	e07e      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b4b0:	2304      	movs	r3, #4
 800b4b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4b6:	e07a      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b4b8:	2308      	movs	r3, #8
 800b4ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4be:	e076      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b4c0:	2310      	movs	r3, #16
 800b4c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b4c6:	e072      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	4a35      	ldr	r2, [pc, #212]	; (800b5a4 <UART_SetConfig+0x2f4>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d12a      	bne.n	800b528 <UART_SetConfig+0x278>
 800b4d2:	4b30      	ldr	r3, [pc, #192]	; (800b594 <UART_SetConfig+0x2e4>)
 800b4d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b4d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b4dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b4e0:	d01a      	beq.n	800b518 <UART_SetConfig+0x268>
 800b4e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b4e6:	d81b      	bhi.n	800b520 <UART_SetConfig+0x270>
 800b4e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4ec:	d00c      	beq.n	800b508 <UART_SetConfig+0x258>
 800b4ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4f2:	d815      	bhi.n	800b520 <UART_SetConfig+0x270>
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d003      	beq.n	800b500 <UART_SetConfig+0x250>
 800b4f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b4fc:	d008      	beq.n	800b510 <UART_SetConfig+0x260>
 800b4fe:	e00f      	b.n	800b520 <UART_SetConfig+0x270>
 800b500:	2300      	movs	r3, #0
 800b502:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b506:	e052      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b508:	2302      	movs	r3, #2
 800b50a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b50e:	e04e      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b510:	2304      	movs	r3, #4
 800b512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b516:	e04a      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b518:	2308      	movs	r3, #8
 800b51a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b51e:	e046      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b520:	2310      	movs	r3, #16
 800b522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b526:	e042      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b528:	697b      	ldr	r3, [r7, #20]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	4a17      	ldr	r2, [pc, #92]	; (800b58c <UART_SetConfig+0x2dc>)
 800b52e:	4293      	cmp	r3, r2
 800b530:	d13a      	bne.n	800b5a8 <UART_SetConfig+0x2f8>
 800b532:	4b18      	ldr	r3, [pc, #96]	; (800b594 <UART_SetConfig+0x2e4>)
 800b534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b538:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b53c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b540:	d01a      	beq.n	800b578 <UART_SetConfig+0x2c8>
 800b542:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b546:	d81b      	bhi.n	800b580 <UART_SetConfig+0x2d0>
 800b548:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b54c:	d00c      	beq.n	800b568 <UART_SetConfig+0x2b8>
 800b54e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b552:	d815      	bhi.n	800b580 <UART_SetConfig+0x2d0>
 800b554:	2b00      	cmp	r3, #0
 800b556:	d003      	beq.n	800b560 <UART_SetConfig+0x2b0>
 800b558:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b55c:	d008      	beq.n	800b570 <UART_SetConfig+0x2c0>
 800b55e:	e00f      	b.n	800b580 <UART_SetConfig+0x2d0>
 800b560:	2300      	movs	r3, #0
 800b562:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b566:	e022      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b568:	2302      	movs	r3, #2
 800b56a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b56e:	e01e      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b570:	2304      	movs	r3, #4
 800b572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b576:	e01a      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b578:	2308      	movs	r3, #8
 800b57a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b57e:	e016      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b580:	2310      	movs	r3, #16
 800b582:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800b586:	e012      	b.n	800b5ae <UART_SetConfig+0x2fe>
 800b588:	cfff69f3 	.word	0xcfff69f3
 800b58c:	40008000 	.word	0x40008000
 800b590:	40013800 	.word	0x40013800
 800b594:	40021000 	.word	0x40021000
 800b598:	40004400 	.word	0x40004400
 800b59c:	40004800 	.word	0x40004800
 800b5a0:	40004c00 	.word	0x40004c00
 800b5a4:	40005000 	.word	0x40005000
 800b5a8:	2310      	movs	r3, #16
 800b5aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b5ae:	697b      	ldr	r3, [r7, #20]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4aae      	ldr	r2, [pc, #696]	; (800b86c <UART_SetConfig+0x5bc>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	f040 8097 	bne.w	800b6e8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b5ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b5be:	2b08      	cmp	r3, #8
 800b5c0:	d823      	bhi.n	800b60a <UART_SetConfig+0x35a>
 800b5c2:	a201      	add	r2, pc, #4	; (adr r2, 800b5c8 <UART_SetConfig+0x318>)
 800b5c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5c8:	0800b5ed 	.word	0x0800b5ed
 800b5cc:	0800b60b 	.word	0x0800b60b
 800b5d0:	0800b5f5 	.word	0x0800b5f5
 800b5d4:	0800b60b 	.word	0x0800b60b
 800b5d8:	0800b5fb 	.word	0x0800b5fb
 800b5dc:	0800b60b 	.word	0x0800b60b
 800b5e0:	0800b60b 	.word	0x0800b60b
 800b5e4:	0800b60b 	.word	0x0800b60b
 800b5e8:	0800b603 	.word	0x0800b603
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b5ec:	f7fa feb8 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 800b5f0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b5f2:	e010      	b.n	800b616 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b5f4:	4b9e      	ldr	r3, [pc, #632]	; (800b870 <UART_SetConfig+0x5c0>)
 800b5f6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b5f8:	e00d      	b.n	800b616 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b5fa:	f7fa fe19 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 800b5fe:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b600:	e009      	b.n	800b616 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b602:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b606:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b608:	e005      	b.n	800b616 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b60a:	2300      	movs	r3, #0
 800b60c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b60e:	2301      	movs	r3, #1
 800b610:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b614:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b618:	2b00      	cmp	r3, #0
 800b61a:	f000 8130 	beq.w	800b87e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b622:	4a94      	ldr	r2, [pc, #592]	; (800b874 <UART_SetConfig+0x5c4>)
 800b624:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b628:	461a      	mov	r2, r3
 800b62a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b62c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b630:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b632:	697b      	ldr	r3, [r7, #20]
 800b634:	685a      	ldr	r2, [r3, #4]
 800b636:	4613      	mov	r3, r2
 800b638:	005b      	lsls	r3, r3, #1
 800b63a:	4413      	add	r3, r2
 800b63c:	69ba      	ldr	r2, [r7, #24]
 800b63e:	429a      	cmp	r2, r3
 800b640:	d305      	bcc.n	800b64e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b642:	697b      	ldr	r3, [r7, #20]
 800b644:	685b      	ldr	r3, [r3, #4]
 800b646:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b648:	69ba      	ldr	r2, [r7, #24]
 800b64a:	429a      	cmp	r2, r3
 800b64c:	d903      	bls.n	800b656 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b64e:	2301      	movs	r3, #1
 800b650:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b654:	e113      	b.n	800b87e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b658:	2200      	movs	r2, #0
 800b65a:	60bb      	str	r3, [r7, #8]
 800b65c:	60fa      	str	r2, [r7, #12]
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b662:	4a84      	ldr	r2, [pc, #528]	; (800b874 <UART_SetConfig+0x5c4>)
 800b664:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b668:	b29b      	uxth	r3, r3
 800b66a:	2200      	movs	r2, #0
 800b66c:	603b      	str	r3, [r7, #0]
 800b66e:	607a      	str	r2, [r7, #4]
 800b670:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b674:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b678:	f7f5 faae 	bl	8000bd8 <__aeabi_uldivmod>
 800b67c:	4602      	mov	r2, r0
 800b67e:	460b      	mov	r3, r1
 800b680:	4610      	mov	r0, r2
 800b682:	4619      	mov	r1, r3
 800b684:	f04f 0200 	mov.w	r2, #0
 800b688:	f04f 0300 	mov.w	r3, #0
 800b68c:	020b      	lsls	r3, r1, #8
 800b68e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b692:	0202      	lsls	r2, r0, #8
 800b694:	6979      	ldr	r1, [r7, #20]
 800b696:	6849      	ldr	r1, [r1, #4]
 800b698:	0849      	lsrs	r1, r1, #1
 800b69a:	2000      	movs	r0, #0
 800b69c:	460c      	mov	r4, r1
 800b69e:	4605      	mov	r5, r0
 800b6a0:	eb12 0804 	adds.w	r8, r2, r4
 800b6a4:	eb43 0905 	adc.w	r9, r3, r5
 800b6a8:	697b      	ldr	r3, [r7, #20]
 800b6aa:	685b      	ldr	r3, [r3, #4]
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	469a      	mov	sl, r3
 800b6b0:	4693      	mov	fp, r2
 800b6b2:	4652      	mov	r2, sl
 800b6b4:	465b      	mov	r3, fp
 800b6b6:	4640      	mov	r0, r8
 800b6b8:	4649      	mov	r1, r9
 800b6ba:	f7f5 fa8d 	bl	8000bd8 <__aeabi_uldivmod>
 800b6be:	4602      	mov	r2, r0
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	4613      	mov	r3, r2
 800b6c4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b6c6:	6a3b      	ldr	r3, [r7, #32]
 800b6c8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b6cc:	d308      	bcc.n	800b6e0 <UART_SetConfig+0x430>
 800b6ce:	6a3b      	ldr	r3, [r7, #32]
 800b6d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b6d4:	d204      	bcs.n	800b6e0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b6d6:	697b      	ldr	r3, [r7, #20]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	6a3a      	ldr	r2, [r7, #32]
 800b6dc:	60da      	str	r2, [r3, #12]
 800b6de:	e0ce      	b.n	800b87e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b6e6:	e0ca      	b.n	800b87e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	69db      	ldr	r3, [r3, #28]
 800b6ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b6f0:	d166      	bne.n	800b7c0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b6f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b6f6:	2b08      	cmp	r3, #8
 800b6f8:	d827      	bhi.n	800b74a <UART_SetConfig+0x49a>
 800b6fa:	a201      	add	r2, pc, #4	; (adr r2, 800b700 <UART_SetConfig+0x450>)
 800b6fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b700:	0800b725 	.word	0x0800b725
 800b704:	0800b72d 	.word	0x0800b72d
 800b708:	0800b735 	.word	0x0800b735
 800b70c:	0800b74b 	.word	0x0800b74b
 800b710:	0800b73b 	.word	0x0800b73b
 800b714:	0800b74b 	.word	0x0800b74b
 800b718:	0800b74b 	.word	0x0800b74b
 800b71c:	0800b74b 	.word	0x0800b74b
 800b720:	0800b743 	.word	0x0800b743
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b724:	f7fa fe1c 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 800b728:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b72a:	e014      	b.n	800b756 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b72c:	f7fa fe2e 	bl	800638c <HAL_RCC_GetPCLK2Freq>
 800b730:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b732:	e010      	b.n	800b756 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b734:	4b4e      	ldr	r3, [pc, #312]	; (800b870 <UART_SetConfig+0x5c0>)
 800b736:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b738:	e00d      	b.n	800b756 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b73a:	f7fa fd79 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 800b73e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b740:	e009      	b.n	800b756 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b746:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b748:	e005      	b.n	800b756 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b74a:	2300      	movs	r3, #0
 800b74c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b74e:	2301      	movs	r3, #1
 800b750:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b754:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b758:	2b00      	cmp	r3, #0
 800b75a:	f000 8090 	beq.w	800b87e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b75e:	697b      	ldr	r3, [r7, #20]
 800b760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b762:	4a44      	ldr	r2, [pc, #272]	; (800b874 <UART_SetConfig+0x5c4>)
 800b764:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b768:	461a      	mov	r2, r3
 800b76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b76c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b770:	005a      	lsls	r2, r3, #1
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	685b      	ldr	r3, [r3, #4]
 800b776:	085b      	lsrs	r3, r3, #1
 800b778:	441a      	add	r2, r3
 800b77a:	697b      	ldr	r3, [r7, #20]
 800b77c:	685b      	ldr	r3, [r3, #4]
 800b77e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b782:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b784:	6a3b      	ldr	r3, [r7, #32]
 800b786:	2b0f      	cmp	r3, #15
 800b788:	d916      	bls.n	800b7b8 <UART_SetConfig+0x508>
 800b78a:	6a3b      	ldr	r3, [r7, #32]
 800b78c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b790:	d212      	bcs.n	800b7b8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b792:	6a3b      	ldr	r3, [r7, #32]
 800b794:	b29b      	uxth	r3, r3
 800b796:	f023 030f 	bic.w	r3, r3, #15
 800b79a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b79c:	6a3b      	ldr	r3, [r7, #32]
 800b79e:	085b      	lsrs	r3, r3, #1
 800b7a0:	b29b      	uxth	r3, r3
 800b7a2:	f003 0307 	and.w	r3, r3, #7
 800b7a6:	b29a      	uxth	r2, r3
 800b7a8:	8bfb      	ldrh	r3, [r7, #30]
 800b7aa:	4313      	orrs	r3, r2
 800b7ac:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	8bfa      	ldrh	r2, [r7, #30]
 800b7b4:	60da      	str	r2, [r3, #12]
 800b7b6:	e062      	b.n	800b87e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800b7be:	e05e      	b.n	800b87e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b7c0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b7c4:	2b08      	cmp	r3, #8
 800b7c6:	d828      	bhi.n	800b81a <UART_SetConfig+0x56a>
 800b7c8:	a201      	add	r2, pc, #4	; (adr r2, 800b7d0 <UART_SetConfig+0x520>)
 800b7ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ce:	bf00      	nop
 800b7d0:	0800b7f5 	.word	0x0800b7f5
 800b7d4:	0800b7fd 	.word	0x0800b7fd
 800b7d8:	0800b805 	.word	0x0800b805
 800b7dc:	0800b81b 	.word	0x0800b81b
 800b7e0:	0800b80b 	.word	0x0800b80b
 800b7e4:	0800b81b 	.word	0x0800b81b
 800b7e8:	0800b81b 	.word	0x0800b81b
 800b7ec:	0800b81b 	.word	0x0800b81b
 800b7f0:	0800b813 	.word	0x0800b813
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b7f4:	f7fa fdb4 	bl	8006360 <HAL_RCC_GetPCLK1Freq>
 800b7f8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b7fa:	e014      	b.n	800b826 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b7fc:	f7fa fdc6 	bl	800638c <HAL_RCC_GetPCLK2Freq>
 800b800:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b802:	e010      	b.n	800b826 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b804:	4b1a      	ldr	r3, [pc, #104]	; (800b870 <UART_SetConfig+0x5c0>)
 800b806:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b808:	e00d      	b.n	800b826 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b80a:	f7fa fd11 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 800b80e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800b810:	e009      	b.n	800b826 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b812:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b816:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800b818:	e005      	b.n	800b826 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b81a:	2300      	movs	r3, #0
 800b81c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800b81e:	2301      	movs	r3, #1
 800b820:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800b824:	bf00      	nop
    }

    if (pclk != 0U)
 800b826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d028      	beq.n	800b87e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b830:	4a10      	ldr	r2, [pc, #64]	; (800b874 <UART_SetConfig+0x5c4>)
 800b832:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b836:	461a      	mov	r2, r3
 800b838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b83a:	fbb3 f2f2 	udiv	r2, r3, r2
 800b83e:	697b      	ldr	r3, [r7, #20]
 800b840:	685b      	ldr	r3, [r3, #4]
 800b842:	085b      	lsrs	r3, r3, #1
 800b844:	441a      	add	r2, r3
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	685b      	ldr	r3, [r3, #4]
 800b84a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b84e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b850:	6a3b      	ldr	r3, [r7, #32]
 800b852:	2b0f      	cmp	r3, #15
 800b854:	d910      	bls.n	800b878 <UART_SetConfig+0x5c8>
 800b856:	6a3b      	ldr	r3, [r7, #32]
 800b858:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b85c:	d20c      	bcs.n	800b878 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b85e:	6a3b      	ldr	r3, [r7, #32]
 800b860:	b29a      	uxth	r2, r3
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	60da      	str	r2, [r3, #12]
 800b868:	e009      	b.n	800b87e <UART_SetConfig+0x5ce>
 800b86a:	bf00      	nop
 800b86c:	40008000 	.word	0x40008000
 800b870:	00f42400 	.word	0x00f42400
 800b874:	0800ebfc 	.word	0x0800ebfc
      }
      else
      {
        ret = HAL_ERROR;
 800b878:	2301      	movs	r3, #1
 800b87a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b87e:	697b      	ldr	r3, [r7, #20]
 800b880:	2201      	movs	r2, #1
 800b882:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	2201      	movs	r2, #1
 800b88a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b88e:	697b      	ldr	r3, [r7, #20]
 800b890:	2200      	movs	r2, #0
 800b892:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800b894:	697b      	ldr	r3, [r7, #20]
 800b896:	2200      	movs	r2, #0
 800b898:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800b89a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3730      	adds	r7, #48	; 0x30
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b8a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8b4:	f003 0301 	and.w	r3, r3, #1
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d00a      	beq.n	800b8d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	685b      	ldr	r3, [r3, #4]
 800b8c2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	430a      	orrs	r2, r1
 800b8d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8d6:	f003 0302 	and.w	r3, r3, #2
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d00a      	beq.n	800b8f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	685b      	ldr	r3, [r3, #4]
 800b8e4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	430a      	orrs	r2, r1
 800b8f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8f8:	f003 0304 	and.w	r3, r3, #4
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d00a      	beq.n	800b916 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	430a      	orrs	r2, r1
 800b914:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b91a:	f003 0308 	and.w	r3, r3, #8
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d00a      	beq.n	800b938 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	685b      	ldr	r3, [r3, #4]
 800b928:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	430a      	orrs	r2, r1
 800b936:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b93c:	f003 0310 	and.w	r3, r3, #16
 800b940:	2b00      	cmp	r3, #0
 800b942:	d00a      	beq.n	800b95a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	430a      	orrs	r2, r1
 800b958:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b95e:	f003 0320 	and.w	r3, r3, #32
 800b962:	2b00      	cmp	r3, #0
 800b964:	d00a      	beq.n	800b97c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	689b      	ldr	r3, [r3, #8]
 800b96c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	430a      	orrs	r2, r1
 800b97a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b980:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b984:	2b00      	cmp	r3, #0
 800b986:	d01a      	beq.n	800b9be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	685b      	ldr	r3, [r3, #4]
 800b98e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	430a      	orrs	r2, r1
 800b99c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b9a2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b9a6:	d10a      	bne.n	800b9be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	685b      	ldr	r3, [r3, #4]
 800b9ae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	430a      	orrs	r2, r1
 800b9bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b9c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d00a      	beq.n	800b9e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	685b      	ldr	r3, [r3, #4]
 800b9d0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	430a      	orrs	r2, r1
 800b9de:	605a      	str	r2, [r3, #4]
  }
}
 800b9e0:	bf00      	nop
 800b9e2:	370c      	adds	r7, #12
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr

0800b9ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b086      	sub	sp, #24
 800b9f0:	af02      	add	r7, sp, #8
 800b9f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b9fc:	f7f8 faba 	bl	8003f74 <HAL_GetTick>
 800ba00:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	f003 0308 	and.w	r3, r3, #8
 800ba0c:	2b08      	cmp	r3, #8
 800ba0e:	d10e      	bne.n	800ba2e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ba10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ba14:	9300      	str	r3, [sp, #0]
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	2200      	movs	r2, #0
 800ba1a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ba1e:	6878      	ldr	r0, [r7, #4]
 800ba20:	f000 f82f 	bl	800ba82 <UART_WaitOnFlagUntilTimeout>
 800ba24:	4603      	mov	r3, r0
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d001      	beq.n	800ba2e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ba2a:	2303      	movs	r3, #3
 800ba2c:	e025      	b.n	800ba7a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	f003 0304 	and.w	r3, r3, #4
 800ba38:	2b04      	cmp	r3, #4
 800ba3a:	d10e      	bne.n	800ba5a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ba3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ba40:	9300      	str	r3, [sp, #0]
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2200      	movs	r2, #0
 800ba46:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 f819 	bl	800ba82 <UART_WaitOnFlagUntilTimeout>
 800ba50:	4603      	mov	r3, r0
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d001      	beq.n	800ba5a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ba56:	2303      	movs	r3, #3
 800ba58:	e00f      	b.n	800ba7a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	2220      	movs	r2, #32
 800ba5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2220      	movs	r2, #32
 800ba66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2200      	movs	r2, #0
 800ba74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800ba78:	2300      	movs	r3, #0
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	3710      	adds	r7, #16
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}

0800ba82 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ba82:	b580      	push	{r7, lr}
 800ba84:	b09c      	sub	sp, #112	; 0x70
 800ba86:	af00      	add	r7, sp, #0
 800ba88:	60f8      	str	r0, [r7, #12]
 800ba8a:	60b9      	str	r1, [r7, #8]
 800ba8c:	603b      	str	r3, [r7, #0]
 800ba8e:	4613      	mov	r3, r2
 800ba90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ba92:	e0a9      	b.n	800bbe8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ba96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba9a:	f000 80a5 	beq.w	800bbe8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ba9e:	f7f8 fa69 	bl	8003f74 <HAL_GetTick>
 800baa2:	4602      	mov	r2, r0
 800baa4:	683b      	ldr	r3, [r7, #0]
 800baa6:	1ad3      	subs	r3, r2, r3
 800baa8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800baaa:	429a      	cmp	r2, r3
 800baac:	d302      	bcc.n	800bab4 <UART_WaitOnFlagUntilTimeout+0x32>
 800baae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d140      	bne.n	800bb36 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800babc:	e853 3f00 	ldrex	r3, [r3]
 800bac0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800bac2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bac4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bac8:	667b      	str	r3, [r7, #100]	; 0x64
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	461a      	mov	r2, r3
 800bad0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bad2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bad4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bad6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bad8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800bada:	e841 2300 	strex	r3, r2, [r1]
 800bade:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800bae0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d1e6      	bne.n	800bab4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	3308      	adds	r3, #8
 800baec:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800baee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baf0:	e853 3f00 	ldrex	r3, [r3]
 800baf4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800baf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800baf8:	f023 0301 	bic.w	r3, r3, #1
 800bafc:	663b      	str	r3, [r7, #96]	; 0x60
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	3308      	adds	r3, #8
 800bb04:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800bb06:	64ba      	str	r2, [r7, #72]	; 0x48
 800bb08:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb0a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bb0c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bb0e:	e841 2300 	strex	r3, r2, [r1]
 800bb12:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800bb14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d1e5      	bne.n	800bae6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	2220      	movs	r2, #32
 800bb1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	2220      	movs	r2, #32
 800bb26:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800bb32:	2303      	movs	r3, #3
 800bb34:	e069      	b.n	800bc0a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f003 0304 	and.w	r3, r3, #4
 800bb40:	2b00      	cmp	r3, #0
 800bb42:	d051      	beq.n	800bbe8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	69db      	ldr	r3, [r3, #28]
 800bb4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bb52:	d149      	bne.n	800bbe8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bb5c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb66:	e853 3f00 	ldrex	r3, [r3]
 800bb6a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800bb6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800bb72:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	461a      	mov	r2, r3
 800bb7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bb7c:	637b      	str	r3, [r7, #52]	; 0x34
 800bb7e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb80:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bb82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bb84:	e841 2300 	strex	r3, r2, [r1]
 800bb88:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800bb8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d1e6      	bne.n	800bb5e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	3308      	adds	r3, #8
 800bb96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	e853 3f00 	ldrex	r3, [r3]
 800bb9e:	613b      	str	r3, [r7, #16]
   return(result);
 800bba0:	693b      	ldr	r3, [r7, #16]
 800bba2:	f023 0301 	bic.w	r3, r3, #1
 800bba6:	66bb      	str	r3, [r7, #104]	; 0x68
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	3308      	adds	r3, #8
 800bbae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bbb0:	623a      	str	r2, [r7, #32]
 800bbb2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbb4:	69f9      	ldr	r1, [r7, #28]
 800bbb6:	6a3a      	ldr	r2, [r7, #32]
 800bbb8:	e841 2300 	strex	r3, r2, [r1]
 800bbbc:	61bb      	str	r3, [r7, #24]
   return(result);
 800bbbe:	69bb      	ldr	r3, [r7, #24]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d1e5      	bne.n	800bb90 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	2220      	movs	r2, #32
 800bbc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	2220      	movs	r2, #32
 800bbd0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	2220      	movs	r2, #32
 800bbd8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	2200      	movs	r2, #0
 800bbe0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800bbe4:	2303      	movs	r3, #3
 800bbe6:	e010      	b.n	800bc0a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	69da      	ldr	r2, [r3, #28]
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	4013      	ands	r3, r2
 800bbf2:	68ba      	ldr	r2, [r7, #8]
 800bbf4:	429a      	cmp	r2, r3
 800bbf6:	bf0c      	ite	eq
 800bbf8:	2301      	moveq	r3, #1
 800bbfa:	2300      	movne	r3, #0
 800bbfc:	b2db      	uxtb	r3, r3
 800bbfe:	461a      	mov	r2, r3
 800bc00:	79fb      	ldrb	r3, [r7, #7]
 800bc02:	429a      	cmp	r2, r3
 800bc04:	f43f af46 	beq.w	800ba94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bc08:	2300      	movs	r3, #0
}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	3770      	adds	r7, #112	; 0x70
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}

0800bc12 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bc12:	b480      	push	{r7}
 800bc14:	b085      	sub	sp, #20
 800bc16:	af00      	add	r7, sp, #0
 800bc18:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bc20:	2b01      	cmp	r3, #1
 800bc22:	d101      	bne.n	800bc28 <HAL_UARTEx_DisableFifoMode+0x16>
 800bc24:	2302      	movs	r3, #2
 800bc26:	e027      	b.n	800bc78 <HAL_UARTEx_DisableFifoMode+0x66>
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	2201      	movs	r2, #1
 800bc2c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	2224      	movs	r2, #36	; 0x24
 800bc34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	681a      	ldr	r2, [r3, #0]
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f022 0201 	bic.w	r2, r2, #1
 800bc4e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800bc56:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	68fa      	ldr	r2, [r7, #12]
 800bc64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	2220      	movs	r2, #32
 800bc6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2200      	movs	r2, #0
 800bc72:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bc76:	2300      	movs	r3, #0
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3714      	adds	r7, #20
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc82:	4770      	bx	lr

0800bc84 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b084      	sub	sp, #16
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
 800bc8c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bc94:	2b01      	cmp	r3, #1
 800bc96:	d101      	bne.n	800bc9c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc98:	2302      	movs	r3, #2
 800bc9a:	e02d      	b.n	800bcf8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	2201      	movs	r2, #1
 800bca0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	2224      	movs	r2, #36	; 0x24
 800bca8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	681a      	ldr	r2, [r3, #0]
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	f022 0201 	bic.w	r2, r2, #1
 800bcc2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	689b      	ldr	r3, [r3, #8]
 800bcca:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	683a      	ldr	r2, [r7, #0]
 800bcd4:	430a      	orrs	r2, r1
 800bcd6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f000 f84f 	bl	800bd7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	68fa      	ldr	r2, [r7, #12]
 800bce4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2220      	movs	r2, #32
 800bcea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bcf6:	2300      	movs	r3, #0
}
 800bcf8:	4618      	mov	r0, r3
 800bcfa:	3710      	adds	r7, #16
 800bcfc:	46bd      	mov	sp, r7
 800bcfe:	bd80      	pop	{r7, pc}

0800bd00 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800bd10:	2b01      	cmp	r3, #1
 800bd12:	d101      	bne.n	800bd18 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bd14:	2302      	movs	r3, #2
 800bd16:	e02d      	b.n	800bd74 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2201      	movs	r2, #1
 800bd1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	2224      	movs	r2, #36	; 0x24
 800bd24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	681a      	ldr	r2, [r3, #0]
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	f022 0201 	bic.w	r2, r2, #1
 800bd3e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	689b      	ldr	r3, [r3, #8]
 800bd46:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	683a      	ldr	r2, [r7, #0]
 800bd50:	430a      	orrs	r2, r1
 800bd52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bd54:	6878      	ldr	r0, [r7, #4]
 800bd56:	f000 f811 	bl	800bd7c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	68fa      	ldr	r2, [r7, #12]
 800bd60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	2220      	movs	r2, #32
 800bd66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800bd72:	2300      	movs	r3, #0
}
 800bd74:	4618      	mov	r0, r3
 800bd76:	3710      	adds	r7, #16
 800bd78:	46bd      	mov	sp, r7
 800bd7a:	bd80      	pop	{r7, pc}

0800bd7c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bd7c:	b480      	push	{r7}
 800bd7e:	b085      	sub	sp, #20
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d108      	bne.n	800bd9e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2201      	movs	r2, #1
 800bd98:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bd9c:	e031      	b.n	800be02 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bd9e:	2308      	movs	r3, #8
 800bda0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bda2:	2308      	movs	r3, #8
 800bda4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	689b      	ldr	r3, [r3, #8]
 800bdac:	0e5b      	lsrs	r3, r3, #25
 800bdae:	b2db      	uxtb	r3, r3
 800bdb0:	f003 0307 	and.w	r3, r3, #7
 800bdb4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	689b      	ldr	r3, [r3, #8]
 800bdbc:	0f5b      	lsrs	r3, r3, #29
 800bdbe:	b2db      	uxtb	r3, r3
 800bdc0:	f003 0307 	and.w	r3, r3, #7
 800bdc4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bdc6:	7bbb      	ldrb	r3, [r7, #14]
 800bdc8:	7b3a      	ldrb	r2, [r7, #12]
 800bdca:	4911      	ldr	r1, [pc, #68]	; (800be10 <UARTEx_SetNbDataToProcess+0x94>)
 800bdcc:	5c8a      	ldrb	r2, [r1, r2]
 800bdce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800bdd2:	7b3a      	ldrb	r2, [r7, #12]
 800bdd4:	490f      	ldr	r1, [pc, #60]	; (800be14 <UARTEx_SetNbDataToProcess+0x98>)
 800bdd6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bdd8:	fb93 f3f2 	sdiv	r3, r3, r2
 800bddc:	b29a      	uxth	r2, r3
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bde4:	7bfb      	ldrb	r3, [r7, #15]
 800bde6:	7b7a      	ldrb	r2, [r7, #13]
 800bde8:	4909      	ldr	r1, [pc, #36]	; (800be10 <UARTEx_SetNbDataToProcess+0x94>)
 800bdea:	5c8a      	ldrb	r2, [r1, r2]
 800bdec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800bdf0:	7b7a      	ldrb	r2, [r7, #13]
 800bdf2:	4908      	ldr	r1, [pc, #32]	; (800be14 <UARTEx_SetNbDataToProcess+0x98>)
 800bdf4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800bdf6:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdfa:	b29a      	uxth	r2, r3
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800be02:	bf00      	nop
 800be04:	3714      	adds	r7, #20
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr
 800be0e:	bf00      	nop
 800be10:	0800ec14 	.word	0x0800ec14
 800be14:	0800ec1c 	.word	0x0800ec1c

0800be18 <__errno>:
 800be18:	4b01      	ldr	r3, [pc, #4]	; (800be20 <__errno+0x8>)
 800be1a:	6818      	ldr	r0, [r3, #0]
 800be1c:	4770      	bx	lr
 800be1e:	bf00      	nop
 800be20:	20000020 	.word	0x20000020

0800be24 <__libc_init_array>:
 800be24:	b570      	push	{r4, r5, r6, lr}
 800be26:	4d0d      	ldr	r5, [pc, #52]	; (800be5c <__libc_init_array+0x38>)
 800be28:	4c0d      	ldr	r4, [pc, #52]	; (800be60 <__libc_init_array+0x3c>)
 800be2a:	1b64      	subs	r4, r4, r5
 800be2c:	10a4      	asrs	r4, r4, #2
 800be2e:	2600      	movs	r6, #0
 800be30:	42a6      	cmp	r6, r4
 800be32:	d109      	bne.n	800be48 <__libc_init_array+0x24>
 800be34:	4d0b      	ldr	r5, [pc, #44]	; (800be64 <__libc_init_array+0x40>)
 800be36:	4c0c      	ldr	r4, [pc, #48]	; (800be68 <__libc_init_array+0x44>)
 800be38:	f002 fdc4 	bl	800e9c4 <_init>
 800be3c:	1b64      	subs	r4, r4, r5
 800be3e:	10a4      	asrs	r4, r4, #2
 800be40:	2600      	movs	r6, #0
 800be42:	42a6      	cmp	r6, r4
 800be44:	d105      	bne.n	800be52 <__libc_init_array+0x2e>
 800be46:	bd70      	pop	{r4, r5, r6, pc}
 800be48:	f855 3b04 	ldr.w	r3, [r5], #4
 800be4c:	4798      	blx	r3
 800be4e:	3601      	adds	r6, #1
 800be50:	e7ee      	b.n	800be30 <__libc_init_array+0xc>
 800be52:	f855 3b04 	ldr.w	r3, [r5], #4
 800be56:	4798      	blx	r3
 800be58:	3601      	adds	r6, #1
 800be5a:	e7f2      	b.n	800be42 <__libc_init_array+0x1e>
 800be5c:	0800f004 	.word	0x0800f004
 800be60:	0800f004 	.word	0x0800f004
 800be64:	0800f004 	.word	0x0800f004
 800be68:	0800f008 	.word	0x0800f008

0800be6c <malloc>:
 800be6c:	4b02      	ldr	r3, [pc, #8]	; (800be78 <malloc+0xc>)
 800be6e:	4601      	mov	r1, r0
 800be70:	6818      	ldr	r0, [r3, #0]
 800be72:	f000 b877 	b.w	800bf64 <_malloc_r>
 800be76:	bf00      	nop
 800be78:	20000020 	.word	0x20000020

0800be7c <memset>:
 800be7c:	4402      	add	r2, r0
 800be7e:	4603      	mov	r3, r0
 800be80:	4293      	cmp	r3, r2
 800be82:	d100      	bne.n	800be86 <memset+0xa>
 800be84:	4770      	bx	lr
 800be86:	f803 1b01 	strb.w	r1, [r3], #1
 800be8a:	e7f9      	b.n	800be80 <memset+0x4>

0800be8c <_free_r>:
 800be8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800be8e:	2900      	cmp	r1, #0
 800be90:	d044      	beq.n	800bf1c <_free_r+0x90>
 800be92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be96:	9001      	str	r0, [sp, #4]
 800be98:	2b00      	cmp	r3, #0
 800be9a:	f1a1 0404 	sub.w	r4, r1, #4
 800be9e:	bfb8      	it	lt
 800bea0:	18e4      	addlt	r4, r4, r3
 800bea2:	f001 ff49 	bl	800dd38 <__malloc_lock>
 800bea6:	4a1e      	ldr	r2, [pc, #120]	; (800bf20 <_free_r+0x94>)
 800bea8:	9801      	ldr	r0, [sp, #4]
 800beaa:	6813      	ldr	r3, [r2, #0]
 800beac:	b933      	cbnz	r3, 800bebc <_free_r+0x30>
 800beae:	6063      	str	r3, [r4, #4]
 800beb0:	6014      	str	r4, [r2, #0]
 800beb2:	b003      	add	sp, #12
 800beb4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800beb8:	f001 bf44 	b.w	800dd44 <__malloc_unlock>
 800bebc:	42a3      	cmp	r3, r4
 800bebe:	d908      	bls.n	800bed2 <_free_r+0x46>
 800bec0:	6825      	ldr	r5, [r4, #0]
 800bec2:	1961      	adds	r1, r4, r5
 800bec4:	428b      	cmp	r3, r1
 800bec6:	bf01      	itttt	eq
 800bec8:	6819      	ldreq	r1, [r3, #0]
 800beca:	685b      	ldreq	r3, [r3, #4]
 800becc:	1949      	addeq	r1, r1, r5
 800bece:	6021      	streq	r1, [r4, #0]
 800bed0:	e7ed      	b.n	800beae <_free_r+0x22>
 800bed2:	461a      	mov	r2, r3
 800bed4:	685b      	ldr	r3, [r3, #4]
 800bed6:	b10b      	cbz	r3, 800bedc <_free_r+0x50>
 800bed8:	42a3      	cmp	r3, r4
 800beda:	d9fa      	bls.n	800bed2 <_free_r+0x46>
 800bedc:	6811      	ldr	r1, [r2, #0]
 800bede:	1855      	adds	r5, r2, r1
 800bee0:	42a5      	cmp	r5, r4
 800bee2:	d10b      	bne.n	800befc <_free_r+0x70>
 800bee4:	6824      	ldr	r4, [r4, #0]
 800bee6:	4421      	add	r1, r4
 800bee8:	1854      	adds	r4, r2, r1
 800beea:	42a3      	cmp	r3, r4
 800beec:	6011      	str	r1, [r2, #0]
 800beee:	d1e0      	bne.n	800beb2 <_free_r+0x26>
 800bef0:	681c      	ldr	r4, [r3, #0]
 800bef2:	685b      	ldr	r3, [r3, #4]
 800bef4:	6053      	str	r3, [r2, #4]
 800bef6:	4421      	add	r1, r4
 800bef8:	6011      	str	r1, [r2, #0]
 800befa:	e7da      	b.n	800beb2 <_free_r+0x26>
 800befc:	d902      	bls.n	800bf04 <_free_r+0x78>
 800befe:	230c      	movs	r3, #12
 800bf00:	6003      	str	r3, [r0, #0]
 800bf02:	e7d6      	b.n	800beb2 <_free_r+0x26>
 800bf04:	6825      	ldr	r5, [r4, #0]
 800bf06:	1961      	adds	r1, r4, r5
 800bf08:	428b      	cmp	r3, r1
 800bf0a:	bf04      	itt	eq
 800bf0c:	6819      	ldreq	r1, [r3, #0]
 800bf0e:	685b      	ldreq	r3, [r3, #4]
 800bf10:	6063      	str	r3, [r4, #4]
 800bf12:	bf04      	itt	eq
 800bf14:	1949      	addeq	r1, r1, r5
 800bf16:	6021      	streq	r1, [r4, #0]
 800bf18:	6054      	str	r4, [r2, #4]
 800bf1a:	e7ca      	b.n	800beb2 <_free_r+0x26>
 800bf1c:	b003      	add	sp, #12
 800bf1e:	bd30      	pop	{r4, r5, pc}
 800bf20:	20000864 	.word	0x20000864

0800bf24 <sbrk_aligned>:
 800bf24:	b570      	push	{r4, r5, r6, lr}
 800bf26:	4e0e      	ldr	r6, [pc, #56]	; (800bf60 <sbrk_aligned+0x3c>)
 800bf28:	460c      	mov	r4, r1
 800bf2a:	6831      	ldr	r1, [r6, #0]
 800bf2c:	4605      	mov	r5, r0
 800bf2e:	b911      	cbnz	r1, 800bf36 <sbrk_aligned+0x12>
 800bf30:	f000 fd84 	bl	800ca3c <_sbrk_r>
 800bf34:	6030      	str	r0, [r6, #0]
 800bf36:	4621      	mov	r1, r4
 800bf38:	4628      	mov	r0, r5
 800bf3a:	f000 fd7f 	bl	800ca3c <_sbrk_r>
 800bf3e:	1c43      	adds	r3, r0, #1
 800bf40:	d00a      	beq.n	800bf58 <sbrk_aligned+0x34>
 800bf42:	1cc4      	adds	r4, r0, #3
 800bf44:	f024 0403 	bic.w	r4, r4, #3
 800bf48:	42a0      	cmp	r0, r4
 800bf4a:	d007      	beq.n	800bf5c <sbrk_aligned+0x38>
 800bf4c:	1a21      	subs	r1, r4, r0
 800bf4e:	4628      	mov	r0, r5
 800bf50:	f000 fd74 	bl	800ca3c <_sbrk_r>
 800bf54:	3001      	adds	r0, #1
 800bf56:	d101      	bne.n	800bf5c <sbrk_aligned+0x38>
 800bf58:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800bf5c:	4620      	mov	r0, r4
 800bf5e:	bd70      	pop	{r4, r5, r6, pc}
 800bf60:	20000868 	.word	0x20000868

0800bf64 <_malloc_r>:
 800bf64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf68:	1ccd      	adds	r5, r1, #3
 800bf6a:	f025 0503 	bic.w	r5, r5, #3
 800bf6e:	3508      	adds	r5, #8
 800bf70:	2d0c      	cmp	r5, #12
 800bf72:	bf38      	it	cc
 800bf74:	250c      	movcc	r5, #12
 800bf76:	2d00      	cmp	r5, #0
 800bf78:	4607      	mov	r7, r0
 800bf7a:	db01      	blt.n	800bf80 <_malloc_r+0x1c>
 800bf7c:	42a9      	cmp	r1, r5
 800bf7e:	d905      	bls.n	800bf8c <_malloc_r+0x28>
 800bf80:	230c      	movs	r3, #12
 800bf82:	603b      	str	r3, [r7, #0]
 800bf84:	2600      	movs	r6, #0
 800bf86:	4630      	mov	r0, r6
 800bf88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf8c:	4e2e      	ldr	r6, [pc, #184]	; (800c048 <_malloc_r+0xe4>)
 800bf8e:	f001 fed3 	bl	800dd38 <__malloc_lock>
 800bf92:	6833      	ldr	r3, [r6, #0]
 800bf94:	461c      	mov	r4, r3
 800bf96:	bb34      	cbnz	r4, 800bfe6 <_malloc_r+0x82>
 800bf98:	4629      	mov	r1, r5
 800bf9a:	4638      	mov	r0, r7
 800bf9c:	f7ff ffc2 	bl	800bf24 <sbrk_aligned>
 800bfa0:	1c43      	adds	r3, r0, #1
 800bfa2:	4604      	mov	r4, r0
 800bfa4:	d14d      	bne.n	800c042 <_malloc_r+0xde>
 800bfa6:	6834      	ldr	r4, [r6, #0]
 800bfa8:	4626      	mov	r6, r4
 800bfaa:	2e00      	cmp	r6, #0
 800bfac:	d140      	bne.n	800c030 <_malloc_r+0xcc>
 800bfae:	6823      	ldr	r3, [r4, #0]
 800bfb0:	4631      	mov	r1, r6
 800bfb2:	4638      	mov	r0, r7
 800bfb4:	eb04 0803 	add.w	r8, r4, r3
 800bfb8:	f000 fd40 	bl	800ca3c <_sbrk_r>
 800bfbc:	4580      	cmp	r8, r0
 800bfbe:	d13a      	bne.n	800c036 <_malloc_r+0xd2>
 800bfc0:	6821      	ldr	r1, [r4, #0]
 800bfc2:	3503      	adds	r5, #3
 800bfc4:	1a6d      	subs	r5, r5, r1
 800bfc6:	f025 0503 	bic.w	r5, r5, #3
 800bfca:	3508      	adds	r5, #8
 800bfcc:	2d0c      	cmp	r5, #12
 800bfce:	bf38      	it	cc
 800bfd0:	250c      	movcc	r5, #12
 800bfd2:	4629      	mov	r1, r5
 800bfd4:	4638      	mov	r0, r7
 800bfd6:	f7ff ffa5 	bl	800bf24 <sbrk_aligned>
 800bfda:	3001      	adds	r0, #1
 800bfdc:	d02b      	beq.n	800c036 <_malloc_r+0xd2>
 800bfde:	6823      	ldr	r3, [r4, #0]
 800bfe0:	442b      	add	r3, r5
 800bfe2:	6023      	str	r3, [r4, #0]
 800bfe4:	e00e      	b.n	800c004 <_malloc_r+0xa0>
 800bfe6:	6822      	ldr	r2, [r4, #0]
 800bfe8:	1b52      	subs	r2, r2, r5
 800bfea:	d41e      	bmi.n	800c02a <_malloc_r+0xc6>
 800bfec:	2a0b      	cmp	r2, #11
 800bfee:	d916      	bls.n	800c01e <_malloc_r+0xba>
 800bff0:	1961      	adds	r1, r4, r5
 800bff2:	42a3      	cmp	r3, r4
 800bff4:	6025      	str	r5, [r4, #0]
 800bff6:	bf18      	it	ne
 800bff8:	6059      	strne	r1, [r3, #4]
 800bffa:	6863      	ldr	r3, [r4, #4]
 800bffc:	bf08      	it	eq
 800bffe:	6031      	streq	r1, [r6, #0]
 800c000:	5162      	str	r2, [r4, r5]
 800c002:	604b      	str	r3, [r1, #4]
 800c004:	4638      	mov	r0, r7
 800c006:	f104 060b 	add.w	r6, r4, #11
 800c00a:	f001 fe9b 	bl	800dd44 <__malloc_unlock>
 800c00e:	f026 0607 	bic.w	r6, r6, #7
 800c012:	1d23      	adds	r3, r4, #4
 800c014:	1af2      	subs	r2, r6, r3
 800c016:	d0b6      	beq.n	800bf86 <_malloc_r+0x22>
 800c018:	1b9b      	subs	r3, r3, r6
 800c01a:	50a3      	str	r3, [r4, r2]
 800c01c:	e7b3      	b.n	800bf86 <_malloc_r+0x22>
 800c01e:	6862      	ldr	r2, [r4, #4]
 800c020:	42a3      	cmp	r3, r4
 800c022:	bf0c      	ite	eq
 800c024:	6032      	streq	r2, [r6, #0]
 800c026:	605a      	strne	r2, [r3, #4]
 800c028:	e7ec      	b.n	800c004 <_malloc_r+0xa0>
 800c02a:	4623      	mov	r3, r4
 800c02c:	6864      	ldr	r4, [r4, #4]
 800c02e:	e7b2      	b.n	800bf96 <_malloc_r+0x32>
 800c030:	4634      	mov	r4, r6
 800c032:	6876      	ldr	r6, [r6, #4]
 800c034:	e7b9      	b.n	800bfaa <_malloc_r+0x46>
 800c036:	230c      	movs	r3, #12
 800c038:	603b      	str	r3, [r7, #0]
 800c03a:	4638      	mov	r0, r7
 800c03c:	f001 fe82 	bl	800dd44 <__malloc_unlock>
 800c040:	e7a1      	b.n	800bf86 <_malloc_r+0x22>
 800c042:	6025      	str	r5, [r4, #0]
 800c044:	e7de      	b.n	800c004 <_malloc_r+0xa0>
 800c046:	bf00      	nop
 800c048:	20000864 	.word	0x20000864

0800c04c <__cvt>:
 800c04c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c050:	ec55 4b10 	vmov	r4, r5, d0
 800c054:	2d00      	cmp	r5, #0
 800c056:	460e      	mov	r6, r1
 800c058:	4619      	mov	r1, r3
 800c05a:	462b      	mov	r3, r5
 800c05c:	bfbb      	ittet	lt
 800c05e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c062:	461d      	movlt	r5, r3
 800c064:	2300      	movge	r3, #0
 800c066:	232d      	movlt	r3, #45	; 0x2d
 800c068:	700b      	strb	r3, [r1, #0]
 800c06a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c06c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c070:	4691      	mov	r9, r2
 800c072:	f023 0820 	bic.w	r8, r3, #32
 800c076:	bfbc      	itt	lt
 800c078:	4622      	movlt	r2, r4
 800c07a:	4614      	movlt	r4, r2
 800c07c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c080:	d005      	beq.n	800c08e <__cvt+0x42>
 800c082:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c086:	d100      	bne.n	800c08a <__cvt+0x3e>
 800c088:	3601      	adds	r6, #1
 800c08a:	2102      	movs	r1, #2
 800c08c:	e000      	b.n	800c090 <__cvt+0x44>
 800c08e:	2103      	movs	r1, #3
 800c090:	ab03      	add	r3, sp, #12
 800c092:	9301      	str	r3, [sp, #4]
 800c094:	ab02      	add	r3, sp, #8
 800c096:	9300      	str	r3, [sp, #0]
 800c098:	ec45 4b10 	vmov	d0, r4, r5
 800c09c:	4653      	mov	r3, sl
 800c09e:	4632      	mov	r2, r6
 800c0a0:	f000 fe2a 	bl	800ccf8 <_dtoa_r>
 800c0a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c0a8:	4607      	mov	r7, r0
 800c0aa:	d102      	bne.n	800c0b2 <__cvt+0x66>
 800c0ac:	f019 0f01 	tst.w	r9, #1
 800c0b0:	d022      	beq.n	800c0f8 <__cvt+0xac>
 800c0b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c0b6:	eb07 0906 	add.w	r9, r7, r6
 800c0ba:	d110      	bne.n	800c0de <__cvt+0x92>
 800c0bc:	783b      	ldrb	r3, [r7, #0]
 800c0be:	2b30      	cmp	r3, #48	; 0x30
 800c0c0:	d10a      	bne.n	800c0d8 <__cvt+0x8c>
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	4629      	mov	r1, r5
 800c0ca:	f7f4 fd15 	bl	8000af8 <__aeabi_dcmpeq>
 800c0ce:	b918      	cbnz	r0, 800c0d8 <__cvt+0x8c>
 800c0d0:	f1c6 0601 	rsb	r6, r6, #1
 800c0d4:	f8ca 6000 	str.w	r6, [sl]
 800c0d8:	f8da 3000 	ldr.w	r3, [sl]
 800c0dc:	4499      	add	r9, r3
 800c0de:	2200      	movs	r2, #0
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	4629      	mov	r1, r5
 800c0e6:	f7f4 fd07 	bl	8000af8 <__aeabi_dcmpeq>
 800c0ea:	b108      	cbz	r0, 800c0f0 <__cvt+0xa4>
 800c0ec:	f8cd 900c 	str.w	r9, [sp, #12]
 800c0f0:	2230      	movs	r2, #48	; 0x30
 800c0f2:	9b03      	ldr	r3, [sp, #12]
 800c0f4:	454b      	cmp	r3, r9
 800c0f6:	d307      	bcc.n	800c108 <__cvt+0xbc>
 800c0f8:	9b03      	ldr	r3, [sp, #12]
 800c0fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c0fc:	1bdb      	subs	r3, r3, r7
 800c0fe:	4638      	mov	r0, r7
 800c100:	6013      	str	r3, [r2, #0]
 800c102:	b004      	add	sp, #16
 800c104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c108:	1c59      	adds	r1, r3, #1
 800c10a:	9103      	str	r1, [sp, #12]
 800c10c:	701a      	strb	r2, [r3, #0]
 800c10e:	e7f0      	b.n	800c0f2 <__cvt+0xa6>

0800c110 <__exponent>:
 800c110:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c112:	4603      	mov	r3, r0
 800c114:	2900      	cmp	r1, #0
 800c116:	bfb8      	it	lt
 800c118:	4249      	neglt	r1, r1
 800c11a:	f803 2b02 	strb.w	r2, [r3], #2
 800c11e:	bfb4      	ite	lt
 800c120:	222d      	movlt	r2, #45	; 0x2d
 800c122:	222b      	movge	r2, #43	; 0x2b
 800c124:	2909      	cmp	r1, #9
 800c126:	7042      	strb	r2, [r0, #1]
 800c128:	dd2a      	ble.n	800c180 <__exponent+0x70>
 800c12a:	f10d 0407 	add.w	r4, sp, #7
 800c12e:	46a4      	mov	ip, r4
 800c130:	270a      	movs	r7, #10
 800c132:	46a6      	mov	lr, r4
 800c134:	460a      	mov	r2, r1
 800c136:	fb91 f6f7 	sdiv	r6, r1, r7
 800c13a:	fb07 1516 	mls	r5, r7, r6, r1
 800c13e:	3530      	adds	r5, #48	; 0x30
 800c140:	2a63      	cmp	r2, #99	; 0x63
 800c142:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800c146:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c14a:	4631      	mov	r1, r6
 800c14c:	dcf1      	bgt.n	800c132 <__exponent+0x22>
 800c14e:	3130      	adds	r1, #48	; 0x30
 800c150:	f1ae 0502 	sub.w	r5, lr, #2
 800c154:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c158:	1c44      	adds	r4, r0, #1
 800c15a:	4629      	mov	r1, r5
 800c15c:	4561      	cmp	r1, ip
 800c15e:	d30a      	bcc.n	800c176 <__exponent+0x66>
 800c160:	f10d 0209 	add.w	r2, sp, #9
 800c164:	eba2 020e 	sub.w	r2, r2, lr
 800c168:	4565      	cmp	r5, ip
 800c16a:	bf88      	it	hi
 800c16c:	2200      	movhi	r2, #0
 800c16e:	4413      	add	r3, r2
 800c170:	1a18      	subs	r0, r3, r0
 800c172:	b003      	add	sp, #12
 800c174:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c176:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c17a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c17e:	e7ed      	b.n	800c15c <__exponent+0x4c>
 800c180:	2330      	movs	r3, #48	; 0x30
 800c182:	3130      	adds	r1, #48	; 0x30
 800c184:	7083      	strb	r3, [r0, #2]
 800c186:	70c1      	strb	r1, [r0, #3]
 800c188:	1d03      	adds	r3, r0, #4
 800c18a:	e7f1      	b.n	800c170 <__exponent+0x60>

0800c18c <_printf_float>:
 800c18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c190:	ed2d 8b02 	vpush	{d8}
 800c194:	b08d      	sub	sp, #52	; 0x34
 800c196:	460c      	mov	r4, r1
 800c198:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c19c:	4616      	mov	r6, r2
 800c19e:	461f      	mov	r7, r3
 800c1a0:	4605      	mov	r5, r0
 800c1a2:	f001 fd4f 	bl	800dc44 <_localeconv_r>
 800c1a6:	f8d0 a000 	ldr.w	sl, [r0]
 800c1aa:	4650      	mov	r0, sl
 800c1ac:	f7f4 f828 	bl	8000200 <strlen>
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	930a      	str	r3, [sp, #40]	; 0x28
 800c1b4:	6823      	ldr	r3, [r4, #0]
 800c1b6:	9305      	str	r3, [sp, #20]
 800c1b8:	f8d8 3000 	ldr.w	r3, [r8]
 800c1bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c1c0:	3307      	adds	r3, #7
 800c1c2:	f023 0307 	bic.w	r3, r3, #7
 800c1c6:	f103 0208 	add.w	r2, r3, #8
 800c1ca:	f8c8 2000 	str.w	r2, [r8]
 800c1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c1d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c1da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c1de:	9307      	str	r3, [sp, #28]
 800c1e0:	f8cd 8018 	str.w	r8, [sp, #24]
 800c1e4:	ee08 0a10 	vmov	s16, r0
 800c1e8:	4b9f      	ldr	r3, [pc, #636]	; (800c468 <_printf_float+0x2dc>)
 800c1ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c1f2:	f7f4 fcb3 	bl	8000b5c <__aeabi_dcmpun>
 800c1f6:	bb88      	cbnz	r0, 800c25c <_printf_float+0xd0>
 800c1f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c1fc:	4b9a      	ldr	r3, [pc, #616]	; (800c468 <_printf_float+0x2dc>)
 800c1fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c202:	f7f4 fc8d 	bl	8000b20 <__aeabi_dcmple>
 800c206:	bb48      	cbnz	r0, 800c25c <_printf_float+0xd0>
 800c208:	2200      	movs	r2, #0
 800c20a:	2300      	movs	r3, #0
 800c20c:	4640      	mov	r0, r8
 800c20e:	4649      	mov	r1, r9
 800c210:	f7f4 fc7c 	bl	8000b0c <__aeabi_dcmplt>
 800c214:	b110      	cbz	r0, 800c21c <_printf_float+0x90>
 800c216:	232d      	movs	r3, #45	; 0x2d
 800c218:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c21c:	4b93      	ldr	r3, [pc, #588]	; (800c46c <_printf_float+0x2e0>)
 800c21e:	4894      	ldr	r0, [pc, #592]	; (800c470 <_printf_float+0x2e4>)
 800c220:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c224:	bf94      	ite	ls
 800c226:	4698      	movls	r8, r3
 800c228:	4680      	movhi	r8, r0
 800c22a:	2303      	movs	r3, #3
 800c22c:	6123      	str	r3, [r4, #16]
 800c22e:	9b05      	ldr	r3, [sp, #20]
 800c230:	f023 0204 	bic.w	r2, r3, #4
 800c234:	6022      	str	r2, [r4, #0]
 800c236:	f04f 0900 	mov.w	r9, #0
 800c23a:	9700      	str	r7, [sp, #0]
 800c23c:	4633      	mov	r3, r6
 800c23e:	aa0b      	add	r2, sp, #44	; 0x2c
 800c240:	4621      	mov	r1, r4
 800c242:	4628      	mov	r0, r5
 800c244:	f000 f9d8 	bl	800c5f8 <_printf_common>
 800c248:	3001      	adds	r0, #1
 800c24a:	f040 8090 	bne.w	800c36e <_printf_float+0x1e2>
 800c24e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c252:	b00d      	add	sp, #52	; 0x34
 800c254:	ecbd 8b02 	vpop	{d8}
 800c258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c25c:	4642      	mov	r2, r8
 800c25e:	464b      	mov	r3, r9
 800c260:	4640      	mov	r0, r8
 800c262:	4649      	mov	r1, r9
 800c264:	f7f4 fc7a 	bl	8000b5c <__aeabi_dcmpun>
 800c268:	b140      	cbz	r0, 800c27c <_printf_float+0xf0>
 800c26a:	464b      	mov	r3, r9
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	bfbc      	itt	lt
 800c270:	232d      	movlt	r3, #45	; 0x2d
 800c272:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c276:	487f      	ldr	r0, [pc, #508]	; (800c474 <_printf_float+0x2e8>)
 800c278:	4b7f      	ldr	r3, [pc, #508]	; (800c478 <_printf_float+0x2ec>)
 800c27a:	e7d1      	b.n	800c220 <_printf_float+0x94>
 800c27c:	6863      	ldr	r3, [r4, #4]
 800c27e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c282:	9206      	str	r2, [sp, #24]
 800c284:	1c5a      	adds	r2, r3, #1
 800c286:	d13f      	bne.n	800c308 <_printf_float+0x17c>
 800c288:	2306      	movs	r3, #6
 800c28a:	6063      	str	r3, [r4, #4]
 800c28c:	9b05      	ldr	r3, [sp, #20]
 800c28e:	6861      	ldr	r1, [r4, #4]
 800c290:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c294:	2300      	movs	r3, #0
 800c296:	9303      	str	r3, [sp, #12]
 800c298:	ab0a      	add	r3, sp, #40	; 0x28
 800c29a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c29e:	ab09      	add	r3, sp, #36	; 0x24
 800c2a0:	ec49 8b10 	vmov	d0, r8, r9
 800c2a4:	9300      	str	r3, [sp, #0]
 800c2a6:	6022      	str	r2, [r4, #0]
 800c2a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c2ac:	4628      	mov	r0, r5
 800c2ae:	f7ff fecd 	bl	800c04c <__cvt>
 800c2b2:	9b06      	ldr	r3, [sp, #24]
 800c2b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2b6:	2b47      	cmp	r3, #71	; 0x47
 800c2b8:	4680      	mov	r8, r0
 800c2ba:	d108      	bne.n	800c2ce <_printf_float+0x142>
 800c2bc:	1cc8      	adds	r0, r1, #3
 800c2be:	db02      	blt.n	800c2c6 <_printf_float+0x13a>
 800c2c0:	6863      	ldr	r3, [r4, #4]
 800c2c2:	4299      	cmp	r1, r3
 800c2c4:	dd41      	ble.n	800c34a <_printf_float+0x1be>
 800c2c6:	f1ab 0b02 	sub.w	fp, fp, #2
 800c2ca:	fa5f fb8b 	uxtb.w	fp, fp
 800c2ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c2d2:	d820      	bhi.n	800c316 <_printf_float+0x18a>
 800c2d4:	3901      	subs	r1, #1
 800c2d6:	465a      	mov	r2, fp
 800c2d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c2dc:	9109      	str	r1, [sp, #36]	; 0x24
 800c2de:	f7ff ff17 	bl	800c110 <__exponent>
 800c2e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c2e4:	1813      	adds	r3, r2, r0
 800c2e6:	2a01      	cmp	r2, #1
 800c2e8:	4681      	mov	r9, r0
 800c2ea:	6123      	str	r3, [r4, #16]
 800c2ec:	dc02      	bgt.n	800c2f4 <_printf_float+0x168>
 800c2ee:	6822      	ldr	r2, [r4, #0]
 800c2f0:	07d2      	lsls	r2, r2, #31
 800c2f2:	d501      	bpl.n	800c2f8 <_printf_float+0x16c>
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	6123      	str	r3, [r4, #16]
 800c2f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d09c      	beq.n	800c23a <_printf_float+0xae>
 800c300:	232d      	movs	r3, #45	; 0x2d
 800c302:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c306:	e798      	b.n	800c23a <_printf_float+0xae>
 800c308:	9a06      	ldr	r2, [sp, #24]
 800c30a:	2a47      	cmp	r2, #71	; 0x47
 800c30c:	d1be      	bne.n	800c28c <_printf_float+0x100>
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d1bc      	bne.n	800c28c <_printf_float+0x100>
 800c312:	2301      	movs	r3, #1
 800c314:	e7b9      	b.n	800c28a <_printf_float+0xfe>
 800c316:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c31a:	d118      	bne.n	800c34e <_printf_float+0x1c2>
 800c31c:	2900      	cmp	r1, #0
 800c31e:	6863      	ldr	r3, [r4, #4]
 800c320:	dd0b      	ble.n	800c33a <_printf_float+0x1ae>
 800c322:	6121      	str	r1, [r4, #16]
 800c324:	b913      	cbnz	r3, 800c32c <_printf_float+0x1a0>
 800c326:	6822      	ldr	r2, [r4, #0]
 800c328:	07d0      	lsls	r0, r2, #31
 800c32a:	d502      	bpl.n	800c332 <_printf_float+0x1a6>
 800c32c:	3301      	adds	r3, #1
 800c32e:	440b      	add	r3, r1
 800c330:	6123      	str	r3, [r4, #16]
 800c332:	65a1      	str	r1, [r4, #88]	; 0x58
 800c334:	f04f 0900 	mov.w	r9, #0
 800c338:	e7de      	b.n	800c2f8 <_printf_float+0x16c>
 800c33a:	b913      	cbnz	r3, 800c342 <_printf_float+0x1b6>
 800c33c:	6822      	ldr	r2, [r4, #0]
 800c33e:	07d2      	lsls	r2, r2, #31
 800c340:	d501      	bpl.n	800c346 <_printf_float+0x1ba>
 800c342:	3302      	adds	r3, #2
 800c344:	e7f4      	b.n	800c330 <_printf_float+0x1a4>
 800c346:	2301      	movs	r3, #1
 800c348:	e7f2      	b.n	800c330 <_printf_float+0x1a4>
 800c34a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c34e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c350:	4299      	cmp	r1, r3
 800c352:	db05      	blt.n	800c360 <_printf_float+0x1d4>
 800c354:	6823      	ldr	r3, [r4, #0]
 800c356:	6121      	str	r1, [r4, #16]
 800c358:	07d8      	lsls	r0, r3, #31
 800c35a:	d5ea      	bpl.n	800c332 <_printf_float+0x1a6>
 800c35c:	1c4b      	adds	r3, r1, #1
 800c35e:	e7e7      	b.n	800c330 <_printf_float+0x1a4>
 800c360:	2900      	cmp	r1, #0
 800c362:	bfd4      	ite	le
 800c364:	f1c1 0202 	rsble	r2, r1, #2
 800c368:	2201      	movgt	r2, #1
 800c36a:	4413      	add	r3, r2
 800c36c:	e7e0      	b.n	800c330 <_printf_float+0x1a4>
 800c36e:	6823      	ldr	r3, [r4, #0]
 800c370:	055a      	lsls	r2, r3, #21
 800c372:	d407      	bmi.n	800c384 <_printf_float+0x1f8>
 800c374:	6923      	ldr	r3, [r4, #16]
 800c376:	4642      	mov	r2, r8
 800c378:	4631      	mov	r1, r6
 800c37a:	4628      	mov	r0, r5
 800c37c:	47b8      	blx	r7
 800c37e:	3001      	adds	r0, #1
 800c380:	d12c      	bne.n	800c3dc <_printf_float+0x250>
 800c382:	e764      	b.n	800c24e <_printf_float+0xc2>
 800c384:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c388:	f240 80e0 	bls.w	800c54c <_printf_float+0x3c0>
 800c38c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c390:	2200      	movs	r2, #0
 800c392:	2300      	movs	r3, #0
 800c394:	f7f4 fbb0 	bl	8000af8 <__aeabi_dcmpeq>
 800c398:	2800      	cmp	r0, #0
 800c39a:	d034      	beq.n	800c406 <_printf_float+0x27a>
 800c39c:	4a37      	ldr	r2, [pc, #220]	; (800c47c <_printf_float+0x2f0>)
 800c39e:	2301      	movs	r3, #1
 800c3a0:	4631      	mov	r1, r6
 800c3a2:	4628      	mov	r0, r5
 800c3a4:	47b8      	blx	r7
 800c3a6:	3001      	adds	r0, #1
 800c3a8:	f43f af51 	beq.w	800c24e <_printf_float+0xc2>
 800c3ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	db02      	blt.n	800c3ba <_printf_float+0x22e>
 800c3b4:	6823      	ldr	r3, [r4, #0]
 800c3b6:	07d8      	lsls	r0, r3, #31
 800c3b8:	d510      	bpl.n	800c3dc <_printf_float+0x250>
 800c3ba:	ee18 3a10 	vmov	r3, s16
 800c3be:	4652      	mov	r2, sl
 800c3c0:	4631      	mov	r1, r6
 800c3c2:	4628      	mov	r0, r5
 800c3c4:	47b8      	blx	r7
 800c3c6:	3001      	adds	r0, #1
 800c3c8:	f43f af41 	beq.w	800c24e <_printf_float+0xc2>
 800c3cc:	f04f 0800 	mov.w	r8, #0
 800c3d0:	f104 091a 	add.w	r9, r4, #26
 800c3d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3d6:	3b01      	subs	r3, #1
 800c3d8:	4543      	cmp	r3, r8
 800c3da:	dc09      	bgt.n	800c3f0 <_printf_float+0x264>
 800c3dc:	6823      	ldr	r3, [r4, #0]
 800c3de:	079b      	lsls	r3, r3, #30
 800c3e0:	f100 8105 	bmi.w	800c5ee <_printf_float+0x462>
 800c3e4:	68e0      	ldr	r0, [r4, #12]
 800c3e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3e8:	4298      	cmp	r0, r3
 800c3ea:	bfb8      	it	lt
 800c3ec:	4618      	movlt	r0, r3
 800c3ee:	e730      	b.n	800c252 <_printf_float+0xc6>
 800c3f0:	2301      	movs	r3, #1
 800c3f2:	464a      	mov	r2, r9
 800c3f4:	4631      	mov	r1, r6
 800c3f6:	4628      	mov	r0, r5
 800c3f8:	47b8      	blx	r7
 800c3fa:	3001      	adds	r0, #1
 800c3fc:	f43f af27 	beq.w	800c24e <_printf_float+0xc2>
 800c400:	f108 0801 	add.w	r8, r8, #1
 800c404:	e7e6      	b.n	800c3d4 <_printf_float+0x248>
 800c406:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c408:	2b00      	cmp	r3, #0
 800c40a:	dc39      	bgt.n	800c480 <_printf_float+0x2f4>
 800c40c:	4a1b      	ldr	r2, [pc, #108]	; (800c47c <_printf_float+0x2f0>)
 800c40e:	2301      	movs	r3, #1
 800c410:	4631      	mov	r1, r6
 800c412:	4628      	mov	r0, r5
 800c414:	47b8      	blx	r7
 800c416:	3001      	adds	r0, #1
 800c418:	f43f af19 	beq.w	800c24e <_printf_float+0xc2>
 800c41c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c420:	4313      	orrs	r3, r2
 800c422:	d102      	bne.n	800c42a <_printf_float+0x29e>
 800c424:	6823      	ldr	r3, [r4, #0]
 800c426:	07d9      	lsls	r1, r3, #31
 800c428:	d5d8      	bpl.n	800c3dc <_printf_float+0x250>
 800c42a:	ee18 3a10 	vmov	r3, s16
 800c42e:	4652      	mov	r2, sl
 800c430:	4631      	mov	r1, r6
 800c432:	4628      	mov	r0, r5
 800c434:	47b8      	blx	r7
 800c436:	3001      	adds	r0, #1
 800c438:	f43f af09 	beq.w	800c24e <_printf_float+0xc2>
 800c43c:	f04f 0900 	mov.w	r9, #0
 800c440:	f104 0a1a 	add.w	sl, r4, #26
 800c444:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c446:	425b      	negs	r3, r3
 800c448:	454b      	cmp	r3, r9
 800c44a:	dc01      	bgt.n	800c450 <_printf_float+0x2c4>
 800c44c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c44e:	e792      	b.n	800c376 <_printf_float+0x1ea>
 800c450:	2301      	movs	r3, #1
 800c452:	4652      	mov	r2, sl
 800c454:	4631      	mov	r1, r6
 800c456:	4628      	mov	r0, r5
 800c458:	47b8      	blx	r7
 800c45a:	3001      	adds	r0, #1
 800c45c:	f43f aef7 	beq.w	800c24e <_printf_float+0xc2>
 800c460:	f109 0901 	add.w	r9, r9, #1
 800c464:	e7ee      	b.n	800c444 <_printf_float+0x2b8>
 800c466:	bf00      	nop
 800c468:	7fefffff 	.word	0x7fefffff
 800c46c:	0800ec28 	.word	0x0800ec28
 800c470:	0800ec2c 	.word	0x0800ec2c
 800c474:	0800ec34 	.word	0x0800ec34
 800c478:	0800ec30 	.word	0x0800ec30
 800c47c:	0800ec38 	.word	0x0800ec38
 800c480:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c482:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c484:	429a      	cmp	r2, r3
 800c486:	bfa8      	it	ge
 800c488:	461a      	movge	r2, r3
 800c48a:	2a00      	cmp	r2, #0
 800c48c:	4691      	mov	r9, r2
 800c48e:	dc37      	bgt.n	800c500 <_printf_float+0x374>
 800c490:	f04f 0b00 	mov.w	fp, #0
 800c494:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c498:	f104 021a 	add.w	r2, r4, #26
 800c49c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c49e:	9305      	str	r3, [sp, #20]
 800c4a0:	eba3 0309 	sub.w	r3, r3, r9
 800c4a4:	455b      	cmp	r3, fp
 800c4a6:	dc33      	bgt.n	800c510 <_printf_float+0x384>
 800c4a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c4ac:	429a      	cmp	r2, r3
 800c4ae:	db3b      	blt.n	800c528 <_printf_float+0x39c>
 800c4b0:	6823      	ldr	r3, [r4, #0]
 800c4b2:	07da      	lsls	r2, r3, #31
 800c4b4:	d438      	bmi.n	800c528 <_printf_float+0x39c>
 800c4b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4b8:	9a05      	ldr	r2, [sp, #20]
 800c4ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c4bc:	1a9a      	subs	r2, r3, r2
 800c4be:	eba3 0901 	sub.w	r9, r3, r1
 800c4c2:	4591      	cmp	r9, r2
 800c4c4:	bfa8      	it	ge
 800c4c6:	4691      	movge	r9, r2
 800c4c8:	f1b9 0f00 	cmp.w	r9, #0
 800c4cc:	dc35      	bgt.n	800c53a <_printf_float+0x3ae>
 800c4ce:	f04f 0800 	mov.w	r8, #0
 800c4d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c4d6:	f104 0a1a 	add.w	sl, r4, #26
 800c4da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c4de:	1a9b      	subs	r3, r3, r2
 800c4e0:	eba3 0309 	sub.w	r3, r3, r9
 800c4e4:	4543      	cmp	r3, r8
 800c4e6:	f77f af79 	ble.w	800c3dc <_printf_float+0x250>
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	4652      	mov	r2, sl
 800c4ee:	4631      	mov	r1, r6
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	47b8      	blx	r7
 800c4f4:	3001      	adds	r0, #1
 800c4f6:	f43f aeaa 	beq.w	800c24e <_printf_float+0xc2>
 800c4fa:	f108 0801 	add.w	r8, r8, #1
 800c4fe:	e7ec      	b.n	800c4da <_printf_float+0x34e>
 800c500:	4613      	mov	r3, r2
 800c502:	4631      	mov	r1, r6
 800c504:	4642      	mov	r2, r8
 800c506:	4628      	mov	r0, r5
 800c508:	47b8      	blx	r7
 800c50a:	3001      	adds	r0, #1
 800c50c:	d1c0      	bne.n	800c490 <_printf_float+0x304>
 800c50e:	e69e      	b.n	800c24e <_printf_float+0xc2>
 800c510:	2301      	movs	r3, #1
 800c512:	4631      	mov	r1, r6
 800c514:	4628      	mov	r0, r5
 800c516:	9205      	str	r2, [sp, #20]
 800c518:	47b8      	blx	r7
 800c51a:	3001      	adds	r0, #1
 800c51c:	f43f ae97 	beq.w	800c24e <_printf_float+0xc2>
 800c520:	9a05      	ldr	r2, [sp, #20]
 800c522:	f10b 0b01 	add.w	fp, fp, #1
 800c526:	e7b9      	b.n	800c49c <_printf_float+0x310>
 800c528:	ee18 3a10 	vmov	r3, s16
 800c52c:	4652      	mov	r2, sl
 800c52e:	4631      	mov	r1, r6
 800c530:	4628      	mov	r0, r5
 800c532:	47b8      	blx	r7
 800c534:	3001      	adds	r0, #1
 800c536:	d1be      	bne.n	800c4b6 <_printf_float+0x32a>
 800c538:	e689      	b.n	800c24e <_printf_float+0xc2>
 800c53a:	9a05      	ldr	r2, [sp, #20]
 800c53c:	464b      	mov	r3, r9
 800c53e:	4442      	add	r2, r8
 800c540:	4631      	mov	r1, r6
 800c542:	4628      	mov	r0, r5
 800c544:	47b8      	blx	r7
 800c546:	3001      	adds	r0, #1
 800c548:	d1c1      	bne.n	800c4ce <_printf_float+0x342>
 800c54a:	e680      	b.n	800c24e <_printf_float+0xc2>
 800c54c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c54e:	2a01      	cmp	r2, #1
 800c550:	dc01      	bgt.n	800c556 <_printf_float+0x3ca>
 800c552:	07db      	lsls	r3, r3, #31
 800c554:	d538      	bpl.n	800c5c8 <_printf_float+0x43c>
 800c556:	2301      	movs	r3, #1
 800c558:	4642      	mov	r2, r8
 800c55a:	4631      	mov	r1, r6
 800c55c:	4628      	mov	r0, r5
 800c55e:	47b8      	blx	r7
 800c560:	3001      	adds	r0, #1
 800c562:	f43f ae74 	beq.w	800c24e <_printf_float+0xc2>
 800c566:	ee18 3a10 	vmov	r3, s16
 800c56a:	4652      	mov	r2, sl
 800c56c:	4631      	mov	r1, r6
 800c56e:	4628      	mov	r0, r5
 800c570:	47b8      	blx	r7
 800c572:	3001      	adds	r0, #1
 800c574:	f43f ae6b 	beq.w	800c24e <_printf_float+0xc2>
 800c578:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c57c:	2200      	movs	r2, #0
 800c57e:	2300      	movs	r3, #0
 800c580:	f7f4 faba 	bl	8000af8 <__aeabi_dcmpeq>
 800c584:	b9d8      	cbnz	r0, 800c5be <_printf_float+0x432>
 800c586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c588:	f108 0201 	add.w	r2, r8, #1
 800c58c:	3b01      	subs	r3, #1
 800c58e:	4631      	mov	r1, r6
 800c590:	4628      	mov	r0, r5
 800c592:	47b8      	blx	r7
 800c594:	3001      	adds	r0, #1
 800c596:	d10e      	bne.n	800c5b6 <_printf_float+0x42a>
 800c598:	e659      	b.n	800c24e <_printf_float+0xc2>
 800c59a:	2301      	movs	r3, #1
 800c59c:	4652      	mov	r2, sl
 800c59e:	4631      	mov	r1, r6
 800c5a0:	4628      	mov	r0, r5
 800c5a2:	47b8      	blx	r7
 800c5a4:	3001      	adds	r0, #1
 800c5a6:	f43f ae52 	beq.w	800c24e <_printf_float+0xc2>
 800c5aa:	f108 0801 	add.w	r8, r8, #1
 800c5ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5b0:	3b01      	subs	r3, #1
 800c5b2:	4543      	cmp	r3, r8
 800c5b4:	dcf1      	bgt.n	800c59a <_printf_float+0x40e>
 800c5b6:	464b      	mov	r3, r9
 800c5b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c5bc:	e6dc      	b.n	800c378 <_printf_float+0x1ec>
 800c5be:	f04f 0800 	mov.w	r8, #0
 800c5c2:	f104 0a1a 	add.w	sl, r4, #26
 800c5c6:	e7f2      	b.n	800c5ae <_printf_float+0x422>
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	4642      	mov	r2, r8
 800c5cc:	e7df      	b.n	800c58e <_printf_float+0x402>
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	464a      	mov	r2, r9
 800c5d2:	4631      	mov	r1, r6
 800c5d4:	4628      	mov	r0, r5
 800c5d6:	47b8      	blx	r7
 800c5d8:	3001      	adds	r0, #1
 800c5da:	f43f ae38 	beq.w	800c24e <_printf_float+0xc2>
 800c5de:	f108 0801 	add.w	r8, r8, #1
 800c5e2:	68e3      	ldr	r3, [r4, #12]
 800c5e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c5e6:	1a5b      	subs	r3, r3, r1
 800c5e8:	4543      	cmp	r3, r8
 800c5ea:	dcf0      	bgt.n	800c5ce <_printf_float+0x442>
 800c5ec:	e6fa      	b.n	800c3e4 <_printf_float+0x258>
 800c5ee:	f04f 0800 	mov.w	r8, #0
 800c5f2:	f104 0919 	add.w	r9, r4, #25
 800c5f6:	e7f4      	b.n	800c5e2 <_printf_float+0x456>

0800c5f8 <_printf_common>:
 800c5f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5fc:	4616      	mov	r6, r2
 800c5fe:	4699      	mov	r9, r3
 800c600:	688a      	ldr	r2, [r1, #8]
 800c602:	690b      	ldr	r3, [r1, #16]
 800c604:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c608:	4293      	cmp	r3, r2
 800c60a:	bfb8      	it	lt
 800c60c:	4613      	movlt	r3, r2
 800c60e:	6033      	str	r3, [r6, #0]
 800c610:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c614:	4607      	mov	r7, r0
 800c616:	460c      	mov	r4, r1
 800c618:	b10a      	cbz	r2, 800c61e <_printf_common+0x26>
 800c61a:	3301      	adds	r3, #1
 800c61c:	6033      	str	r3, [r6, #0]
 800c61e:	6823      	ldr	r3, [r4, #0]
 800c620:	0699      	lsls	r1, r3, #26
 800c622:	bf42      	ittt	mi
 800c624:	6833      	ldrmi	r3, [r6, #0]
 800c626:	3302      	addmi	r3, #2
 800c628:	6033      	strmi	r3, [r6, #0]
 800c62a:	6825      	ldr	r5, [r4, #0]
 800c62c:	f015 0506 	ands.w	r5, r5, #6
 800c630:	d106      	bne.n	800c640 <_printf_common+0x48>
 800c632:	f104 0a19 	add.w	sl, r4, #25
 800c636:	68e3      	ldr	r3, [r4, #12]
 800c638:	6832      	ldr	r2, [r6, #0]
 800c63a:	1a9b      	subs	r3, r3, r2
 800c63c:	42ab      	cmp	r3, r5
 800c63e:	dc26      	bgt.n	800c68e <_printf_common+0x96>
 800c640:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c644:	1e13      	subs	r3, r2, #0
 800c646:	6822      	ldr	r2, [r4, #0]
 800c648:	bf18      	it	ne
 800c64a:	2301      	movne	r3, #1
 800c64c:	0692      	lsls	r2, r2, #26
 800c64e:	d42b      	bmi.n	800c6a8 <_printf_common+0xb0>
 800c650:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c654:	4649      	mov	r1, r9
 800c656:	4638      	mov	r0, r7
 800c658:	47c0      	blx	r8
 800c65a:	3001      	adds	r0, #1
 800c65c:	d01e      	beq.n	800c69c <_printf_common+0xa4>
 800c65e:	6823      	ldr	r3, [r4, #0]
 800c660:	68e5      	ldr	r5, [r4, #12]
 800c662:	6832      	ldr	r2, [r6, #0]
 800c664:	f003 0306 	and.w	r3, r3, #6
 800c668:	2b04      	cmp	r3, #4
 800c66a:	bf08      	it	eq
 800c66c:	1aad      	subeq	r5, r5, r2
 800c66e:	68a3      	ldr	r3, [r4, #8]
 800c670:	6922      	ldr	r2, [r4, #16]
 800c672:	bf0c      	ite	eq
 800c674:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c678:	2500      	movne	r5, #0
 800c67a:	4293      	cmp	r3, r2
 800c67c:	bfc4      	itt	gt
 800c67e:	1a9b      	subgt	r3, r3, r2
 800c680:	18ed      	addgt	r5, r5, r3
 800c682:	2600      	movs	r6, #0
 800c684:	341a      	adds	r4, #26
 800c686:	42b5      	cmp	r5, r6
 800c688:	d11a      	bne.n	800c6c0 <_printf_common+0xc8>
 800c68a:	2000      	movs	r0, #0
 800c68c:	e008      	b.n	800c6a0 <_printf_common+0xa8>
 800c68e:	2301      	movs	r3, #1
 800c690:	4652      	mov	r2, sl
 800c692:	4649      	mov	r1, r9
 800c694:	4638      	mov	r0, r7
 800c696:	47c0      	blx	r8
 800c698:	3001      	adds	r0, #1
 800c69a:	d103      	bne.n	800c6a4 <_printf_common+0xac>
 800c69c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6a4:	3501      	adds	r5, #1
 800c6a6:	e7c6      	b.n	800c636 <_printf_common+0x3e>
 800c6a8:	18e1      	adds	r1, r4, r3
 800c6aa:	1c5a      	adds	r2, r3, #1
 800c6ac:	2030      	movs	r0, #48	; 0x30
 800c6ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c6b2:	4422      	add	r2, r4
 800c6b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c6b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c6bc:	3302      	adds	r3, #2
 800c6be:	e7c7      	b.n	800c650 <_printf_common+0x58>
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	4622      	mov	r2, r4
 800c6c4:	4649      	mov	r1, r9
 800c6c6:	4638      	mov	r0, r7
 800c6c8:	47c0      	blx	r8
 800c6ca:	3001      	adds	r0, #1
 800c6cc:	d0e6      	beq.n	800c69c <_printf_common+0xa4>
 800c6ce:	3601      	adds	r6, #1
 800c6d0:	e7d9      	b.n	800c686 <_printf_common+0x8e>
	...

0800c6d4 <_printf_i>:
 800c6d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c6d8:	7e0f      	ldrb	r7, [r1, #24]
 800c6da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c6dc:	2f78      	cmp	r7, #120	; 0x78
 800c6de:	4691      	mov	r9, r2
 800c6e0:	4680      	mov	r8, r0
 800c6e2:	460c      	mov	r4, r1
 800c6e4:	469a      	mov	sl, r3
 800c6e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c6ea:	d807      	bhi.n	800c6fc <_printf_i+0x28>
 800c6ec:	2f62      	cmp	r7, #98	; 0x62
 800c6ee:	d80a      	bhi.n	800c706 <_printf_i+0x32>
 800c6f0:	2f00      	cmp	r7, #0
 800c6f2:	f000 80d8 	beq.w	800c8a6 <_printf_i+0x1d2>
 800c6f6:	2f58      	cmp	r7, #88	; 0x58
 800c6f8:	f000 80a3 	beq.w	800c842 <_printf_i+0x16e>
 800c6fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c700:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c704:	e03a      	b.n	800c77c <_printf_i+0xa8>
 800c706:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c70a:	2b15      	cmp	r3, #21
 800c70c:	d8f6      	bhi.n	800c6fc <_printf_i+0x28>
 800c70e:	a101      	add	r1, pc, #4	; (adr r1, 800c714 <_printf_i+0x40>)
 800c710:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c714:	0800c76d 	.word	0x0800c76d
 800c718:	0800c781 	.word	0x0800c781
 800c71c:	0800c6fd 	.word	0x0800c6fd
 800c720:	0800c6fd 	.word	0x0800c6fd
 800c724:	0800c6fd 	.word	0x0800c6fd
 800c728:	0800c6fd 	.word	0x0800c6fd
 800c72c:	0800c781 	.word	0x0800c781
 800c730:	0800c6fd 	.word	0x0800c6fd
 800c734:	0800c6fd 	.word	0x0800c6fd
 800c738:	0800c6fd 	.word	0x0800c6fd
 800c73c:	0800c6fd 	.word	0x0800c6fd
 800c740:	0800c88d 	.word	0x0800c88d
 800c744:	0800c7b1 	.word	0x0800c7b1
 800c748:	0800c86f 	.word	0x0800c86f
 800c74c:	0800c6fd 	.word	0x0800c6fd
 800c750:	0800c6fd 	.word	0x0800c6fd
 800c754:	0800c8af 	.word	0x0800c8af
 800c758:	0800c6fd 	.word	0x0800c6fd
 800c75c:	0800c7b1 	.word	0x0800c7b1
 800c760:	0800c6fd 	.word	0x0800c6fd
 800c764:	0800c6fd 	.word	0x0800c6fd
 800c768:	0800c877 	.word	0x0800c877
 800c76c:	682b      	ldr	r3, [r5, #0]
 800c76e:	1d1a      	adds	r2, r3, #4
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	602a      	str	r2, [r5, #0]
 800c774:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c778:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c77c:	2301      	movs	r3, #1
 800c77e:	e0a3      	b.n	800c8c8 <_printf_i+0x1f4>
 800c780:	6820      	ldr	r0, [r4, #0]
 800c782:	6829      	ldr	r1, [r5, #0]
 800c784:	0606      	lsls	r6, r0, #24
 800c786:	f101 0304 	add.w	r3, r1, #4
 800c78a:	d50a      	bpl.n	800c7a2 <_printf_i+0xce>
 800c78c:	680e      	ldr	r6, [r1, #0]
 800c78e:	602b      	str	r3, [r5, #0]
 800c790:	2e00      	cmp	r6, #0
 800c792:	da03      	bge.n	800c79c <_printf_i+0xc8>
 800c794:	232d      	movs	r3, #45	; 0x2d
 800c796:	4276      	negs	r6, r6
 800c798:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c79c:	485e      	ldr	r0, [pc, #376]	; (800c918 <_printf_i+0x244>)
 800c79e:	230a      	movs	r3, #10
 800c7a0:	e019      	b.n	800c7d6 <_printf_i+0x102>
 800c7a2:	680e      	ldr	r6, [r1, #0]
 800c7a4:	602b      	str	r3, [r5, #0]
 800c7a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c7aa:	bf18      	it	ne
 800c7ac:	b236      	sxthne	r6, r6
 800c7ae:	e7ef      	b.n	800c790 <_printf_i+0xbc>
 800c7b0:	682b      	ldr	r3, [r5, #0]
 800c7b2:	6820      	ldr	r0, [r4, #0]
 800c7b4:	1d19      	adds	r1, r3, #4
 800c7b6:	6029      	str	r1, [r5, #0]
 800c7b8:	0601      	lsls	r1, r0, #24
 800c7ba:	d501      	bpl.n	800c7c0 <_printf_i+0xec>
 800c7bc:	681e      	ldr	r6, [r3, #0]
 800c7be:	e002      	b.n	800c7c6 <_printf_i+0xf2>
 800c7c0:	0646      	lsls	r6, r0, #25
 800c7c2:	d5fb      	bpl.n	800c7bc <_printf_i+0xe8>
 800c7c4:	881e      	ldrh	r6, [r3, #0]
 800c7c6:	4854      	ldr	r0, [pc, #336]	; (800c918 <_printf_i+0x244>)
 800c7c8:	2f6f      	cmp	r7, #111	; 0x6f
 800c7ca:	bf0c      	ite	eq
 800c7cc:	2308      	moveq	r3, #8
 800c7ce:	230a      	movne	r3, #10
 800c7d0:	2100      	movs	r1, #0
 800c7d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c7d6:	6865      	ldr	r5, [r4, #4]
 800c7d8:	60a5      	str	r5, [r4, #8]
 800c7da:	2d00      	cmp	r5, #0
 800c7dc:	bfa2      	ittt	ge
 800c7de:	6821      	ldrge	r1, [r4, #0]
 800c7e0:	f021 0104 	bicge.w	r1, r1, #4
 800c7e4:	6021      	strge	r1, [r4, #0]
 800c7e6:	b90e      	cbnz	r6, 800c7ec <_printf_i+0x118>
 800c7e8:	2d00      	cmp	r5, #0
 800c7ea:	d04d      	beq.n	800c888 <_printf_i+0x1b4>
 800c7ec:	4615      	mov	r5, r2
 800c7ee:	fbb6 f1f3 	udiv	r1, r6, r3
 800c7f2:	fb03 6711 	mls	r7, r3, r1, r6
 800c7f6:	5dc7      	ldrb	r7, [r0, r7]
 800c7f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c7fc:	4637      	mov	r7, r6
 800c7fe:	42bb      	cmp	r3, r7
 800c800:	460e      	mov	r6, r1
 800c802:	d9f4      	bls.n	800c7ee <_printf_i+0x11a>
 800c804:	2b08      	cmp	r3, #8
 800c806:	d10b      	bne.n	800c820 <_printf_i+0x14c>
 800c808:	6823      	ldr	r3, [r4, #0]
 800c80a:	07de      	lsls	r6, r3, #31
 800c80c:	d508      	bpl.n	800c820 <_printf_i+0x14c>
 800c80e:	6923      	ldr	r3, [r4, #16]
 800c810:	6861      	ldr	r1, [r4, #4]
 800c812:	4299      	cmp	r1, r3
 800c814:	bfde      	ittt	le
 800c816:	2330      	movle	r3, #48	; 0x30
 800c818:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c81c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c820:	1b52      	subs	r2, r2, r5
 800c822:	6122      	str	r2, [r4, #16]
 800c824:	f8cd a000 	str.w	sl, [sp]
 800c828:	464b      	mov	r3, r9
 800c82a:	aa03      	add	r2, sp, #12
 800c82c:	4621      	mov	r1, r4
 800c82e:	4640      	mov	r0, r8
 800c830:	f7ff fee2 	bl	800c5f8 <_printf_common>
 800c834:	3001      	adds	r0, #1
 800c836:	d14c      	bne.n	800c8d2 <_printf_i+0x1fe>
 800c838:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c83c:	b004      	add	sp, #16
 800c83e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c842:	4835      	ldr	r0, [pc, #212]	; (800c918 <_printf_i+0x244>)
 800c844:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c848:	6829      	ldr	r1, [r5, #0]
 800c84a:	6823      	ldr	r3, [r4, #0]
 800c84c:	f851 6b04 	ldr.w	r6, [r1], #4
 800c850:	6029      	str	r1, [r5, #0]
 800c852:	061d      	lsls	r5, r3, #24
 800c854:	d514      	bpl.n	800c880 <_printf_i+0x1ac>
 800c856:	07df      	lsls	r7, r3, #31
 800c858:	bf44      	itt	mi
 800c85a:	f043 0320 	orrmi.w	r3, r3, #32
 800c85e:	6023      	strmi	r3, [r4, #0]
 800c860:	b91e      	cbnz	r6, 800c86a <_printf_i+0x196>
 800c862:	6823      	ldr	r3, [r4, #0]
 800c864:	f023 0320 	bic.w	r3, r3, #32
 800c868:	6023      	str	r3, [r4, #0]
 800c86a:	2310      	movs	r3, #16
 800c86c:	e7b0      	b.n	800c7d0 <_printf_i+0xfc>
 800c86e:	6823      	ldr	r3, [r4, #0]
 800c870:	f043 0320 	orr.w	r3, r3, #32
 800c874:	6023      	str	r3, [r4, #0]
 800c876:	2378      	movs	r3, #120	; 0x78
 800c878:	4828      	ldr	r0, [pc, #160]	; (800c91c <_printf_i+0x248>)
 800c87a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c87e:	e7e3      	b.n	800c848 <_printf_i+0x174>
 800c880:	0659      	lsls	r1, r3, #25
 800c882:	bf48      	it	mi
 800c884:	b2b6      	uxthmi	r6, r6
 800c886:	e7e6      	b.n	800c856 <_printf_i+0x182>
 800c888:	4615      	mov	r5, r2
 800c88a:	e7bb      	b.n	800c804 <_printf_i+0x130>
 800c88c:	682b      	ldr	r3, [r5, #0]
 800c88e:	6826      	ldr	r6, [r4, #0]
 800c890:	6961      	ldr	r1, [r4, #20]
 800c892:	1d18      	adds	r0, r3, #4
 800c894:	6028      	str	r0, [r5, #0]
 800c896:	0635      	lsls	r5, r6, #24
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	d501      	bpl.n	800c8a0 <_printf_i+0x1cc>
 800c89c:	6019      	str	r1, [r3, #0]
 800c89e:	e002      	b.n	800c8a6 <_printf_i+0x1d2>
 800c8a0:	0670      	lsls	r0, r6, #25
 800c8a2:	d5fb      	bpl.n	800c89c <_printf_i+0x1c8>
 800c8a4:	8019      	strh	r1, [r3, #0]
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	6123      	str	r3, [r4, #16]
 800c8aa:	4615      	mov	r5, r2
 800c8ac:	e7ba      	b.n	800c824 <_printf_i+0x150>
 800c8ae:	682b      	ldr	r3, [r5, #0]
 800c8b0:	1d1a      	adds	r2, r3, #4
 800c8b2:	602a      	str	r2, [r5, #0]
 800c8b4:	681d      	ldr	r5, [r3, #0]
 800c8b6:	6862      	ldr	r2, [r4, #4]
 800c8b8:	2100      	movs	r1, #0
 800c8ba:	4628      	mov	r0, r5
 800c8bc:	f7f3 fca8 	bl	8000210 <memchr>
 800c8c0:	b108      	cbz	r0, 800c8c6 <_printf_i+0x1f2>
 800c8c2:	1b40      	subs	r0, r0, r5
 800c8c4:	6060      	str	r0, [r4, #4]
 800c8c6:	6863      	ldr	r3, [r4, #4]
 800c8c8:	6123      	str	r3, [r4, #16]
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8d0:	e7a8      	b.n	800c824 <_printf_i+0x150>
 800c8d2:	6923      	ldr	r3, [r4, #16]
 800c8d4:	462a      	mov	r2, r5
 800c8d6:	4649      	mov	r1, r9
 800c8d8:	4640      	mov	r0, r8
 800c8da:	47d0      	blx	sl
 800c8dc:	3001      	adds	r0, #1
 800c8de:	d0ab      	beq.n	800c838 <_printf_i+0x164>
 800c8e0:	6823      	ldr	r3, [r4, #0]
 800c8e2:	079b      	lsls	r3, r3, #30
 800c8e4:	d413      	bmi.n	800c90e <_printf_i+0x23a>
 800c8e6:	68e0      	ldr	r0, [r4, #12]
 800c8e8:	9b03      	ldr	r3, [sp, #12]
 800c8ea:	4298      	cmp	r0, r3
 800c8ec:	bfb8      	it	lt
 800c8ee:	4618      	movlt	r0, r3
 800c8f0:	e7a4      	b.n	800c83c <_printf_i+0x168>
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	4632      	mov	r2, r6
 800c8f6:	4649      	mov	r1, r9
 800c8f8:	4640      	mov	r0, r8
 800c8fa:	47d0      	blx	sl
 800c8fc:	3001      	adds	r0, #1
 800c8fe:	d09b      	beq.n	800c838 <_printf_i+0x164>
 800c900:	3501      	adds	r5, #1
 800c902:	68e3      	ldr	r3, [r4, #12]
 800c904:	9903      	ldr	r1, [sp, #12]
 800c906:	1a5b      	subs	r3, r3, r1
 800c908:	42ab      	cmp	r3, r5
 800c90a:	dcf2      	bgt.n	800c8f2 <_printf_i+0x21e>
 800c90c:	e7eb      	b.n	800c8e6 <_printf_i+0x212>
 800c90e:	2500      	movs	r5, #0
 800c910:	f104 0619 	add.w	r6, r4, #25
 800c914:	e7f5      	b.n	800c902 <_printf_i+0x22e>
 800c916:	bf00      	nop
 800c918:	0800ec3a 	.word	0x0800ec3a
 800c91c:	0800ec4b 	.word	0x0800ec4b

0800c920 <iprintf>:
 800c920:	b40f      	push	{r0, r1, r2, r3}
 800c922:	4b0a      	ldr	r3, [pc, #40]	; (800c94c <iprintf+0x2c>)
 800c924:	b513      	push	{r0, r1, r4, lr}
 800c926:	681c      	ldr	r4, [r3, #0]
 800c928:	b124      	cbz	r4, 800c934 <iprintf+0x14>
 800c92a:	69a3      	ldr	r3, [r4, #24]
 800c92c:	b913      	cbnz	r3, 800c934 <iprintf+0x14>
 800c92e:	4620      	mov	r0, r4
 800c930:	f001 f8ea 	bl	800db08 <__sinit>
 800c934:	ab05      	add	r3, sp, #20
 800c936:	9a04      	ldr	r2, [sp, #16]
 800c938:	68a1      	ldr	r1, [r4, #8]
 800c93a:	9301      	str	r3, [sp, #4]
 800c93c:	4620      	mov	r0, r4
 800c93e:	f001 fdcb 	bl	800e4d8 <_vfiprintf_r>
 800c942:	b002      	add	sp, #8
 800c944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c948:	b004      	add	sp, #16
 800c94a:	4770      	bx	lr
 800c94c:	20000020 	.word	0x20000020

0800c950 <_puts_r>:
 800c950:	b570      	push	{r4, r5, r6, lr}
 800c952:	460e      	mov	r6, r1
 800c954:	4605      	mov	r5, r0
 800c956:	b118      	cbz	r0, 800c960 <_puts_r+0x10>
 800c958:	6983      	ldr	r3, [r0, #24]
 800c95a:	b90b      	cbnz	r3, 800c960 <_puts_r+0x10>
 800c95c:	f001 f8d4 	bl	800db08 <__sinit>
 800c960:	69ab      	ldr	r3, [r5, #24]
 800c962:	68ac      	ldr	r4, [r5, #8]
 800c964:	b913      	cbnz	r3, 800c96c <_puts_r+0x1c>
 800c966:	4628      	mov	r0, r5
 800c968:	f001 f8ce 	bl	800db08 <__sinit>
 800c96c:	4b2c      	ldr	r3, [pc, #176]	; (800ca20 <_puts_r+0xd0>)
 800c96e:	429c      	cmp	r4, r3
 800c970:	d120      	bne.n	800c9b4 <_puts_r+0x64>
 800c972:	686c      	ldr	r4, [r5, #4]
 800c974:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c976:	07db      	lsls	r3, r3, #31
 800c978:	d405      	bmi.n	800c986 <_puts_r+0x36>
 800c97a:	89a3      	ldrh	r3, [r4, #12]
 800c97c:	0598      	lsls	r0, r3, #22
 800c97e:	d402      	bmi.n	800c986 <_puts_r+0x36>
 800c980:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c982:	f001 f964 	bl	800dc4e <__retarget_lock_acquire_recursive>
 800c986:	89a3      	ldrh	r3, [r4, #12]
 800c988:	0719      	lsls	r1, r3, #28
 800c98a:	d51d      	bpl.n	800c9c8 <_puts_r+0x78>
 800c98c:	6923      	ldr	r3, [r4, #16]
 800c98e:	b1db      	cbz	r3, 800c9c8 <_puts_r+0x78>
 800c990:	3e01      	subs	r6, #1
 800c992:	68a3      	ldr	r3, [r4, #8]
 800c994:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c998:	3b01      	subs	r3, #1
 800c99a:	60a3      	str	r3, [r4, #8]
 800c99c:	bb39      	cbnz	r1, 800c9ee <_puts_r+0x9e>
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	da38      	bge.n	800ca14 <_puts_r+0xc4>
 800c9a2:	4622      	mov	r2, r4
 800c9a4:	210a      	movs	r1, #10
 800c9a6:	4628      	mov	r0, r5
 800c9a8:	f000 f858 	bl	800ca5c <__swbuf_r>
 800c9ac:	3001      	adds	r0, #1
 800c9ae:	d011      	beq.n	800c9d4 <_puts_r+0x84>
 800c9b0:	250a      	movs	r5, #10
 800c9b2:	e011      	b.n	800c9d8 <_puts_r+0x88>
 800c9b4:	4b1b      	ldr	r3, [pc, #108]	; (800ca24 <_puts_r+0xd4>)
 800c9b6:	429c      	cmp	r4, r3
 800c9b8:	d101      	bne.n	800c9be <_puts_r+0x6e>
 800c9ba:	68ac      	ldr	r4, [r5, #8]
 800c9bc:	e7da      	b.n	800c974 <_puts_r+0x24>
 800c9be:	4b1a      	ldr	r3, [pc, #104]	; (800ca28 <_puts_r+0xd8>)
 800c9c0:	429c      	cmp	r4, r3
 800c9c2:	bf08      	it	eq
 800c9c4:	68ec      	ldreq	r4, [r5, #12]
 800c9c6:	e7d5      	b.n	800c974 <_puts_r+0x24>
 800c9c8:	4621      	mov	r1, r4
 800c9ca:	4628      	mov	r0, r5
 800c9cc:	f000 f898 	bl	800cb00 <__swsetup_r>
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	d0dd      	beq.n	800c990 <_puts_r+0x40>
 800c9d4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c9d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9da:	07da      	lsls	r2, r3, #31
 800c9dc:	d405      	bmi.n	800c9ea <_puts_r+0x9a>
 800c9de:	89a3      	ldrh	r3, [r4, #12]
 800c9e0:	059b      	lsls	r3, r3, #22
 800c9e2:	d402      	bmi.n	800c9ea <_puts_r+0x9a>
 800c9e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9e6:	f001 f933 	bl	800dc50 <__retarget_lock_release_recursive>
 800c9ea:	4628      	mov	r0, r5
 800c9ec:	bd70      	pop	{r4, r5, r6, pc}
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	da04      	bge.n	800c9fc <_puts_r+0xac>
 800c9f2:	69a2      	ldr	r2, [r4, #24]
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	dc06      	bgt.n	800ca06 <_puts_r+0xb6>
 800c9f8:	290a      	cmp	r1, #10
 800c9fa:	d004      	beq.n	800ca06 <_puts_r+0xb6>
 800c9fc:	6823      	ldr	r3, [r4, #0]
 800c9fe:	1c5a      	adds	r2, r3, #1
 800ca00:	6022      	str	r2, [r4, #0]
 800ca02:	7019      	strb	r1, [r3, #0]
 800ca04:	e7c5      	b.n	800c992 <_puts_r+0x42>
 800ca06:	4622      	mov	r2, r4
 800ca08:	4628      	mov	r0, r5
 800ca0a:	f000 f827 	bl	800ca5c <__swbuf_r>
 800ca0e:	3001      	adds	r0, #1
 800ca10:	d1bf      	bne.n	800c992 <_puts_r+0x42>
 800ca12:	e7df      	b.n	800c9d4 <_puts_r+0x84>
 800ca14:	6823      	ldr	r3, [r4, #0]
 800ca16:	250a      	movs	r5, #10
 800ca18:	1c5a      	adds	r2, r3, #1
 800ca1a:	6022      	str	r2, [r4, #0]
 800ca1c:	701d      	strb	r5, [r3, #0]
 800ca1e:	e7db      	b.n	800c9d8 <_puts_r+0x88>
 800ca20:	0800ed0c 	.word	0x0800ed0c
 800ca24:	0800ed2c 	.word	0x0800ed2c
 800ca28:	0800ecec 	.word	0x0800ecec

0800ca2c <puts>:
 800ca2c:	4b02      	ldr	r3, [pc, #8]	; (800ca38 <puts+0xc>)
 800ca2e:	4601      	mov	r1, r0
 800ca30:	6818      	ldr	r0, [r3, #0]
 800ca32:	f7ff bf8d 	b.w	800c950 <_puts_r>
 800ca36:	bf00      	nop
 800ca38:	20000020 	.word	0x20000020

0800ca3c <_sbrk_r>:
 800ca3c:	b538      	push	{r3, r4, r5, lr}
 800ca3e:	4d06      	ldr	r5, [pc, #24]	; (800ca58 <_sbrk_r+0x1c>)
 800ca40:	2300      	movs	r3, #0
 800ca42:	4604      	mov	r4, r0
 800ca44:	4608      	mov	r0, r1
 800ca46:	602b      	str	r3, [r5, #0]
 800ca48:	f7f7 f9ba 	bl	8003dc0 <_sbrk>
 800ca4c:	1c43      	adds	r3, r0, #1
 800ca4e:	d102      	bne.n	800ca56 <_sbrk_r+0x1a>
 800ca50:	682b      	ldr	r3, [r5, #0]
 800ca52:	b103      	cbz	r3, 800ca56 <_sbrk_r+0x1a>
 800ca54:	6023      	str	r3, [r4, #0]
 800ca56:	bd38      	pop	{r3, r4, r5, pc}
 800ca58:	20000870 	.word	0x20000870

0800ca5c <__swbuf_r>:
 800ca5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca5e:	460e      	mov	r6, r1
 800ca60:	4614      	mov	r4, r2
 800ca62:	4605      	mov	r5, r0
 800ca64:	b118      	cbz	r0, 800ca6e <__swbuf_r+0x12>
 800ca66:	6983      	ldr	r3, [r0, #24]
 800ca68:	b90b      	cbnz	r3, 800ca6e <__swbuf_r+0x12>
 800ca6a:	f001 f84d 	bl	800db08 <__sinit>
 800ca6e:	4b21      	ldr	r3, [pc, #132]	; (800caf4 <__swbuf_r+0x98>)
 800ca70:	429c      	cmp	r4, r3
 800ca72:	d12b      	bne.n	800cacc <__swbuf_r+0x70>
 800ca74:	686c      	ldr	r4, [r5, #4]
 800ca76:	69a3      	ldr	r3, [r4, #24]
 800ca78:	60a3      	str	r3, [r4, #8]
 800ca7a:	89a3      	ldrh	r3, [r4, #12]
 800ca7c:	071a      	lsls	r2, r3, #28
 800ca7e:	d52f      	bpl.n	800cae0 <__swbuf_r+0x84>
 800ca80:	6923      	ldr	r3, [r4, #16]
 800ca82:	b36b      	cbz	r3, 800cae0 <__swbuf_r+0x84>
 800ca84:	6923      	ldr	r3, [r4, #16]
 800ca86:	6820      	ldr	r0, [r4, #0]
 800ca88:	1ac0      	subs	r0, r0, r3
 800ca8a:	6963      	ldr	r3, [r4, #20]
 800ca8c:	b2f6      	uxtb	r6, r6
 800ca8e:	4283      	cmp	r3, r0
 800ca90:	4637      	mov	r7, r6
 800ca92:	dc04      	bgt.n	800ca9e <__swbuf_r+0x42>
 800ca94:	4621      	mov	r1, r4
 800ca96:	4628      	mov	r0, r5
 800ca98:	f000 ffa2 	bl	800d9e0 <_fflush_r>
 800ca9c:	bb30      	cbnz	r0, 800caec <__swbuf_r+0x90>
 800ca9e:	68a3      	ldr	r3, [r4, #8]
 800caa0:	3b01      	subs	r3, #1
 800caa2:	60a3      	str	r3, [r4, #8]
 800caa4:	6823      	ldr	r3, [r4, #0]
 800caa6:	1c5a      	adds	r2, r3, #1
 800caa8:	6022      	str	r2, [r4, #0]
 800caaa:	701e      	strb	r6, [r3, #0]
 800caac:	6963      	ldr	r3, [r4, #20]
 800caae:	3001      	adds	r0, #1
 800cab0:	4283      	cmp	r3, r0
 800cab2:	d004      	beq.n	800cabe <__swbuf_r+0x62>
 800cab4:	89a3      	ldrh	r3, [r4, #12]
 800cab6:	07db      	lsls	r3, r3, #31
 800cab8:	d506      	bpl.n	800cac8 <__swbuf_r+0x6c>
 800caba:	2e0a      	cmp	r6, #10
 800cabc:	d104      	bne.n	800cac8 <__swbuf_r+0x6c>
 800cabe:	4621      	mov	r1, r4
 800cac0:	4628      	mov	r0, r5
 800cac2:	f000 ff8d 	bl	800d9e0 <_fflush_r>
 800cac6:	b988      	cbnz	r0, 800caec <__swbuf_r+0x90>
 800cac8:	4638      	mov	r0, r7
 800caca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cacc:	4b0a      	ldr	r3, [pc, #40]	; (800caf8 <__swbuf_r+0x9c>)
 800cace:	429c      	cmp	r4, r3
 800cad0:	d101      	bne.n	800cad6 <__swbuf_r+0x7a>
 800cad2:	68ac      	ldr	r4, [r5, #8]
 800cad4:	e7cf      	b.n	800ca76 <__swbuf_r+0x1a>
 800cad6:	4b09      	ldr	r3, [pc, #36]	; (800cafc <__swbuf_r+0xa0>)
 800cad8:	429c      	cmp	r4, r3
 800cada:	bf08      	it	eq
 800cadc:	68ec      	ldreq	r4, [r5, #12]
 800cade:	e7ca      	b.n	800ca76 <__swbuf_r+0x1a>
 800cae0:	4621      	mov	r1, r4
 800cae2:	4628      	mov	r0, r5
 800cae4:	f000 f80c 	bl	800cb00 <__swsetup_r>
 800cae8:	2800      	cmp	r0, #0
 800caea:	d0cb      	beq.n	800ca84 <__swbuf_r+0x28>
 800caec:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800caf0:	e7ea      	b.n	800cac8 <__swbuf_r+0x6c>
 800caf2:	bf00      	nop
 800caf4:	0800ed0c 	.word	0x0800ed0c
 800caf8:	0800ed2c 	.word	0x0800ed2c
 800cafc:	0800ecec 	.word	0x0800ecec

0800cb00 <__swsetup_r>:
 800cb00:	4b32      	ldr	r3, [pc, #200]	; (800cbcc <__swsetup_r+0xcc>)
 800cb02:	b570      	push	{r4, r5, r6, lr}
 800cb04:	681d      	ldr	r5, [r3, #0]
 800cb06:	4606      	mov	r6, r0
 800cb08:	460c      	mov	r4, r1
 800cb0a:	b125      	cbz	r5, 800cb16 <__swsetup_r+0x16>
 800cb0c:	69ab      	ldr	r3, [r5, #24]
 800cb0e:	b913      	cbnz	r3, 800cb16 <__swsetup_r+0x16>
 800cb10:	4628      	mov	r0, r5
 800cb12:	f000 fff9 	bl	800db08 <__sinit>
 800cb16:	4b2e      	ldr	r3, [pc, #184]	; (800cbd0 <__swsetup_r+0xd0>)
 800cb18:	429c      	cmp	r4, r3
 800cb1a:	d10f      	bne.n	800cb3c <__swsetup_r+0x3c>
 800cb1c:	686c      	ldr	r4, [r5, #4]
 800cb1e:	89a3      	ldrh	r3, [r4, #12]
 800cb20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cb24:	0719      	lsls	r1, r3, #28
 800cb26:	d42c      	bmi.n	800cb82 <__swsetup_r+0x82>
 800cb28:	06dd      	lsls	r5, r3, #27
 800cb2a:	d411      	bmi.n	800cb50 <__swsetup_r+0x50>
 800cb2c:	2309      	movs	r3, #9
 800cb2e:	6033      	str	r3, [r6, #0]
 800cb30:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cb34:	81a3      	strh	r3, [r4, #12]
 800cb36:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb3a:	e03e      	b.n	800cbba <__swsetup_r+0xba>
 800cb3c:	4b25      	ldr	r3, [pc, #148]	; (800cbd4 <__swsetup_r+0xd4>)
 800cb3e:	429c      	cmp	r4, r3
 800cb40:	d101      	bne.n	800cb46 <__swsetup_r+0x46>
 800cb42:	68ac      	ldr	r4, [r5, #8]
 800cb44:	e7eb      	b.n	800cb1e <__swsetup_r+0x1e>
 800cb46:	4b24      	ldr	r3, [pc, #144]	; (800cbd8 <__swsetup_r+0xd8>)
 800cb48:	429c      	cmp	r4, r3
 800cb4a:	bf08      	it	eq
 800cb4c:	68ec      	ldreq	r4, [r5, #12]
 800cb4e:	e7e6      	b.n	800cb1e <__swsetup_r+0x1e>
 800cb50:	0758      	lsls	r0, r3, #29
 800cb52:	d512      	bpl.n	800cb7a <__swsetup_r+0x7a>
 800cb54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cb56:	b141      	cbz	r1, 800cb6a <__swsetup_r+0x6a>
 800cb58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb5c:	4299      	cmp	r1, r3
 800cb5e:	d002      	beq.n	800cb66 <__swsetup_r+0x66>
 800cb60:	4630      	mov	r0, r6
 800cb62:	f7ff f993 	bl	800be8c <_free_r>
 800cb66:	2300      	movs	r3, #0
 800cb68:	6363      	str	r3, [r4, #52]	; 0x34
 800cb6a:	89a3      	ldrh	r3, [r4, #12]
 800cb6c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cb70:	81a3      	strh	r3, [r4, #12]
 800cb72:	2300      	movs	r3, #0
 800cb74:	6063      	str	r3, [r4, #4]
 800cb76:	6923      	ldr	r3, [r4, #16]
 800cb78:	6023      	str	r3, [r4, #0]
 800cb7a:	89a3      	ldrh	r3, [r4, #12]
 800cb7c:	f043 0308 	orr.w	r3, r3, #8
 800cb80:	81a3      	strh	r3, [r4, #12]
 800cb82:	6923      	ldr	r3, [r4, #16]
 800cb84:	b94b      	cbnz	r3, 800cb9a <__swsetup_r+0x9a>
 800cb86:	89a3      	ldrh	r3, [r4, #12]
 800cb88:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cb8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb90:	d003      	beq.n	800cb9a <__swsetup_r+0x9a>
 800cb92:	4621      	mov	r1, r4
 800cb94:	4630      	mov	r0, r6
 800cb96:	f001 f881 	bl	800dc9c <__smakebuf_r>
 800cb9a:	89a0      	ldrh	r0, [r4, #12]
 800cb9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cba0:	f010 0301 	ands.w	r3, r0, #1
 800cba4:	d00a      	beq.n	800cbbc <__swsetup_r+0xbc>
 800cba6:	2300      	movs	r3, #0
 800cba8:	60a3      	str	r3, [r4, #8]
 800cbaa:	6963      	ldr	r3, [r4, #20]
 800cbac:	425b      	negs	r3, r3
 800cbae:	61a3      	str	r3, [r4, #24]
 800cbb0:	6923      	ldr	r3, [r4, #16]
 800cbb2:	b943      	cbnz	r3, 800cbc6 <__swsetup_r+0xc6>
 800cbb4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cbb8:	d1ba      	bne.n	800cb30 <__swsetup_r+0x30>
 800cbba:	bd70      	pop	{r4, r5, r6, pc}
 800cbbc:	0781      	lsls	r1, r0, #30
 800cbbe:	bf58      	it	pl
 800cbc0:	6963      	ldrpl	r3, [r4, #20]
 800cbc2:	60a3      	str	r3, [r4, #8]
 800cbc4:	e7f4      	b.n	800cbb0 <__swsetup_r+0xb0>
 800cbc6:	2000      	movs	r0, #0
 800cbc8:	e7f7      	b.n	800cbba <__swsetup_r+0xba>
 800cbca:	bf00      	nop
 800cbcc:	20000020 	.word	0x20000020
 800cbd0:	0800ed0c 	.word	0x0800ed0c
 800cbd4:	0800ed2c 	.word	0x0800ed2c
 800cbd8:	0800ecec 	.word	0x0800ecec

0800cbdc <quorem>:
 800cbdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe0:	6903      	ldr	r3, [r0, #16]
 800cbe2:	690c      	ldr	r4, [r1, #16]
 800cbe4:	42a3      	cmp	r3, r4
 800cbe6:	4607      	mov	r7, r0
 800cbe8:	f2c0 8081 	blt.w	800ccee <quorem+0x112>
 800cbec:	3c01      	subs	r4, #1
 800cbee:	f101 0814 	add.w	r8, r1, #20
 800cbf2:	f100 0514 	add.w	r5, r0, #20
 800cbf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cbfa:	9301      	str	r3, [sp, #4]
 800cbfc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cc00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc04:	3301      	adds	r3, #1
 800cc06:	429a      	cmp	r2, r3
 800cc08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cc0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cc10:	fbb2 f6f3 	udiv	r6, r2, r3
 800cc14:	d331      	bcc.n	800cc7a <quorem+0x9e>
 800cc16:	f04f 0e00 	mov.w	lr, #0
 800cc1a:	4640      	mov	r0, r8
 800cc1c:	46ac      	mov	ip, r5
 800cc1e:	46f2      	mov	sl, lr
 800cc20:	f850 2b04 	ldr.w	r2, [r0], #4
 800cc24:	b293      	uxth	r3, r2
 800cc26:	fb06 e303 	mla	r3, r6, r3, lr
 800cc2a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cc2e:	b29b      	uxth	r3, r3
 800cc30:	ebaa 0303 	sub.w	r3, sl, r3
 800cc34:	f8dc a000 	ldr.w	sl, [ip]
 800cc38:	0c12      	lsrs	r2, r2, #16
 800cc3a:	fa13 f38a 	uxtah	r3, r3, sl
 800cc3e:	fb06 e202 	mla	r2, r6, r2, lr
 800cc42:	9300      	str	r3, [sp, #0]
 800cc44:	9b00      	ldr	r3, [sp, #0]
 800cc46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cc4a:	b292      	uxth	r2, r2
 800cc4c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cc50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc54:	f8bd 3000 	ldrh.w	r3, [sp]
 800cc58:	4581      	cmp	r9, r0
 800cc5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc5e:	f84c 3b04 	str.w	r3, [ip], #4
 800cc62:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cc66:	d2db      	bcs.n	800cc20 <quorem+0x44>
 800cc68:	f855 300b 	ldr.w	r3, [r5, fp]
 800cc6c:	b92b      	cbnz	r3, 800cc7a <quorem+0x9e>
 800cc6e:	9b01      	ldr	r3, [sp, #4]
 800cc70:	3b04      	subs	r3, #4
 800cc72:	429d      	cmp	r5, r3
 800cc74:	461a      	mov	r2, r3
 800cc76:	d32e      	bcc.n	800ccd6 <quorem+0xfa>
 800cc78:	613c      	str	r4, [r7, #16]
 800cc7a:	4638      	mov	r0, r7
 800cc7c:	f001 faea 	bl	800e254 <__mcmp>
 800cc80:	2800      	cmp	r0, #0
 800cc82:	db24      	blt.n	800ccce <quorem+0xf2>
 800cc84:	3601      	adds	r6, #1
 800cc86:	4628      	mov	r0, r5
 800cc88:	f04f 0c00 	mov.w	ip, #0
 800cc8c:	f858 2b04 	ldr.w	r2, [r8], #4
 800cc90:	f8d0 e000 	ldr.w	lr, [r0]
 800cc94:	b293      	uxth	r3, r2
 800cc96:	ebac 0303 	sub.w	r3, ip, r3
 800cc9a:	0c12      	lsrs	r2, r2, #16
 800cc9c:	fa13 f38e 	uxtah	r3, r3, lr
 800cca0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cca4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cca8:	b29b      	uxth	r3, r3
 800ccaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ccae:	45c1      	cmp	r9, r8
 800ccb0:	f840 3b04 	str.w	r3, [r0], #4
 800ccb4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ccb8:	d2e8      	bcs.n	800cc8c <quorem+0xb0>
 800ccba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ccbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ccc2:	b922      	cbnz	r2, 800ccce <quorem+0xf2>
 800ccc4:	3b04      	subs	r3, #4
 800ccc6:	429d      	cmp	r5, r3
 800ccc8:	461a      	mov	r2, r3
 800ccca:	d30a      	bcc.n	800cce2 <quorem+0x106>
 800cccc:	613c      	str	r4, [r7, #16]
 800ccce:	4630      	mov	r0, r6
 800ccd0:	b003      	add	sp, #12
 800ccd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccd6:	6812      	ldr	r2, [r2, #0]
 800ccd8:	3b04      	subs	r3, #4
 800ccda:	2a00      	cmp	r2, #0
 800ccdc:	d1cc      	bne.n	800cc78 <quorem+0x9c>
 800ccde:	3c01      	subs	r4, #1
 800cce0:	e7c7      	b.n	800cc72 <quorem+0x96>
 800cce2:	6812      	ldr	r2, [r2, #0]
 800cce4:	3b04      	subs	r3, #4
 800cce6:	2a00      	cmp	r2, #0
 800cce8:	d1f0      	bne.n	800cccc <quorem+0xf0>
 800ccea:	3c01      	subs	r4, #1
 800ccec:	e7eb      	b.n	800ccc6 <quorem+0xea>
 800ccee:	2000      	movs	r0, #0
 800ccf0:	e7ee      	b.n	800ccd0 <quorem+0xf4>
 800ccf2:	0000      	movs	r0, r0
 800ccf4:	0000      	movs	r0, r0
	...

0800ccf8 <_dtoa_r>:
 800ccf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccfc:	ed2d 8b04 	vpush	{d8-d9}
 800cd00:	ec57 6b10 	vmov	r6, r7, d0
 800cd04:	b093      	sub	sp, #76	; 0x4c
 800cd06:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cd08:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cd0c:	9106      	str	r1, [sp, #24]
 800cd0e:	ee10 aa10 	vmov	sl, s0
 800cd12:	4604      	mov	r4, r0
 800cd14:	9209      	str	r2, [sp, #36]	; 0x24
 800cd16:	930c      	str	r3, [sp, #48]	; 0x30
 800cd18:	46bb      	mov	fp, r7
 800cd1a:	b975      	cbnz	r5, 800cd3a <_dtoa_r+0x42>
 800cd1c:	2010      	movs	r0, #16
 800cd1e:	f7ff f8a5 	bl	800be6c <malloc>
 800cd22:	4602      	mov	r2, r0
 800cd24:	6260      	str	r0, [r4, #36]	; 0x24
 800cd26:	b920      	cbnz	r0, 800cd32 <_dtoa_r+0x3a>
 800cd28:	4ba7      	ldr	r3, [pc, #668]	; (800cfc8 <_dtoa_r+0x2d0>)
 800cd2a:	21ea      	movs	r1, #234	; 0xea
 800cd2c:	48a7      	ldr	r0, [pc, #668]	; (800cfcc <_dtoa_r+0x2d4>)
 800cd2e:	f001 fd59 	bl	800e7e4 <__assert_func>
 800cd32:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cd36:	6005      	str	r5, [r0, #0]
 800cd38:	60c5      	str	r5, [r0, #12]
 800cd3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd3c:	6819      	ldr	r1, [r3, #0]
 800cd3e:	b151      	cbz	r1, 800cd56 <_dtoa_r+0x5e>
 800cd40:	685a      	ldr	r2, [r3, #4]
 800cd42:	604a      	str	r2, [r1, #4]
 800cd44:	2301      	movs	r3, #1
 800cd46:	4093      	lsls	r3, r2
 800cd48:	608b      	str	r3, [r1, #8]
 800cd4a:	4620      	mov	r0, r4
 800cd4c:	f001 f840 	bl	800ddd0 <_Bfree>
 800cd50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cd52:	2200      	movs	r2, #0
 800cd54:	601a      	str	r2, [r3, #0]
 800cd56:	1e3b      	subs	r3, r7, #0
 800cd58:	bfaa      	itet	ge
 800cd5a:	2300      	movge	r3, #0
 800cd5c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cd60:	f8c8 3000 	strge.w	r3, [r8]
 800cd64:	4b9a      	ldr	r3, [pc, #616]	; (800cfd0 <_dtoa_r+0x2d8>)
 800cd66:	bfbc      	itt	lt
 800cd68:	2201      	movlt	r2, #1
 800cd6a:	f8c8 2000 	strlt.w	r2, [r8]
 800cd6e:	ea33 030b 	bics.w	r3, r3, fp
 800cd72:	d11b      	bne.n	800cdac <_dtoa_r+0xb4>
 800cd74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cd76:	f242 730f 	movw	r3, #9999	; 0x270f
 800cd7a:	6013      	str	r3, [r2, #0]
 800cd7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cd80:	4333      	orrs	r3, r6
 800cd82:	f000 8592 	beq.w	800d8aa <_dtoa_r+0xbb2>
 800cd86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd88:	b963      	cbnz	r3, 800cda4 <_dtoa_r+0xac>
 800cd8a:	4b92      	ldr	r3, [pc, #584]	; (800cfd4 <_dtoa_r+0x2dc>)
 800cd8c:	e022      	b.n	800cdd4 <_dtoa_r+0xdc>
 800cd8e:	4b92      	ldr	r3, [pc, #584]	; (800cfd8 <_dtoa_r+0x2e0>)
 800cd90:	9301      	str	r3, [sp, #4]
 800cd92:	3308      	adds	r3, #8
 800cd94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cd96:	6013      	str	r3, [r2, #0]
 800cd98:	9801      	ldr	r0, [sp, #4]
 800cd9a:	b013      	add	sp, #76	; 0x4c
 800cd9c:	ecbd 8b04 	vpop	{d8-d9}
 800cda0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cda4:	4b8b      	ldr	r3, [pc, #556]	; (800cfd4 <_dtoa_r+0x2dc>)
 800cda6:	9301      	str	r3, [sp, #4]
 800cda8:	3303      	adds	r3, #3
 800cdaa:	e7f3      	b.n	800cd94 <_dtoa_r+0x9c>
 800cdac:	2200      	movs	r2, #0
 800cdae:	2300      	movs	r3, #0
 800cdb0:	4650      	mov	r0, sl
 800cdb2:	4659      	mov	r1, fp
 800cdb4:	f7f3 fea0 	bl	8000af8 <__aeabi_dcmpeq>
 800cdb8:	ec4b ab19 	vmov	d9, sl, fp
 800cdbc:	4680      	mov	r8, r0
 800cdbe:	b158      	cbz	r0, 800cdd8 <_dtoa_r+0xe0>
 800cdc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	6013      	str	r3, [r2, #0]
 800cdc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	f000 856b 	beq.w	800d8a4 <_dtoa_r+0xbac>
 800cdce:	4883      	ldr	r0, [pc, #524]	; (800cfdc <_dtoa_r+0x2e4>)
 800cdd0:	6018      	str	r0, [r3, #0]
 800cdd2:	1e43      	subs	r3, r0, #1
 800cdd4:	9301      	str	r3, [sp, #4]
 800cdd6:	e7df      	b.n	800cd98 <_dtoa_r+0xa0>
 800cdd8:	ec4b ab10 	vmov	d0, sl, fp
 800cddc:	aa10      	add	r2, sp, #64	; 0x40
 800cdde:	a911      	add	r1, sp, #68	; 0x44
 800cde0:	4620      	mov	r0, r4
 800cde2:	f001 fadd 	bl	800e3a0 <__d2b>
 800cde6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cdea:	ee08 0a10 	vmov	s16, r0
 800cdee:	2d00      	cmp	r5, #0
 800cdf0:	f000 8084 	beq.w	800cefc <_dtoa_r+0x204>
 800cdf4:	ee19 3a90 	vmov	r3, s19
 800cdf8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cdfc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ce00:	4656      	mov	r6, sl
 800ce02:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ce06:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ce0a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800ce0e:	4b74      	ldr	r3, [pc, #464]	; (800cfe0 <_dtoa_r+0x2e8>)
 800ce10:	2200      	movs	r2, #0
 800ce12:	4630      	mov	r0, r6
 800ce14:	4639      	mov	r1, r7
 800ce16:	f7f3 fa4f 	bl	80002b8 <__aeabi_dsub>
 800ce1a:	a365      	add	r3, pc, #404	; (adr r3, 800cfb0 <_dtoa_r+0x2b8>)
 800ce1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce20:	f7f3 fc02 	bl	8000628 <__aeabi_dmul>
 800ce24:	a364      	add	r3, pc, #400	; (adr r3, 800cfb8 <_dtoa_r+0x2c0>)
 800ce26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce2a:	f7f3 fa47 	bl	80002bc <__adddf3>
 800ce2e:	4606      	mov	r6, r0
 800ce30:	4628      	mov	r0, r5
 800ce32:	460f      	mov	r7, r1
 800ce34:	f7f3 fb8e 	bl	8000554 <__aeabi_i2d>
 800ce38:	a361      	add	r3, pc, #388	; (adr r3, 800cfc0 <_dtoa_r+0x2c8>)
 800ce3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3e:	f7f3 fbf3 	bl	8000628 <__aeabi_dmul>
 800ce42:	4602      	mov	r2, r0
 800ce44:	460b      	mov	r3, r1
 800ce46:	4630      	mov	r0, r6
 800ce48:	4639      	mov	r1, r7
 800ce4a:	f7f3 fa37 	bl	80002bc <__adddf3>
 800ce4e:	4606      	mov	r6, r0
 800ce50:	460f      	mov	r7, r1
 800ce52:	f7f3 fe99 	bl	8000b88 <__aeabi_d2iz>
 800ce56:	2200      	movs	r2, #0
 800ce58:	9000      	str	r0, [sp, #0]
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	4630      	mov	r0, r6
 800ce5e:	4639      	mov	r1, r7
 800ce60:	f7f3 fe54 	bl	8000b0c <__aeabi_dcmplt>
 800ce64:	b150      	cbz	r0, 800ce7c <_dtoa_r+0x184>
 800ce66:	9800      	ldr	r0, [sp, #0]
 800ce68:	f7f3 fb74 	bl	8000554 <__aeabi_i2d>
 800ce6c:	4632      	mov	r2, r6
 800ce6e:	463b      	mov	r3, r7
 800ce70:	f7f3 fe42 	bl	8000af8 <__aeabi_dcmpeq>
 800ce74:	b910      	cbnz	r0, 800ce7c <_dtoa_r+0x184>
 800ce76:	9b00      	ldr	r3, [sp, #0]
 800ce78:	3b01      	subs	r3, #1
 800ce7a:	9300      	str	r3, [sp, #0]
 800ce7c:	9b00      	ldr	r3, [sp, #0]
 800ce7e:	2b16      	cmp	r3, #22
 800ce80:	d85a      	bhi.n	800cf38 <_dtoa_r+0x240>
 800ce82:	9a00      	ldr	r2, [sp, #0]
 800ce84:	4b57      	ldr	r3, [pc, #348]	; (800cfe4 <_dtoa_r+0x2ec>)
 800ce86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce8e:	ec51 0b19 	vmov	r0, r1, d9
 800ce92:	f7f3 fe3b 	bl	8000b0c <__aeabi_dcmplt>
 800ce96:	2800      	cmp	r0, #0
 800ce98:	d050      	beq.n	800cf3c <_dtoa_r+0x244>
 800ce9a:	9b00      	ldr	r3, [sp, #0]
 800ce9c:	3b01      	subs	r3, #1
 800ce9e:	9300      	str	r3, [sp, #0]
 800cea0:	2300      	movs	r3, #0
 800cea2:	930b      	str	r3, [sp, #44]	; 0x2c
 800cea4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cea6:	1b5d      	subs	r5, r3, r5
 800cea8:	1e6b      	subs	r3, r5, #1
 800ceaa:	9305      	str	r3, [sp, #20]
 800ceac:	bf45      	ittet	mi
 800ceae:	f1c5 0301 	rsbmi	r3, r5, #1
 800ceb2:	9304      	strmi	r3, [sp, #16]
 800ceb4:	2300      	movpl	r3, #0
 800ceb6:	2300      	movmi	r3, #0
 800ceb8:	bf4c      	ite	mi
 800ceba:	9305      	strmi	r3, [sp, #20]
 800cebc:	9304      	strpl	r3, [sp, #16]
 800cebe:	9b00      	ldr	r3, [sp, #0]
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	db3d      	blt.n	800cf40 <_dtoa_r+0x248>
 800cec4:	9b05      	ldr	r3, [sp, #20]
 800cec6:	9a00      	ldr	r2, [sp, #0]
 800cec8:	920a      	str	r2, [sp, #40]	; 0x28
 800ceca:	4413      	add	r3, r2
 800cecc:	9305      	str	r3, [sp, #20]
 800cece:	2300      	movs	r3, #0
 800ced0:	9307      	str	r3, [sp, #28]
 800ced2:	9b06      	ldr	r3, [sp, #24]
 800ced4:	2b09      	cmp	r3, #9
 800ced6:	f200 8089 	bhi.w	800cfec <_dtoa_r+0x2f4>
 800ceda:	2b05      	cmp	r3, #5
 800cedc:	bfc4      	itt	gt
 800cede:	3b04      	subgt	r3, #4
 800cee0:	9306      	strgt	r3, [sp, #24]
 800cee2:	9b06      	ldr	r3, [sp, #24]
 800cee4:	f1a3 0302 	sub.w	r3, r3, #2
 800cee8:	bfcc      	ite	gt
 800ceea:	2500      	movgt	r5, #0
 800ceec:	2501      	movle	r5, #1
 800ceee:	2b03      	cmp	r3, #3
 800cef0:	f200 8087 	bhi.w	800d002 <_dtoa_r+0x30a>
 800cef4:	e8df f003 	tbb	[pc, r3]
 800cef8:	59383a2d 	.word	0x59383a2d
 800cefc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cf00:	441d      	add	r5, r3
 800cf02:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cf06:	2b20      	cmp	r3, #32
 800cf08:	bfc1      	itttt	gt
 800cf0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cf0e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cf12:	fa0b f303 	lslgt.w	r3, fp, r3
 800cf16:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cf1a:	bfda      	itte	le
 800cf1c:	f1c3 0320 	rsble	r3, r3, #32
 800cf20:	fa06 f003 	lslle.w	r0, r6, r3
 800cf24:	4318      	orrgt	r0, r3
 800cf26:	f7f3 fb05 	bl	8000534 <__aeabi_ui2d>
 800cf2a:	2301      	movs	r3, #1
 800cf2c:	4606      	mov	r6, r0
 800cf2e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800cf32:	3d01      	subs	r5, #1
 800cf34:	930e      	str	r3, [sp, #56]	; 0x38
 800cf36:	e76a      	b.n	800ce0e <_dtoa_r+0x116>
 800cf38:	2301      	movs	r3, #1
 800cf3a:	e7b2      	b.n	800cea2 <_dtoa_r+0x1aa>
 800cf3c:	900b      	str	r0, [sp, #44]	; 0x2c
 800cf3e:	e7b1      	b.n	800cea4 <_dtoa_r+0x1ac>
 800cf40:	9b04      	ldr	r3, [sp, #16]
 800cf42:	9a00      	ldr	r2, [sp, #0]
 800cf44:	1a9b      	subs	r3, r3, r2
 800cf46:	9304      	str	r3, [sp, #16]
 800cf48:	4253      	negs	r3, r2
 800cf4a:	9307      	str	r3, [sp, #28]
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	930a      	str	r3, [sp, #40]	; 0x28
 800cf50:	e7bf      	b.n	800ced2 <_dtoa_r+0x1da>
 800cf52:	2300      	movs	r3, #0
 800cf54:	9308      	str	r3, [sp, #32]
 800cf56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	dc55      	bgt.n	800d008 <_dtoa_r+0x310>
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cf62:	461a      	mov	r2, r3
 800cf64:	9209      	str	r2, [sp, #36]	; 0x24
 800cf66:	e00c      	b.n	800cf82 <_dtoa_r+0x28a>
 800cf68:	2301      	movs	r3, #1
 800cf6a:	e7f3      	b.n	800cf54 <_dtoa_r+0x25c>
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf70:	9308      	str	r3, [sp, #32]
 800cf72:	9b00      	ldr	r3, [sp, #0]
 800cf74:	4413      	add	r3, r2
 800cf76:	9302      	str	r3, [sp, #8]
 800cf78:	3301      	adds	r3, #1
 800cf7a:	2b01      	cmp	r3, #1
 800cf7c:	9303      	str	r3, [sp, #12]
 800cf7e:	bfb8      	it	lt
 800cf80:	2301      	movlt	r3, #1
 800cf82:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cf84:	2200      	movs	r2, #0
 800cf86:	6042      	str	r2, [r0, #4]
 800cf88:	2204      	movs	r2, #4
 800cf8a:	f102 0614 	add.w	r6, r2, #20
 800cf8e:	429e      	cmp	r6, r3
 800cf90:	6841      	ldr	r1, [r0, #4]
 800cf92:	d93d      	bls.n	800d010 <_dtoa_r+0x318>
 800cf94:	4620      	mov	r0, r4
 800cf96:	f000 fedb 	bl	800dd50 <_Balloc>
 800cf9a:	9001      	str	r0, [sp, #4]
 800cf9c:	2800      	cmp	r0, #0
 800cf9e:	d13b      	bne.n	800d018 <_dtoa_r+0x320>
 800cfa0:	4b11      	ldr	r3, [pc, #68]	; (800cfe8 <_dtoa_r+0x2f0>)
 800cfa2:	4602      	mov	r2, r0
 800cfa4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cfa8:	e6c0      	b.n	800cd2c <_dtoa_r+0x34>
 800cfaa:	2301      	movs	r3, #1
 800cfac:	e7df      	b.n	800cf6e <_dtoa_r+0x276>
 800cfae:	bf00      	nop
 800cfb0:	636f4361 	.word	0x636f4361
 800cfb4:	3fd287a7 	.word	0x3fd287a7
 800cfb8:	8b60c8b3 	.word	0x8b60c8b3
 800cfbc:	3fc68a28 	.word	0x3fc68a28
 800cfc0:	509f79fb 	.word	0x509f79fb
 800cfc4:	3fd34413 	.word	0x3fd34413
 800cfc8:	0800ec69 	.word	0x0800ec69
 800cfcc:	0800ec80 	.word	0x0800ec80
 800cfd0:	7ff00000 	.word	0x7ff00000
 800cfd4:	0800ec65 	.word	0x0800ec65
 800cfd8:	0800ec5c 	.word	0x0800ec5c
 800cfdc:	0800ec39 	.word	0x0800ec39
 800cfe0:	3ff80000 	.word	0x3ff80000
 800cfe4:	0800edd0 	.word	0x0800edd0
 800cfe8:	0800ecdb 	.word	0x0800ecdb
 800cfec:	2501      	movs	r5, #1
 800cfee:	2300      	movs	r3, #0
 800cff0:	9306      	str	r3, [sp, #24]
 800cff2:	9508      	str	r5, [sp, #32]
 800cff4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cff8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cffc:	2200      	movs	r2, #0
 800cffe:	2312      	movs	r3, #18
 800d000:	e7b0      	b.n	800cf64 <_dtoa_r+0x26c>
 800d002:	2301      	movs	r3, #1
 800d004:	9308      	str	r3, [sp, #32]
 800d006:	e7f5      	b.n	800cff4 <_dtoa_r+0x2fc>
 800d008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d00a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d00e:	e7b8      	b.n	800cf82 <_dtoa_r+0x28a>
 800d010:	3101      	adds	r1, #1
 800d012:	6041      	str	r1, [r0, #4]
 800d014:	0052      	lsls	r2, r2, #1
 800d016:	e7b8      	b.n	800cf8a <_dtoa_r+0x292>
 800d018:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d01a:	9a01      	ldr	r2, [sp, #4]
 800d01c:	601a      	str	r2, [r3, #0]
 800d01e:	9b03      	ldr	r3, [sp, #12]
 800d020:	2b0e      	cmp	r3, #14
 800d022:	f200 809d 	bhi.w	800d160 <_dtoa_r+0x468>
 800d026:	2d00      	cmp	r5, #0
 800d028:	f000 809a 	beq.w	800d160 <_dtoa_r+0x468>
 800d02c:	9b00      	ldr	r3, [sp, #0]
 800d02e:	2b00      	cmp	r3, #0
 800d030:	dd32      	ble.n	800d098 <_dtoa_r+0x3a0>
 800d032:	4ab7      	ldr	r2, [pc, #732]	; (800d310 <_dtoa_r+0x618>)
 800d034:	f003 030f 	and.w	r3, r3, #15
 800d038:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d03c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d040:	9b00      	ldr	r3, [sp, #0]
 800d042:	05d8      	lsls	r0, r3, #23
 800d044:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d048:	d516      	bpl.n	800d078 <_dtoa_r+0x380>
 800d04a:	4bb2      	ldr	r3, [pc, #712]	; (800d314 <_dtoa_r+0x61c>)
 800d04c:	ec51 0b19 	vmov	r0, r1, d9
 800d050:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d054:	f7f3 fc12 	bl	800087c <__aeabi_ddiv>
 800d058:	f007 070f 	and.w	r7, r7, #15
 800d05c:	4682      	mov	sl, r0
 800d05e:	468b      	mov	fp, r1
 800d060:	2503      	movs	r5, #3
 800d062:	4eac      	ldr	r6, [pc, #688]	; (800d314 <_dtoa_r+0x61c>)
 800d064:	b957      	cbnz	r7, 800d07c <_dtoa_r+0x384>
 800d066:	4642      	mov	r2, r8
 800d068:	464b      	mov	r3, r9
 800d06a:	4650      	mov	r0, sl
 800d06c:	4659      	mov	r1, fp
 800d06e:	f7f3 fc05 	bl	800087c <__aeabi_ddiv>
 800d072:	4682      	mov	sl, r0
 800d074:	468b      	mov	fp, r1
 800d076:	e028      	b.n	800d0ca <_dtoa_r+0x3d2>
 800d078:	2502      	movs	r5, #2
 800d07a:	e7f2      	b.n	800d062 <_dtoa_r+0x36a>
 800d07c:	07f9      	lsls	r1, r7, #31
 800d07e:	d508      	bpl.n	800d092 <_dtoa_r+0x39a>
 800d080:	4640      	mov	r0, r8
 800d082:	4649      	mov	r1, r9
 800d084:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d088:	f7f3 face 	bl	8000628 <__aeabi_dmul>
 800d08c:	3501      	adds	r5, #1
 800d08e:	4680      	mov	r8, r0
 800d090:	4689      	mov	r9, r1
 800d092:	107f      	asrs	r7, r7, #1
 800d094:	3608      	adds	r6, #8
 800d096:	e7e5      	b.n	800d064 <_dtoa_r+0x36c>
 800d098:	f000 809b 	beq.w	800d1d2 <_dtoa_r+0x4da>
 800d09c:	9b00      	ldr	r3, [sp, #0]
 800d09e:	4f9d      	ldr	r7, [pc, #628]	; (800d314 <_dtoa_r+0x61c>)
 800d0a0:	425e      	negs	r6, r3
 800d0a2:	4b9b      	ldr	r3, [pc, #620]	; (800d310 <_dtoa_r+0x618>)
 800d0a4:	f006 020f 	and.w	r2, r6, #15
 800d0a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b0:	ec51 0b19 	vmov	r0, r1, d9
 800d0b4:	f7f3 fab8 	bl	8000628 <__aeabi_dmul>
 800d0b8:	1136      	asrs	r6, r6, #4
 800d0ba:	4682      	mov	sl, r0
 800d0bc:	468b      	mov	fp, r1
 800d0be:	2300      	movs	r3, #0
 800d0c0:	2502      	movs	r5, #2
 800d0c2:	2e00      	cmp	r6, #0
 800d0c4:	d17a      	bne.n	800d1bc <_dtoa_r+0x4c4>
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d1d3      	bne.n	800d072 <_dtoa_r+0x37a>
 800d0ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	f000 8082 	beq.w	800d1d6 <_dtoa_r+0x4de>
 800d0d2:	4b91      	ldr	r3, [pc, #580]	; (800d318 <_dtoa_r+0x620>)
 800d0d4:	2200      	movs	r2, #0
 800d0d6:	4650      	mov	r0, sl
 800d0d8:	4659      	mov	r1, fp
 800d0da:	f7f3 fd17 	bl	8000b0c <__aeabi_dcmplt>
 800d0de:	2800      	cmp	r0, #0
 800d0e0:	d079      	beq.n	800d1d6 <_dtoa_r+0x4de>
 800d0e2:	9b03      	ldr	r3, [sp, #12]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d076      	beq.n	800d1d6 <_dtoa_r+0x4de>
 800d0e8:	9b02      	ldr	r3, [sp, #8]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	dd36      	ble.n	800d15c <_dtoa_r+0x464>
 800d0ee:	9b00      	ldr	r3, [sp, #0]
 800d0f0:	4650      	mov	r0, sl
 800d0f2:	4659      	mov	r1, fp
 800d0f4:	1e5f      	subs	r7, r3, #1
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	4b88      	ldr	r3, [pc, #544]	; (800d31c <_dtoa_r+0x624>)
 800d0fa:	f7f3 fa95 	bl	8000628 <__aeabi_dmul>
 800d0fe:	9e02      	ldr	r6, [sp, #8]
 800d100:	4682      	mov	sl, r0
 800d102:	468b      	mov	fp, r1
 800d104:	3501      	adds	r5, #1
 800d106:	4628      	mov	r0, r5
 800d108:	f7f3 fa24 	bl	8000554 <__aeabi_i2d>
 800d10c:	4652      	mov	r2, sl
 800d10e:	465b      	mov	r3, fp
 800d110:	f7f3 fa8a 	bl	8000628 <__aeabi_dmul>
 800d114:	4b82      	ldr	r3, [pc, #520]	; (800d320 <_dtoa_r+0x628>)
 800d116:	2200      	movs	r2, #0
 800d118:	f7f3 f8d0 	bl	80002bc <__adddf3>
 800d11c:	46d0      	mov	r8, sl
 800d11e:	46d9      	mov	r9, fp
 800d120:	4682      	mov	sl, r0
 800d122:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d126:	2e00      	cmp	r6, #0
 800d128:	d158      	bne.n	800d1dc <_dtoa_r+0x4e4>
 800d12a:	4b7e      	ldr	r3, [pc, #504]	; (800d324 <_dtoa_r+0x62c>)
 800d12c:	2200      	movs	r2, #0
 800d12e:	4640      	mov	r0, r8
 800d130:	4649      	mov	r1, r9
 800d132:	f7f3 f8c1 	bl	80002b8 <__aeabi_dsub>
 800d136:	4652      	mov	r2, sl
 800d138:	465b      	mov	r3, fp
 800d13a:	4680      	mov	r8, r0
 800d13c:	4689      	mov	r9, r1
 800d13e:	f7f3 fd03 	bl	8000b48 <__aeabi_dcmpgt>
 800d142:	2800      	cmp	r0, #0
 800d144:	f040 8295 	bne.w	800d672 <_dtoa_r+0x97a>
 800d148:	4652      	mov	r2, sl
 800d14a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d14e:	4640      	mov	r0, r8
 800d150:	4649      	mov	r1, r9
 800d152:	f7f3 fcdb 	bl	8000b0c <__aeabi_dcmplt>
 800d156:	2800      	cmp	r0, #0
 800d158:	f040 8289 	bne.w	800d66e <_dtoa_r+0x976>
 800d15c:	ec5b ab19 	vmov	sl, fp, d9
 800d160:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d162:	2b00      	cmp	r3, #0
 800d164:	f2c0 8148 	blt.w	800d3f8 <_dtoa_r+0x700>
 800d168:	9a00      	ldr	r2, [sp, #0]
 800d16a:	2a0e      	cmp	r2, #14
 800d16c:	f300 8144 	bgt.w	800d3f8 <_dtoa_r+0x700>
 800d170:	4b67      	ldr	r3, [pc, #412]	; (800d310 <_dtoa_r+0x618>)
 800d172:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d176:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d17a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	f280 80d5 	bge.w	800d32c <_dtoa_r+0x634>
 800d182:	9b03      	ldr	r3, [sp, #12]
 800d184:	2b00      	cmp	r3, #0
 800d186:	f300 80d1 	bgt.w	800d32c <_dtoa_r+0x634>
 800d18a:	f040 826f 	bne.w	800d66c <_dtoa_r+0x974>
 800d18e:	4b65      	ldr	r3, [pc, #404]	; (800d324 <_dtoa_r+0x62c>)
 800d190:	2200      	movs	r2, #0
 800d192:	4640      	mov	r0, r8
 800d194:	4649      	mov	r1, r9
 800d196:	f7f3 fa47 	bl	8000628 <__aeabi_dmul>
 800d19a:	4652      	mov	r2, sl
 800d19c:	465b      	mov	r3, fp
 800d19e:	f7f3 fcc9 	bl	8000b34 <__aeabi_dcmpge>
 800d1a2:	9e03      	ldr	r6, [sp, #12]
 800d1a4:	4637      	mov	r7, r6
 800d1a6:	2800      	cmp	r0, #0
 800d1a8:	f040 8245 	bne.w	800d636 <_dtoa_r+0x93e>
 800d1ac:	9d01      	ldr	r5, [sp, #4]
 800d1ae:	2331      	movs	r3, #49	; 0x31
 800d1b0:	f805 3b01 	strb.w	r3, [r5], #1
 800d1b4:	9b00      	ldr	r3, [sp, #0]
 800d1b6:	3301      	adds	r3, #1
 800d1b8:	9300      	str	r3, [sp, #0]
 800d1ba:	e240      	b.n	800d63e <_dtoa_r+0x946>
 800d1bc:	07f2      	lsls	r2, r6, #31
 800d1be:	d505      	bpl.n	800d1cc <_dtoa_r+0x4d4>
 800d1c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1c4:	f7f3 fa30 	bl	8000628 <__aeabi_dmul>
 800d1c8:	3501      	adds	r5, #1
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	1076      	asrs	r6, r6, #1
 800d1ce:	3708      	adds	r7, #8
 800d1d0:	e777      	b.n	800d0c2 <_dtoa_r+0x3ca>
 800d1d2:	2502      	movs	r5, #2
 800d1d4:	e779      	b.n	800d0ca <_dtoa_r+0x3d2>
 800d1d6:	9f00      	ldr	r7, [sp, #0]
 800d1d8:	9e03      	ldr	r6, [sp, #12]
 800d1da:	e794      	b.n	800d106 <_dtoa_r+0x40e>
 800d1dc:	9901      	ldr	r1, [sp, #4]
 800d1de:	4b4c      	ldr	r3, [pc, #304]	; (800d310 <_dtoa_r+0x618>)
 800d1e0:	4431      	add	r1, r6
 800d1e2:	910d      	str	r1, [sp, #52]	; 0x34
 800d1e4:	9908      	ldr	r1, [sp, #32]
 800d1e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d1ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d1ee:	2900      	cmp	r1, #0
 800d1f0:	d043      	beq.n	800d27a <_dtoa_r+0x582>
 800d1f2:	494d      	ldr	r1, [pc, #308]	; (800d328 <_dtoa_r+0x630>)
 800d1f4:	2000      	movs	r0, #0
 800d1f6:	f7f3 fb41 	bl	800087c <__aeabi_ddiv>
 800d1fa:	4652      	mov	r2, sl
 800d1fc:	465b      	mov	r3, fp
 800d1fe:	f7f3 f85b 	bl	80002b8 <__aeabi_dsub>
 800d202:	9d01      	ldr	r5, [sp, #4]
 800d204:	4682      	mov	sl, r0
 800d206:	468b      	mov	fp, r1
 800d208:	4649      	mov	r1, r9
 800d20a:	4640      	mov	r0, r8
 800d20c:	f7f3 fcbc 	bl	8000b88 <__aeabi_d2iz>
 800d210:	4606      	mov	r6, r0
 800d212:	f7f3 f99f 	bl	8000554 <__aeabi_i2d>
 800d216:	4602      	mov	r2, r0
 800d218:	460b      	mov	r3, r1
 800d21a:	4640      	mov	r0, r8
 800d21c:	4649      	mov	r1, r9
 800d21e:	f7f3 f84b 	bl	80002b8 <__aeabi_dsub>
 800d222:	3630      	adds	r6, #48	; 0x30
 800d224:	f805 6b01 	strb.w	r6, [r5], #1
 800d228:	4652      	mov	r2, sl
 800d22a:	465b      	mov	r3, fp
 800d22c:	4680      	mov	r8, r0
 800d22e:	4689      	mov	r9, r1
 800d230:	f7f3 fc6c 	bl	8000b0c <__aeabi_dcmplt>
 800d234:	2800      	cmp	r0, #0
 800d236:	d163      	bne.n	800d300 <_dtoa_r+0x608>
 800d238:	4642      	mov	r2, r8
 800d23a:	464b      	mov	r3, r9
 800d23c:	4936      	ldr	r1, [pc, #216]	; (800d318 <_dtoa_r+0x620>)
 800d23e:	2000      	movs	r0, #0
 800d240:	f7f3 f83a 	bl	80002b8 <__aeabi_dsub>
 800d244:	4652      	mov	r2, sl
 800d246:	465b      	mov	r3, fp
 800d248:	f7f3 fc60 	bl	8000b0c <__aeabi_dcmplt>
 800d24c:	2800      	cmp	r0, #0
 800d24e:	f040 80b5 	bne.w	800d3bc <_dtoa_r+0x6c4>
 800d252:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d254:	429d      	cmp	r5, r3
 800d256:	d081      	beq.n	800d15c <_dtoa_r+0x464>
 800d258:	4b30      	ldr	r3, [pc, #192]	; (800d31c <_dtoa_r+0x624>)
 800d25a:	2200      	movs	r2, #0
 800d25c:	4650      	mov	r0, sl
 800d25e:	4659      	mov	r1, fp
 800d260:	f7f3 f9e2 	bl	8000628 <__aeabi_dmul>
 800d264:	4b2d      	ldr	r3, [pc, #180]	; (800d31c <_dtoa_r+0x624>)
 800d266:	4682      	mov	sl, r0
 800d268:	468b      	mov	fp, r1
 800d26a:	4640      	mov	r0, r8
 800d26c:	4649      	mov	r1, r9
 800d26e:	2200      	movs	r2, #0
 800d270:	f7f3 f9da 	bl	8000628 <__aeabi_dmul>
 800d274:	4680      	mov	r8, r0
 800d276:	4689      	mov	r9, r1
 800d278:	e7c6      	b.n	800d208 <_dtoa_r+0x510>
 800d27a:	4650      	mov	r0, sl
 800d27c:	4659      	mov	r1, fp
 800d27e:	f7f3 f9d3 	bl	8000628 <__aeabi_dmul>
 800d282:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d284:	9d01      	ldr	r5, [sp, #4]
 800d286:	930f      	str	r3, [sp, #60]	; 0x3c
 800d288:	4682      	mov	sl, r0
 800d28a:	468b      	mov	fp, r1
 800d28c:	4649      	mov	r1, r9
 800d28e:	4640      	mov	r0, r8
 800d290:	f7f3 fc7a 	bl	8000b88 <__aeabi_d2iz>
 800d294:	4606      	mov	r6, r0
 800d296:	f7f3 f95d 	bl	8000554 <__aeabi_i2d>
 800d29a:	3630      	adds	r6, #48	; 0x30
 800d29c:	4602      	mov	r2, r0
 800d29e:	460b      	mov	r3, r1
 800d2a0:	4640      	mov	r0, r8
 800d2a2:	4649      	mov	r1, r9
 800d2a4:	f7f3 f808 	bl	80002b8 <__aeabi_dsub>
 800d2a8:	f805 6b01 	strb.w	r6, [r5], #1
 800d2ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d2ae:	429d      	cmp	r5, r3
 800d2b0:	4680      	mov	r8, r0
 800d2b2:	4689      	mov	r9, r1
 800d2b4:	f04f 0200 	mov.w	r2, #0
 800d2b8:	d124      	bne.n	800d304 <_dtoa_r+0x60c>
 800d2ba:	4b1b      	ldr	r3, [pc, #108]	; (800d328 <_dtoa_r+0x630>)
 800d2bc:	4650      	mov	r0, sl
 800d2be:	4659      	mov	r1, fp
 800d2c0:	f7f2 fffc 	bl	80002bc <__adddf3>
 800d2c4:	4602      	mov	r2, r0
 800d2c6:	460b      	mov	r3, r1
 800d2c8:	4640      	mov	r0, r8
 800d2ca:	4649      	mov	r1, r9
 800d2cc:	f7f3 fc3c 	bl	8000b48 <__aeabi_dcmpgt>
 800d2d0:	2800      	cmp	r0, #0
 800d2d2:	d173      	bne.n	800d3bc <_dtoa_r+0x6c4>
 800d2d4:	4652      	mov	r2, sl
 800d2d6:	465b      	mov	r3, fp
 800d2d8:	4913      	ldr	r1, [pc, #76]	; (800d328 <_dtoa_r+0x630>)
 800d2da:	2000      	movs	r0, #0
 800d2dc:	f7f2 ffec 	bl	80002b8 <__aeabi_dsub>
 800d2e0:	4602      	mov	r2, r0
 800d2e2:	460b      	mov	r3, r1
 800d2e4:	4640      	mov	r0, r8
 800d2e6:	4649      	mov	r1, r9
 800d2e8:	f7f3 fc10 	bl	8000b0c <__aeabi_dcmplt>
 800d2ec:	2800      	cmp	r0, #0
 800d2ee:	f43f af35 	beq.w	800d15c <_dtoa_r+0x464>
 800d2f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d2f4:	1e6b      	subs	r3, r5, #1
 800d2f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800d2f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d2fc:	2b30      	cmp	r3, #48	; 0x30
 800d2fe:	d0f8      	beq.n	800d2f2 <_dtoa_r+0x5fa>
 800d300:	9700      	str	r7, [sp, #0]
 800d302:	e049      	b.n	800d398 <_dtoa_r+0x6a0>
 800d304:	4b05      	ldr	r3, [pc, #20]	; (800d31c <_dtoa_r+0x624>)
 800d306:	f7f3 f98f 	bl	8000628 <__aeabi_dmul>
 800d30a:	4680      	mov	r8, r0
 800d30c:	4689      	mov	r9, r1
 800d30e:	e7bd      	b.n	800d28c <_dtoa_r+0x594>
 800d310:	0800edd0 	.word	0x0800edd0
 800d314:	0800eda8 	.word	0x0800eda8
 800d318:	3ff00000 	.word	0x3ff00000
 800d31c:	40240000 	.word	0x40240000
 800d320:	401c0000 	.word	0x401c0000
 800d324:	40140000 	.word	0x40140000
 800d328:	3fe00000 	.word	0x3fe00000
 800d32c:	9d01      	ldr	r5, [sp, #4]
 800d32e:	4656      	mov	r6, sl
 800d330:	465f      	mov	r7, fp
 800d332:	4642      	mov	r2, r8
 800d334:	464b      	mov	r3, r9
 800d336:	4630      	mov	r0, r6
 800d338:	4639      	mov	r1, r7
 800d33a:	f7f3 fa9f 	bl	800087c <__aeabi_ddiv>
 800d33e:	f7f3 fc23 	bl	8000b88 <__aeabi_d2iz>
 800d342:	4682      	mov	sl, r0
 800d344:	f7f3 f906 	bl	8000554 <__aeabi_i2d>
 800d348:	4642      	mov	r2, r8
 800d34a:	464b      	mov	r3, r9
 800d34c:	f7f3 f96c 	bl	8000628 <__aeabi_dmul>
 800d350:	4602      	mov	r2, r0
 800d352:	460b      	mov	r3, r1
 800d354:	4630      	mov	r0, r6
 800d356:	4639      	mov	r1, r7
 800d358:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d35c:	f7f2 ffac 	bl	80002b8 <__aeabi_dsub>
 800d360:	f805 6b01 	strb.w	r6, [r5], #1
 800d364:	9e01      	ldr	r6, [sp, #4]
 800d366:	9f03      	ldr	r7, [sp, #12]
 800d368:	1bae      	subs	r6, r5, r6
 800d36a:	42b7      	cmp	r7, r6
 800d36c:	4602      	mov	r2, r0
 800d36e:	460b      	mov	r3, r1
 800d370:	d135      	bne.n	800d3de <_dtoa_r+0x6e6>
 800d372:	f7f2 ffa3 	bl	80002bc <__adddf3>
 800d376:	4642      	mov	r2, r8
 800d378:	464b      	mov	r3, r9
 800d37a:	4606      	mov	r6, r0
 800d37c:	460f      	mov	r7, r1
 800d37e:	f7f3 fbe3 	bl	8000b48 <__aeabi_dcmpgt>
 800d382:	b9d0      	cbnz	r0, 800d3ba <_dtoa_r+0x6c2>
 800d384:	4642      	mov	r2, r8
 800d386:	464b      	mov	r3, r9
 800d388:	4630      	mov	r0, r6
 800d38a:	4639      	mov	r1, r7
 800d38c:	f7f3 fbb4 	bl	8000af8 <__aeabi_dcmpeq>
 800d390:	b110      	cbz	r0, 800d398 <_dtoa_r+0x6a0>
 800d392:	f01a 0f01 	tst.w	sl, #1
 800d396:	d110      	bne.n	800d3ba <_dtoa_r+0x6c2>
 800d398:	4620      	mov	r0, r4
 800d39a:	ee18 1a10 	vmov	r1, s16
 800d39e:	f000 fd17 	bl	800ddd0 <_Bfree>
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	9800      	ldr	r0, [sp, #0]
 800d3a6:	702b      	strb	r3, [r5, #0]
 800d3a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d3aa:	3001      	adds	r0, #1
 800d3ac:	6018      	str	r0, [r3, #0]
 800d3ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	f43f acf1 	beq.w	800cd98 <_dtoa_r+0xa0>
 800d3b6:	601d      	str	r5, [r3, #0]
 800d3b8:	e4ee      	b.n	800cd98 <_dtoa_r+0xa0>
 800d3ba:	9f00      	ldr	r7, [sp, #0]
 800d3bc:	462b      	mov	r3, r5
 800d3be:	461d      	mov	r5, r3
 800d3c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d3c4:	2a39      	cmp	r2, #57	; 0x39
 800d3c6:	d106      	bne.n	800d3d6 <_dtoa_r+0x6de>
 800d3c8:	9a01      	ldr	r2, [sp, #4]
 800d3ca:	429a      	cmp	r2, r3
 800d3cc:	d1f7      	bne.n	800d3be <_dtoa_r+0x6c6>
 800d3ce:	9901      	ldr	r1, [sp, #4]
 800d3d0:	2230      	movs	r2, #48	; 0x30
 800d3d2:	3701      	adds	r7, #1
 800d3d4:	700a      	strb	r2, [r1, #0]
 800d3d6:	781a      	ldrb	r2, [r3, #0]
 800d3d8:	3201      	adds	r2, #1
 800d3da:	701a      	strb	r2, [r3, #0]
 800d3dc:	e790      	b.n	800d300 <_dtoa_r+0x608>
 800d3de:	4ba6      	ldr	r3, [pc, #664]	; (800d678 <_dtoa_r+0x980>)
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	f7f3 f921 	bl	8000628 <__aeabi_dmul>
 800d3e6:	2200      	movs	r2, #0
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	4606      	mov	r6, r0
 800d3ec:	460f      	mov	r7, r1
 800d3ee:	f7f3 fb83 	bl	8000af8 <__aeabi_dcmpeq>
 800d3f2:	2800      	cmp	r0, #0
 800d3f4:	d09d      	beq.n	800d332 <_dtoa_r+0x63a>
 800d3f6:	e7cf      	b.n	800d398 <_dtoa_r+0x6a0>
 800d3f8:	9a08      	ldr	r2, [sp, #32]
 800d3fa:	2a00      	cmp	r2, #0
 800d3fc:	f000 80d7 	beq.w	800d5ae <_dtoa_r+0x8b6>
 800d400:	9a06      	ldr	r2, [sp, #24]
 800d402:	2a01      	cmp	r2, #1
 800d404:	f300 80ba 	bgt.w	800d57c <_dtoa_r+0x884>
 800d408:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d40a:	2a00      	cmp	r2, #0
 800d40c:	f000 80b2 	beq.w	800d574 <_dtoa_r+0x87c>
 800d410:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d414:	9e07      	ldr	r6, [sp, #28]
 800d416:	9d04      	ldr	r5, [sp, #16]
 800d418:	9a04      	ldr	r2, [sp, #16]
 800d41a:	441a      	add	r2, r3
 800d41c:	9204      	str	r2, [sp, #16]
 800d41e:	9a05      	ldr	r2, [sp, #20]
 800d420:	2101      	movs	r1, #1
 800d422:	441a      	add	r2, r3
 800d424:	4620      	mov	r0, r4
 800d426:	9205      	str	r2, [sp, #20]
 800d428:	f000 fd8a 	bl	800df40 <__i2b>
 800d42c:	4607      	mov	r7, r0
 800d42e:	2d00      	cmp	r5, #0
 800d430:	dd0c      	ble.n	800d44c <_dtoa_r+0x754>
 800d432:	9b05      	ldr	r3, [sp, #20]
 800d434:	2b00      	cmp	r3, #0
 800d436:	dd09      	ble.n	800d44c <_dtoa_r+0x754>
 800d438:	42ab      	cmp	r3, r5
 800d43a:	9a04      	ldr	r2, [sp, #16]
 800d43c:	bfa8      	it	ge
 800d43e:	462b      	movge	r3, r5
 800d440:	1ad2      	subs	r2, r2, r3
 800d442:	9204      	str	r2, [sp, #16]
 800d444:	9a05      	ldr	r2, [sp, #20]
 800d446:	1aed      	subs	r5, r5, r3
 800d448:	1ad3      	subs	r3, r2, r3
 800d44a:	9305      	str	r3, [sp, #20]
 800d44c:	9b07      	ldr	r3, [sp, #28]
 800d44e:	b31b      	cbz	r3, 800d498 <_dtoa_r+0x7a0>
 800d450:	9b08      	ldr	r3, [sp, #32]
 800d452:	2b00      	cmp	r3, #0
 800d454:	f000 80af 	beq.w	800d5b6 <_dtoa_r+0x8be>
 800d458:	2e00      	cmp	r6, #0
 800d45a:	dd13      	ble.n	800d484 <_dtoa_r+0x78c>
 800d45c:	4639      	mov	r1, r7
 800d45e:	4632      	mov	r2, r6
 800d460:	4620      	mov	r0, r4
 800d462:	f000 fe2d 	bl	800e0c0 <__pow5mult>
 800d466:	ee18 2a10 	vmov	r2, s16
 800d46a:	4601      	mov	r1, r0
 800d46c:	4607      	mov	r7, r0
 800d46e:	4620      	mov	r0, r4
 800d470:	f000 fd7c 	bl	800df6c <__multiply>
 800d474:	ee18 1a10 	vmov	r1, s16
 800d478:	4680      	mov	r8, r0
 800d47a:	4620      	mov	r0, r4
 800d47c:	f000 fca8 	bl	800ddd0 <_Bfree>
 800d480:	ee08 8a10 	vmov	s16, r8
 800d484:	9b07      	ldr	r3, [sp, #28]
 800d486:	1b9a      	subs	r2, r3, r6
 800d488:	d006      	beq.n	800d498 <_dtoa_r+0x7a0>
 800d48a:	ee18 1a10 	vmov	r1, s16
 800d48e:	4620      	mov	r0, r4
 800d490:	f000 fe16 	bl	800e0c0 <__pow5mult>
 800d494:	ee08 0a10 	vmov	s16, r0
 800d498:	2101      	movs	r1, #1
 800d49a:	4620      	mov	r0, r4
 800d49c:	f000 fd50 	bl	800df40 <__i2b>
 800d4a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	4606      	mov	r6, r0
 800d4a6:	f340 8088 	ble.w	800d5ba <_dtoa_r+0x8c2>
 800d4aa:	461a      	mov	r2, r3
 800d4ac:	4601      	mov	r1, r0
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f000 fe06 	bl	800e0c0 <__pow5mult>
 800d4b4:	9b06      	ldr	r3, [sp, #24]
 800d4b6:	2b01      	cmp	r3, #1
 800d4b8:	4606      	mov	r6, r0
 800d4ba:	f340 8081 	ble.w	800d5c0 <_dtoa_r+0x8c8>
 800d4be:	f04f 0800 	mov.w	r8, #0
 800d4c2:	6933      	ldr	r3, [r6, #16]
 800d4c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d4c8:	6918      	ldr	r0, [r3, #16]
 800d4ca:	f000 fce9 	bl	800dea0 <__hi0bits>
 800d4ce:	f1c0 0020 	rsb	r0, r0, #32
 800d4d2:	9b05      	ldr	r3, [sp, #20]
 800d4d4:	4418      	add	r0, r3
 800d4d6:	f010 001f 	ands.w	r0, r0, #31
 800d4da:	f000 8092 	beq.w	800d602 <_dtoa_r+0x90a>
 800d4de:	f1c0 0320 	rsb	r3, r0, #32
 800d4e2:	2b04      	cmp	r3, #4
 800d4e4:	f340 808a 	ble.w	800d5fc <_dtoa_r+0x904>
 800d4e8:	f1c0 001c 	rsb	r0, r0, #28
 800d4ec:	9b04      	ldr	r3, [sp, #16]
 800d4ee:	4403      	add	r3, r0
 800d4f0:	9304      	str	r3, [sp, #16]
 800d4f2:	9b05      	ldr	r3, [sp, #20]
 800d4f4:	4403      	add	r3, r0
 800d4f6:	4405      	add	r5, r0
 800d4f8:	9305      	str	r3, [sp, #20]
 800d4fa:	9b04      	ldr	r3, [sp, #16]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	dd07      	ble.n	800d510 <_dtoa_r+0x818>
 800d500:	ee18 1a10 	vmov	r1, s16
 800d504:	461a      	mov	r2, r3
 800d506:	4620      	mov	r0, r4
 800d508:	f000 fe34 	bl	800e174 <__lshift>
 800d50c:	ee08 0a10 	vmov	s16, r0
 800d510:	9b05      	ldr	r3, [sp, #20]
 800d512:	2b00      	cmp	r3, #0
 800d514:	dd05      	ble.n	800d522 <_dtoa_r+0x82a>
 800d516:	4631      	mov	r1, r6
 800d518:	461a      	mov	r2, r3
 800d51a:	4620      	mov	r0, r4
 800d51c:	f000 fe2a 	bl	800e174 <__lshift>
 800d520:	4606      	mov	r6, r0
 800d522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d524:	2b00      	cmp	r3, #0
 800d526:	d06e      	beq.n	800d606 <_dtoa_r+0x90e>
 800d528:	ee18 0a10 	vmov	r0, s16
 800d52c:	4631      	mov	r1, r6
 800d52e:	f000 fe91 	bl	800e254 <__mcmp>
 800d532:	2800      	cmp	r0, #0
 800d534:	da67      	bge.n	800d606 <_dtoa_r+0x90e>
 800d536:	9b00      	ldr	r3, [sp, #0]
 800d538:	3b01      	subs	r3, #1
 800d53a:	ee18 1a10 	vmov	r1, s16
 800d53e:	9300      	str	r3, [sp, #0]
 800d540:	220a      	movs	r2, #10
 800d542:	2300      	movs	r3, #0
 800d544:	4620      	mov	r0, r4
 800d546:	f000 fc65 	bl	800de14 <__multadd>
 800d54a:	9b08      	ldr	r3, [sp, #32]
 800d54c:	ee08 0a10 	vmov	s16, r0
 800d550:	2b00      	cmp	r3, #0
 800d552:	f000 81b1 	beq.w	800d8b8 <_dtoa_r+0xbc0>
 800d556:	2300      	movs	r3, #0
 800d558:	4639      	mov	r1, r7
 800d55a:	220a      	movs	r2, #10
 800d55c:	4620      	mov	r0, r4
 800d55e:	f000 fc59 	bl	800de14 <__multadd>
 800d562:	9b02      	ldr	r3, [sp, #8]
 800d564:	2b00      	cmp	r3, #0
 800d566:	4607      	mov	r7, r0
 800d568:	f300 808e 	bgt.w	800d688 <_dtoa_r+0x990>
 800d56c:	9b06      	ldr	r3, [sp, #24]
 800d56e:	2b02      	cmp	r3, #2
 800d570:	dc51      	bgt.n	800d616 <_dtoa_r+0x91e>
 800d572:	e089      	b.n	800d688 <_dtoa_r+0x990>
 800d574:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d576:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d57a:	e74b      	b.n	800d414 <_dtoa_r+0x71c>
 800d57c:	9b03      	ldr	r3, [sp, #12]
 800d57e:	1e5e      	subs	r6, r3, #1
 800d580:	9b07      	ldr	r3, [sp, #28]
 800d582:	42b3      	cmp	r3, r6
 800d584:	bfbf      	itttt	lt
 800d586:	9b07      	ldrlt	r3, [sp, #28]
 800d588:	9607      	strlt	r6, [sp, #28]
 800d58a:	1af2      	sublt	r2, r6, r3
 800d58c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d58e:	bfb6      	itet	lt
 800d590:	189b      	addlt	r3, r3, r2
 800d592:	1b9e      	subge	r6, r3, r6
 800d594:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d596:	9b03      	ldr	r3, [sp, #12]
 800d598:	bfb8      	it	lt
 800d59a:	2600      	movlt	r6, #0
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	bfb7      	itett	lt
 800d5a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d5a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d5a8:	1a9d      	sublt	r5, r3, r2
 800d5aa:	2300      	movlt	r3, #0
 800d5ac:	e734      	b.n	800d418 <_dtoa_r+0x720>
 800d5ae:	9e07      	ldr	r6, [sp, #28]
 800d5b0:	9d04      	ldr	r5, [sp, #16]
 800d5b2:	9f08      	ldr	r7, [sp, #32]
 800d5b4:	e73b      	b.n	800d42e <_dtoa_r+0x736>
 800d5b6:	9a07      	ldr	r2, [sp, #28]
 800d5b8:	e767      	b.n	800d48a <_dtoa_r+0x792>
 800d5ba:	9b06      	ldr	r3, [sp, #24]
 800d5bc:	2b01      	cmp	r3, #1
 800d5be:	dc18      	bgt.n	800d5f2 <_dtoa_r+0x8fa>
 800d5c0:	f1ba 0f00 	cmp.w	sl, #0
 800d5c4:	d115      	bne.n	800d5f2 <_dtoa_r+0x8fa>
 800d5c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d5ca:	b993      	cbnz	r3, 800d5f2 <_dtoa_r+0x8fa>
 800d5cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d5d0:	0d1b      	lsrs	r3, r3, #20
 800d5d2:	051b      	lsls	r3, r3, #20
 800d5d4:	b183      	cbz	r3, 800d5f8 <_dtoa_r+0x900>
 800d5d6:	9b04      	ldr	r3, [sp, #16]
 800d5d8:	3301      	adds	r3, #1
 800d5da:	9304      	str	r3, [sp, #16]
 800d5dc:	9b05      	ldr	r3, [sp, #20]
 800d5de:	3301      	adds	r3, #1
 800d5e0:	9305      	str	r3, [sp, #20]
 800d5e2:	f04f 0801 	mov.w	r8, #1
 800d5e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	f47f af6a 	bne.w	800d4c2 <_dtoa_r+0x7ca>
 800d5ee:	2001      	movs	r0, #1
 800d5f0:	e76f      	b.n	800d4d2 <_dtoa_r+0x7da>
 800d5f2:	f04f 0800 	mov.w	r8, #0
 800d5f6:	e7f6      	b.n	800d5e6 <_dtoa_r+0x8ee>
 800d5f8:	4698      	mov	r8, r3
 800d5fa:	e7f4      	b.n	800d5e6 <_dtoa_r+0x8ee>
 800d5fc:	f43f af7d 	beq.w	800d4fa <_dtoa_r+0x802>
 800d600:	4618      	mov	r0, r3
 800d602:	301c      	adds	r0, #28
 800d604:	e772      	b.n	800d4ec <_dtoa_r+0x7f4>
 800d606:	9b03      	ldr	r3, [sp, #12]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	dc37      	bgt.n	800d67c <_dtoa_r+0x984>
 800d60c:	9b06      	ldr	r3, [sp, #24]
 800d60e:	2b02      	cmp	r3, #2
 800d610:	dd34      	ble.n	800d67c <_dtoa_r+0x984>
 800d612:	9b03      	ldr	r3, [sp, #12]
 800d614:	9302      	str	r3, [sp, #8]
 800d616:	9b02      	ldr	r3, [sp, #8]
 800d618:	b96b      	cbnz	r3, 800d636 <_dtoa_r+0x93e>
 800d61a:	4631      	mov	r1, r6
 800d61c:	2205      	movs	r2, #5
 800d61e:	4620      	mov	r0, r4
 800d620:	f000 fbf8 	bl	800de14 <__multadd>
 800d624:	4601      	mov	r1, r0
 800d626:	4606      	mov	r6, r0
 800d628:	ee18 0a10 	vmov	r0, s16
 800d62c:	f000 fe12 	bl	800e254 <__mcmp>
 800d630:	2800      	cmp	r0, #0
 800d632:	f73f adbb 	bgt.w	800d1ac <_dtoa_r+0x4b4>
 800d636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d638:	9d01      	ldr	r5, [sp, #4]
 800d63a:	43db      	mvns	r3, r3
 800d63c:	9300      	str	r3, [sp, #0]
 800d63e:	f04f 0800 	mov.w	r8, #0
 800d642:	4631      	mov	r1, r6
 800d644:	4620      	mov	r0, r4
 800d646:	f000 fbc3 	bl	800ddd0 <_Bfree>
 800d64a:	2f00      	cmp	r7, #0
 800d64c:	f43f aea4 	beq.w	800d398 <_dtoa_r+0x6a0>
 800d650:	f1b8 0f00 	cmp.w	r8, #0
 800d654:	d005      	beq.n	800d662 <_dtoa_r+0x96a>
 800d656:	45b8      	cmp	r8, r7
 800d658:	d003      	beq.n	800d662 <_dtoa_r+0x96a>
 800d65a:	4641      	mov	r1, r8
 800d65c:	4620      	mov	r0, r4
 800d65e:	f000 fbb7 	bl	800ddd0 <_Bfree>
 800d662:	4639      	mov	r1, r7
 800d664:	4620      	mov	r0, r4
 800d666:	f000 fbb3 	bl	800ddd0 <_Bfree>
 800d66a:	e695      	b.n	800d398 <_dtoa_r+0x6a0>
 800d66c:	2600      	movs	r6, #0
 800d66e:	4637      	mov	r7, r6
 800d670:	e7e1      	b.n	800d636 <_dtoa_r+0x93e>
 800d672:	9700      	str	r7, [sp, #0]
 800d674:	4637      	mov	r7, r6
 800d676:	e599      	b.n	800d1ac <_dtoa_r+0x4b4>
 800d678:	40240000 	.word	0x40240000
 800d67c:	9b08      	ldr	r3, [sp, #32]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	f000 80ca 	beq.w	800d818 <_dtoa_r+0xb20>
 800d684:	9b03      	ldr	r3, [sp, #12]
 800d686:	9302      	str	r3, [sp, #8]
 800d688:	2d00      	cmp	r5, #0
 800d68a:	dd05      	ble.n	800d698 <_dtoa_r+0x9a0>
 800d68c:	4639      	mov	r1, r7
 800d68e:	462a      	mov	r2, r5
 800d690:	4620      	mov	r0, r4
 800d692:	f000 fd6f 	bl	800e174 <__lshift>
 800d696:	4607      	mov	r7, r0
 800d698:	f1b8 0f00 	cmp.w	r8, #0
 800d69c:	d05b      	beq.n	800d756 <_dtoa_r+0xa5e>
 800d69e:	6879      	ldr	r1, [r7, #4]
 800d6a0:	4620      	mov	r0, r4
 800d6a2:	f000 fb55 	bl	800dd50 <_Balloc>
 800d6a6:	4605      	mov	r5, r0
 800d6a8:	b928      	cbnz	r0, 800d6b6 <_dtoa_r+0x9be>
 800d6aa:	4b87      	ldr	r3, [pc, #540]	; (800d8c8 <_dtoa_r+0xbd0>)
 800d6ac:	4602      	mov	r2, r0
 800d6ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d6b2:	f7ff bb3b 	b.w	800cd2c <_dtoa_r+0x34>
 800d6b6:	693a      	ldr	r2, [r7, #16]
 800d6b8:	3202      	adds	r2, #2
 800d6ba:	0092      	lsls	r2, r2, #2
 800d6bc:	f107 010c 	add.w	r1, r7, #12
 800d6c0:	300c      	adds	r0, #12
 800d6c2:	f000 fb2b 	bl	800dd1c <memcpy>
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	4629      	mov	r1, r5
 800d6ca:	4620      	mov	r0, r4
 800d6cc:	f000 fd52 	bl	800e174 <__lshift>
 800d6d0:	9b01      	ldr	r3, [sp, #4]
 800d6d2:	f103 0901 	add.w	r9, r3, #1
 800d6d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d6da:	4413      	add	r3, r2
 800d6dc:	9305      	str	r3, [sp, #20]
 800d6de:	f00a 0301 	and.w	r3, sl, #1
 800d6e2:	46b8      	mov	r8, r7
 800d6e4:	9304      	str	r3, [sp, #16]
 800d6e6:	4607      	mov	r7, r0
 800d6e8:	4631      	mov	r1, r6
 800d6ea:	ee18 0a10 	vmov	r0, s16
 800d6ee:	f7ff fa75 	bl	800cbdc <quorem>
 800d6f2:	4641      	mov	r1, r8
 800d6f4:	9002      	str	r0, [sp, #8]
 800d6f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d6fa:	ee18 0a10 	vmov	r0, s16
 800d6fe:	f000 fda9 	bl	800e254 <__mcmp>
 800d702:	463a      	mov	r2, r7
 800d704:	9003      	str	r0, [sp, #12]
 800d706:	4631      	mov	r1, r6
 800d708:	4620      	mov	r0, r4
 800d70a:	f000 fdbf 	bl	800e28c <__mdiff>
 800d70e:	68c2      	ldr	r2, [r0, #12]
 800d710:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800d714:	4605      	mov	r5, r0
 800d716:	bb02      	cbnz	r2, 800d75a <_dtoa_r+0xa62>
 800d718:	4601      	mov	r1, r0
 800d71a:	ee18 0a10 	vmov	r0, s16
 800d71e:	f000 fd99 	bl	800e254 <__mcmp>
 800d722:	4602      	mov	r2, r0
 800d724:	4629      	mov	r1, r5
 800d726:	4620      	mov	r0, r4
 800d728:	9207      	str	r2, [sp, #28]
 800d72a:	f000 fb51 	bl	800ddd0 <_Bfree>
 800d72e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d732:	ea43 0102 	orr.w	r1, r3, r2
 800d736:	9b04      	ldr	r3, [sp, #16]
 800d738:	430b      	orrs	r3, r1
 800d73a:	464d      	mov	r5, r9
 800d73c:	d10f      	bne.n	800d75e <_dtoa_r+0xa66>
 800d73e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d742:	d02a      	beq.n	800d79a <_dtoa_r+0xaa2>
 800d744:	9b03      	ldr	r3, [sp, #12]
 800d746:	2b00      	cmp	r3, #0
 800d748:	dd02      	ble.n	800d750 <_dtoa_r+0xa58>
 800d74a:	9b02      	ldr	r3, [sp, #8]
 800d74c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d750:	f88b a000 	strb.w	sl, [fp]
 800d754:	e775      	b.n	800d642 <_dtoa_r+0x94a>
 800d756:	4638      	mov	r0, r7
 800d758:	e7ba      	b.n	800d6d0 <_dtoa_r+0x9d8>
 800d75a:	2201      	movs	r2, #1
 800d75c:	e7e2      	b.n	800d724 <_dtoa_r+0xa2c>
 800d75e:	9b03      	ldr	r3, [sp, #12]
 800d760:	2b00      	cmp	r3, #0
 800d762:	db04      	blt.n	800d76e <_dtoa_r+0xa76>
 800d764:	9906      	ldr	r1, [sp, #24]
 800d766:	430b      	orrs	r3, r1
 800d768:	9904      	ldr	r1, [sp, #16]
 800d76a:	430b      	orrs	r3, r1
 800d76c:	d122      	bne.n	800d7b4 <_dtoa_r+0xabc>
 800d76e:	2a00      	cmp	r2, #0
 800d770:	ddee      	ble.n	800d750 <_dtoa_r+0xa58>
 800d772:	ee18 1a10 	vmov	r1, s16
 800d776:	2201      	movs	r2, #1
 800d778:	4620      	mov	r0, r4
 800d77a:	f000 fcfb 	bl	800e174 <__lshift>
 800d77e:	4631      	mov	r1, r6
 800d780:	ee08 0a10 	vmov	s16, r0
 800d784:	f000 fd66 	bl	800e254 <__mcmp>
 800d788:	2800      	cmp	r0, #0
 800d78a:	dc03      	bgt.n	800d794 <_dtoa_r+0xa9c>
 800d78c:	d1e0      	bne.n	800d750 <_dtoa_r+0xa58>
 800d78e:	f01a 0f01 	tst.w	sl, #1
 800d792:	d0dd      	beq.n	800d750 <_dtoa_r+0xa58>
 800d794:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d798:	d1d7      	bne.n	800d74a <_dtoa_r+0xa52>
 800d79a:	2339      	movs	r3, #57	; 0x39
 800d79c:	f88b 3000 	strb.w	r3, [fp]
 800d7a0:	462b      	mov	r3, r5
 800d7a2:	461d      	mov	r5, r3
 800d7a4:	3b01      	subs	r3, #1
 800d7a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d7aa:	2a39      	cmp	r2, #57	; 0x39
 800d7ac:	d071      	beq.n	800d892 <_dtoa_r+0xb9a>
 800d7ae:	3201      	adds	r2, #1
 800d7b0:	701a      	strb	r2, [r3, #0]
 800d7b2:	e746      	b.n	800d642 <_dtoa_r+0x94a>
 800d7b4:	2a00      	cmp	r2, #0
 800d7b6:	dd07      	ble.n	800d7c8 <_dtoa_r+0xad0>
 800d7b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d7bc:	d0ed      	beq.n	800d79a <_dtoa_r+0xaa2>
 800d7be:	f10a 0301 	add.w	r3, sl, #1
 800d7c2:	f88b 3000 	strb.w	r3, [fp]
 800d7c6:	e73c      	b.n	800d642 <_dtoa_r+0x94a>
 800d7c8:	9b05      	ldr	r3, [sp, #20]
 800d7ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d7ce:	4599      	cmp	r9, r3
 800d7d0:	d047      	beq.n	800d862 <_dtoa_r+0xb6a>
 800d7d2:	ee18 1a10 	vmov	r1, s16
 800d7d6:	2300      	movs	r3, #0
 800d7d8:	220a      	movs	r2, #10
 800d7da:	4620      	mov	r0, r4
 800d7dc:	f000 fb1a 	bl	800de14 <__multadd>
 800d7e0:	45b8      	cmp	r8, r7
 800d7e2:	ee08 0a10 	vmov	s16, r0
 800d7e6:	f04f 0300 	mov.w	r3, #0
 800d7ea:	f04f 020a 	mov.w	r2, #10
 800d7ee:	4641      	mov	r1, r8
 800d7f0:	4620      	mov	r0, r4
 800d7f2:	d106      	bne.n	800d802 <_dtoa_r+0xb0a>
 800d7f4:	f000 fb0e 	bl	800de14 <__multadd>
 800d7f8:	4680      	mov	r8, r0
 800d7fa:	4607      	mov	r7, r0
 800d7fc:	f109 0901 	add.w	r9, r9, #1
 800d800:	e772      	b.n	800d6e8 <_dtoa_r+0x9f0>
 800d802:	f000 fb07 	bl	800de14 <__multadd>
 800d806:	4639      	mov	r1, r7
 800d808:	4680      	mov	r8, r0
 800d80a:	2300      	movs	r3, #0
 800d80c:	220a      	movs	r2, #10
 800d80e:	4620      	mov	r0, r4
 800d810:	f000 fb00 	bl	800de14 <__multadd>
 800d814:	4607      	mov	r7, r0
 800d816:	e7f1      	b.n	800d7fc <_dtoa_r+0xb04>
 800d818:	9b03      	ldr	r3, [sp, #12]
 800d81a:	9302      	str	r3, [sp, #8]
 800d81c:	9d01      	ldr	r5, [sp, #4]
 800d81e:	ee18 0a10 	vmov	r0, s16
 800d822:	4631      	mov	r1, r6
 800d824:	f7ff f9da 	bl	800cbdc <quorem>
 800d828:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d82c:	9b01      	ldr	r3, [sp, #4]
 800d82e:	f805 ab01 	strb.w	sl, [r5], #1
 800d832:	1aea      	subs	r2, r5, r3
 800d834:	9b02      	ldr	r3, [sp, #8]
 800d836:	4293      	cmp	r3, r2
 800d838:	dd09      	ble.n	800d84e <_dtoa_r+0xb56>
 800d83a:	ee18 1a10 	vmov	r1, s16
 800d83e:	2300      	movs	r3, #0
 800d840:	220a      	movs	r2, #10
 800d842:	4620      	mov	r0, r4
 800d844:	f000 fae6 	bl	800de14 <__multadd>
 800d848:	ee08 0a10 	vmov	s16, r0
 800d84c:	e7e7      	b.n	800d81e <_dtoa_r+0xb26>
 800d84e:	9b02      	ldr	r3, [sp, #8]
 800d850:	2b00      	cmp	r3, #0
 800d852:	bfc8      	it	gt
 800d854:	461d      	movgt	r5, r3
 800d856:	9b01      	ldr	r3, [sp, #4]
 800d858:	bfd8      	it	le
 800d85a:	2501      	movle	r5, #1
 800d85c:	441d      	add	r5, r3
 800d85e:	f04f 0800 	mov.w	r8, #0
 800d862:	ee18 1a10 	vmov	r1, s16
 800d866:	2201      	movs	r2, #1
 800d868:	4620      	mov	r0, r4
 800d86a:	f000 fc83 	bl	800e174 <__lshift>
 800d86e:	4631      	mov	r1, r6
 800d870:	ee08 0a10 	vmov	s16, r0
 800d874:	f000 fcee 	bl	800e254 <__mcmp>
 800d878:	2800      	cmp	r0, #0
 800d87a:	dc91      	bgt.n	800d7a0 <_dtoa_r+0xaa8>
 800d87c:	d102      	bne.n	800d884 <_dtoa_r+0xb8c>
 800d87e:	f01a 0f01 	tst.w	sl, #1
 800d882:	d18d      	bne.n	800d7a0 <_dtoa_r+0xaa8>
 800d884:	462b      	mov	r3, r5
 800d886:	461d      	mov	r5, r3
 800d888:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d88c:	2a30      	cmp	r2, #48	; 0x30
 800d88e:	d0fa      	beq.n	800d886 <_dtoa_r+0xb8e>
 800d890:	e6d7      	b.n	800d642 <_dtoa_r+0x94a>
 800d892:	9a01      	ldr	r2, [sp, #4]
 800d894:	429a      	cmp	r2, r3
 800d896:	d184      	bne.n	800d7a2 <_dtoa_r+0xaaa>
 800d898:	9b00      	ldr	r3, [sp, #0]
 800d89a:	3301      	adds	r3, #1
 800d89c:	9300      	str	r3, [sp, #0]
 800d89e:	2331      	movs	r3, #49	; 0x31
 800d8a0:	7013      	strb	r3, [r2, #0]
 800d8a2:	e6ce      	b.n	800d642 <_dtoa_r+0x94a>
 800d8a4:	4b09      	ldr	r3, [pc, #36]	; (800d8cc <_dtoa_r+0xbd4>)
 800d8a6:	f7ff ba95 	b.w	800cdd4 <_dtoa_r+0xdc>
 800d8aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	f47f aa6e 	bne.w	800cd8e <_dtoa_r+0x96>
 800d8b2:	4b07      	ldr	r3, [pc, #28]	; (800d8d0 <_dtoa_r+0xbd8>)
 800d8b4:	f7ff ba8e 	b.w	800cdd4 <_dtoa_r+0xdc>
 800d8b8:	9b02      	ldr	r3, [sp, #8]
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	dcae      	bgt.n	800d81c <_dtoa_r+0xb24>
 800d8be:	9b06      	ldr	r3, [sp, #24]
 800d8c0:	2b02      	cmp	r3, #2
 800d8c2:	f73f aea8 	bgt.w	800d616 <_dtoa_r+0x91e>
 800d8c6:	e7a9      	b.n	800d81c <_dtoa_r+0xb24>
 800d8c8:	0800ecdb 	.word	0x0800ecdb
 800d8cc:	0800ec38 	.word	0x0800ec38
 800d8d0:	0800ec5c 	.word	0x0800ec5c

0800d8d4 <__sflush_r>:
 800d8d4:	898a      	ldrh	r2, [r1, #12]
 800d8d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8da:	4605      	mov	r5, r0
 800d8dc:	0710      	lsls	r0, r2, #28
 800d8de:	460c      	mov	r4, r1
 800d8e0:	d458      	bmi.n	800d994 <__sflush_r+0xc0>
 800d8e2:	684b      	ldr	r3, [r1, #4]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	dc05      	bgt.n	800d8f4 <__sflush_r+0x20>
 800d8e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	dc02      	bgt.n	800d8f4 <__sflush_r+0x20>
 800d8ee:	2000      	movs	r0, #0
 800d8f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d8f6:	2e00      	cmp	r6, #0
 800d8f8:	d0f9      	beq.n	800d8ee <__sflush_r+0x1a>
 800d8fa:	2300      	movs	r3, #0
 800d8fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d900:	682f      	ldr	r7, [r5, #0]
 800d902:	602b      	str	r3, [r5, #0]
 800d904:	d032      	beq.n	800d96c <__sflush_r+0x98>
 800d906:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d908:	89a3      	ldrh	r3, [r4, #12]
 800d90a:	075a      	lsls	r2, r3, #29
 800d90c:	d505      	bpl.n	800d91a <__sflush_r+0x46>
 800d90e:	6863      	ldr	r3, [r4, #4]
 800d910:	1ac0      	subs	r0, r0, r3
 800d912:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d914:	b10b      	cbz	r3, 800d91a <__sflush_r+0x46>
 800d916:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d918:	1ac0      	subs	r0, r0, r3
 800d91a:	2300      	movs	r3, #0
 800d91c:	4602      	mov	r2, r0
 800d91e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d920:	6a21      	ldr	r1, [r4, #32]
 800d922:	4628      	mov	r0, r5
 800d924:	47b0      	blx	r6
 800d926:	1c43      	adds	r3, r0, #1
 800d928:	89a3      	ldrh	r3, [r4, #12]
 800d92a:	d106      	bne.n	800d93a <__sflush_r+0x66>
 800d92c:	6829      	ldr	r1, [r5, #0]
 800d92e:	291d      	cmp	r1, #29
 800d930:	d82c      	bhi.n	800d98c <__sflush_r+0xb8>
 800d932:	4a2a      	ldr	r2, [pc, #168]	; (800d9dc <__sflush_r+0x108>)
 800d934:	40ca      	lsrs	r2, r1
 800d936:	07d6      	lsls	r6, r2, #31
 800d938:	d528      	bpl.n	800d98c <__sflush_r+0xb8>
 800d93a:	2200      	movs	r2, #0
 800d93c:	6062      	str	r2, [r4, #4]
 800d93e:	04d9      	lsls	r1, r3, #19
 800d940:	6922      	ldr	r2, [r4, #16]
 800d942:	6022      	str	r2, [r4, #0]
 800d944:	d504      	bpl.n	800d950 <__sflush_r+0x7c>
 800d946:	1c42      	adds	r2, r0, #1
 800d948:	d101      	bne.n	800d94e <__sflush_r+0x7a>
 800d94a:	682b      	ldr	r3, [r5, #0]
 800d94c:	b903      	cbnz	r3, 800d950 <__sflush_r+0x7c>
 800d94e:	6560      	str	r0, [r4, #84]	; 0x54
 800d950:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d952:	602f      	str	r7, [r5, #0]
 800d954:	2900      	cmp	r1, #0
 800d956:	d0ca      	beq.n	800d8ee <__sflush_r+0x1a>
 800d958:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d95c:	4299      	cmp	r1, r3
 800d95e:	d002      	beq.n	800d966 <__sflush_r+0x92>
 800d960:	4628      	mov	r0, r5
 800d962:	f7fe fa93 	bl	800be8c <_free_r>
 800d966:	2000      	movs	r0, #0
 800d968:	6360      	str	r0, [r4, #52]	; 0x34
 800d96a:	e7c1      	b.n	800d8f0 <__sflush_r+0x1c>
 800d96c:	6a21      	ldr	r1, [r4, #32]
 800d96e:	2301      	movs	r3, #1
 800d970:	4628      	mov	r0, r5
 800d972:	47b0      	blx	r6
 800d974:	1c41      	adds	r1, r0, #1
 800d976:	d1c7      	bne.n	800d908 <__sflush_r+0x34>
 800d978:	682b      	ldr	r3, [r5, #0]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d0c4      	beq.n	800d908 <__sflush_r+0x34>
 800d97e:	2b1d      	cmp	r3, #29
 800d980:	d001      	beq.n	800d986 <__sflush_r+0xb2>
 800d982:	2b16      	cmp	r3, #22
 800d984:	d101      	bne.n	800d98a <__sflush_r+0xb6>
 800d986:	602f      	str	r7, [r5, #0]
 800d988:	e7b1      	b.n	800d8ee <__sflush_r+0x1a>
 800d98a:	89a3      	ldrh	r3, [r4, #12]
 800d98c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d990:	81a3      	strh	r3, [r4, #12]
 800d992:	e7ad      	b.n	800d8f0 <__sflush_r+0x1c>
 800d994:	690f      	ldr	r7, [r1, #16]
 800d996:	2f00      	cmp	r7, #0
 800d998:	d0a9      	beq.n	800d8ee <__sflush_r+0x1a>
 800d99a:	0793      	lsls	r3, r2, #30
 800d99c:	680e      	ldr	r6, [r1, #0]
 800d99e:	bf08      	it	eq
 800d9a0:	694b      	ldreq	r3, [r1, #20]
 800d9a2:	600f      	str	r7, [r1, #0]
 800d9a4:	bf18      	it	ne
 800d9a6:	2300      	movne	r3, #0
 800d9a8:	eba6 0807 	sub.w	r8, r6, r7
 800d9ac:	608b      	str	r3, [r1, #8]
 800d9ae:	f1b8 0f00 	cmp.w	r8, #0
 800d9b2:	dd9c      	ble.n	800d8ee <__sflush_r+0x1a>
 800d9b4:	6a21      	ldr	r1, [r4, #32]
 800d9b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d9b8:	4643      	mov	r3, r8
 800d9ba:	463a      	mov	r2, r7
 800d9bc:	4628      	mov	r0, r5
 800d9be:	47b0      	blx	r6
 800d9c0:	2800      	cmp	r0, #0
 800d9c2:	dc06      	bgt.n	800d9d2 <__sflush_r+0xfe>
 800d9c4:	89a3      	ldrh	r3, [r4, #12]
 800d9c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d9ca:	81a3      	strh	r3, [r4, #12]
 800d9cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d9d0:	e78e      	b.n	800d8f0 <__sflush_r+0x1c>
 800d9d2:	4407      	add	r7, r0
 800d9d4:	eba8 0800 	sub.w	r8, r8, r0
 800d9d8:	e7e9      	b.n	800d9ae <__sflush_r+0xda>
 800d9da:	bf00      	nop
 800d9dc:	20400001 	.word	0x20400001

0800d9e0 <_fflush_r>:
 800d9e0:	b538      	push	{r3, r4, r5, lr}
 800d9e2:	690b      	ldr	r3, [r1, #16]
 800d9e4:	4605      	mov	r5, r0
 800d9e6:	460c      	mov	r4, r1
 800d9e8:	b913      	cbnz	r3, 800d9f0 <_fflush_r+0x10>
 800d9ea:	2500      	movs	r5, #0
 800d9ec:	4628      	mov	r0, r5
 800d9ee:	bd38      	pop	{r3, r4, r5, pc}
 800d9f0:	b118      	cbz	r0, 800d9fa <_fflush_r+0x1a>
 800d9f2:	6983      	ldr	r3, [r0, #24]
 800d9f4:	b90b      	cbnz	r3, 800d9fa <_fflush_r+0x1a>
 800d9f6:	f000 f887 	bl	800db08 <__sinit>
 800d9fa:	4b14      	ldr	r3, [pc, #80]	; (800da4c <_fflush_r+0x6c>)
 800d9fc:	429c      	cmp	r4, r3
 800d9fe:	d11b      	bne.n	800da38 <_fflush_r+0x58>
 800da00:	686c      	ldr	r4, [r5, #4]
 800da02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da06:	2b00      	cmp	r3, #0
 800da08:	d0ef      	beq.n	800d9ea <_fflush_r+0xa>
 800da0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800da0c:	07d0      	lsls	r0, r2, #31
 800da0e:	d404      	bmi.n	800da1a <_fflush_r+0x3a>
 800da10:	0599      	lsls	r1, r3, #22
 800da12:	d402      	bmi.n	800da1a <_fflush_r+0x3a>
 800da14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da16:	f000 f91a 	bl	800dc4e <__retarget_lock_acquire_recursive>
 800da1a:	4628      	mov	r0, r5
 800da1c:	4621      	mov	r1, r4
 800da1e:	f7ff ff59 	bl	800d8d4 <__sflush_r>
 800da22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800da24:	07da      	lsls	r2, r3, #31
 800da26:	4605      	mov	r5, r0
 800da28:	d4e0      	bmi.n	800d9ec <_fflush_r+0xc>
 800da2a:	89a3      	ldrh	r3, [r4, #12]
 800da2c:	059b      	lsls	r3, r3, #22
 800da2e:	d4dd      	bmi.n	800d9ec <_fflush_r+0xc>
 800da30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800da32:	f000 f90d 	bl	800dc50 <__retarget_lock_release_recursive>
 800da36:	e7d9      	b.n	800d9ec <_fflush_r+0xc>
 800da38:	4b05      	ldr	r3, [pc, #20]	; (800da50 <_fflush_r+0x70>)
 800da3a:	429c      	cmp	r4, r3
 800da3c:	d101      	bne.n	800da42 <_fflush_r+0x62>
 800da3e:	68ac      	ldr	r4, [r5, #8]
 800da40:	e7df      	b.n	800da02 <_fflush_r+0x22>
 800da42:	4b04      	ldr	r3, [pc, #16]	; (800da54 <_fflush_r+0x74>)
 800da44:	429c      	cmp	r4, r3
 800da46:	bf08      	it	eq
 800da48:	68ec      	ldreq	r4, [r5, #12]
 800da4a:	e7da      	b.n	800da02 <_fflush_r+0x22>
 800da4c:	0800ed0c 	.word	0x0800ed0c
 800da50:	0800ed2c 	.word	0x0800ed2c
 800da54:	0800ecec 	.word	0x0800ecec

0800da58 <std>:
 800da58:	2300      	movs	r3, #0
 800da5a:	b510      	push	{r4, lr}
 800da5c:	4604      	mov	r4, r0
 800da5e:	e9c0 3300 	strd	r3, r3, [r0]
 800da62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800da66:	6083      	str	r3, [r0, #8]
 800da68:	8181      	strh	r1, [r0, #12]
 800da6a:	6643      	str	r3, [r0, #100]	; 0x64
 800da6c:	81c2      	strh	r2, [r0, #14]
 800da6e:	6183      	str	r3, [r0, #24]
 800da70:	4619      	mov	r1, r3
 800da72:	2208      	movs	r2, #8
 800da74:	305c      	adds	r0, #92	; 0x5c
 800da76:	f7fe fa01 	bl	800be7c <memset>
 800da7a:	4b05      	ldr	r3, [pc, #20]	; (800da90 <std+0x38>)
 800da7c:	6263      	str	r3, [r4, #36]	; 0x24
 800da7e:	4b05      	ldr	r3, [pc, #20]	; (800da94 <std+0x3c>)
 800da80:	62a3      	str	r3, [r4, #40]	; 0x28
 800da82:	4b05      	ldr	r3, [pc, #20]	; (800da98 <std+0x40>)
 800da84:	62e3      	str	r3, [r4, #44]	; 0x2c
 800da86:	4b05      	ldr	r3, [pc, #20]	; (800da9c <std+0x44>)
 800da88:	6224      	str	r4, [r4, #32]
 800da8a:	6323      	str	r3, [r4, #48]	; 0x30
 800da8c:	bd10      	pop	{r4, pc}
 800da8e:	bf00      	nop
 800da90:	0800e739 	.word	0x0800e739
 800da94:	0800e75b 	.word	0x0800e75b
 800da98:	0800e793 	.word	0x0800e793
 800da9c:	0800e7b7 	.word	0x0800e7b7

0800daa0 <_cleanup_r>:
 800daa0:	4901      	ldr	r1, [pc, #4]	; (800daa8 <_cleanup_r+0x8>)
 800daa2:	f000 b8af 	b.w	800dc04 <_fwalk_reent>
 800daa6:	bf00      	nop
 800daa8:	0800d9e1 	.word	0x0800d9e1

0800daac <__sfmoreglue>:
 800daac:	b570      	push	{r4, r5, r6, lr}
 800daae:	2268      	movs	r2, #104	; 0x68
 800dab0:	1e4d      	subs	r5, r1, #1
 800dab2:	4355      	muls	r5, r2
 800dab4:	460e      	mov	r6, r1
 800dab6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800daba:	f7fe fa53 	bl	800bf64 <_malloc_r>
 800dabe:	4604      	mov	r4, r0
 800dac0:	b140      	cbz	r0, 800dad4 <__sfmoreglue+0x28>
 800dac2:	2100      	movs	r1, #0
 800dac4:	e9c0 1600 	strd	r1, r6, [r0]
 800dac8:	300c      	adds	r0, #12
 800daca:	60a0      	str	r0, [r4, #8]
 800dacc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800dad0:	f7fe f9d4 	bl	800be7c <memset>
 800dad4:	4620      	mov	r0, r4
 800dad6:	bd70      	pop	{r4, r5, r6, pc}

0800dad8 <__sfp_lock_acquire>:
 800dad8:	4801      	ldr	r0, [pc, #4]	; (800dae0 <__sfp_lock_acquire+0x8>)
 800dada:	f000 b8b8 	b.w	800dc4e <__retarget_lock_acquire_recursive>
 800dade:	bf00      	nop
 800dae0:	2000086d 	.word	0x2000086d

0800dae4 <__sfp_lock_release>:
 800dae4:	4801      	ldr	r0, [pc, #4]	; (800daec <__sfp_lock_release+0x8>)
 800dae6:	f000 b8b3 	b.w	800dc50 <__retarget_lock_release_recursive>
 800daea:	bf00      	nop
 800daec:	2000086d 	.word	0x2000086d

0800daf0 <__sinit_lock_acquire>:
 800daf0:	4801      	ldr	r0, [pc, #4]	; (800daf8 <__sinit_lock_acquire+0x8>)
 800daf2:	f000 b8ac 	b.w	800dc4e <__retarget_lock_acquire_recursive>
 800daf6:	bf00      	nop
 800daf8:	2000086e 	.word	0x2000086e

0800dafc <__sinit_lock_release>:
 800dafc:	4801      	ldr	r0, [pc, #4]	; (800db04 <__sinit_lock_release+0x8>)
 800dafe:	f000 b8a7 	b.w	800dc50 <__retarget_lock_release_recursive>
 800db02:	bf00      	nop
 800db04:	2000086e 	.word	0x2000086e

0800db08 <__sinit>:
 800db08:	b510      	push	{r4, lr}
 800db0a:	4604      	mov	r4, r0
 800db0c:	f7ff fff0 	bl	800daf0 <__sinit_lock_acquire>
 800db10:	69a3      	ldr	r3, [r4, #24]
 800db12:	b11b      	cbz	r3, 800db1c <__sinit+0x14>
 800db14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db18:	f7ff bff0 	b.w	800dafc <__sinit_lock_release>
 800db1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800db20:	6523      	str	r3, [r4, #80]	; 0x50
 800db22:	4b13      	ldr	r3, [pc, #76]	; (800db70 <__sinit+0x68>)
 800db24:	4a13      	ldr	r2, [pc, #76]	; (800db74 <__sinit+0x6c>)
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	62a2      	str	r2, [r4, #40]	; 0x28
 800db2a:	42a3      	cmp	r3, r4
 800db2c:	bf04      	itt	eq
 800db2e:	2301      	moveq	r3, #1
 800db30:	61a3      	streq	r3, [r4, #24]
 800db32:	4620      	mov	r0, r4
 800db34:	f000 f820 	bl	800db78 <__sfp>
 800db38:	6060      	str	r0, [r4, #4]
 800db3a:	4620      	mov	r0, r4
 800db3c:	f000 f81c 	bl	800db78 <__sfp>
 800db40:	60a0      	str	r0, [r4, #8]
 800db42:	4620      	mov	r0, r4
 800db44:	f000 f818 	bl	800db78 <__sfp>
 800db48:	2200      	movs	r2, #0
 800db4a:	60e0      	str	r0, [r4, #12]
 800db4c:	2104      	movs	r1, #4
 800db4e:	6860      	ldr	r0, [r4, #4]
 800db50:	f7ff ff82 	bl	800da58 <std>
 800db54:	68a0      	ldr	r0, [r4, #8]
 800db56:	2201      	movs	r2, #1
 800db58:	2109      	movs	r1, #9
 800db5a:	f7ff ff7d 	bl	800da58 <std>
 800db5e:	68e0      	ldr	r0, [r4, #12]
 800db60:	2202      	movs	r2, #2
 800db62:	2112      	movs	r1, #18
 800db64:	f7ff ff78 	bl	800da58 <std>
 800db68:	2301      	movs	r3, #1
 800db6a:	61a3      	str	r3, [r4, #24]
 800db6c:	e7d2      	b.n	800db14 <__sinit+0xc>
 800db6e:	bf00      	nop
 800db70:	0800ec24 	.word	0x0800ec24
 800db74:	0800daa1 	.word	0x0800daa1

0800db78 <__sfp>:
 800db78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db7a:	4607      	mov	r7, r0
 800db7c:	f7ff ffac 	bl	800dad8 <__sfp_lock_acquire>
 800db80:	4b1e      	ldr	r3, [pc, #120]	; (800dbfc <__sfp+0x84>)
 800db82:	681e      	ldr	r6, [r3, #0]
 800db84:	69b3      	ldr	r3, [r6, #24]
 800db86:	b913      	cbnz	r3, 800db8e <__sfp+0x16>
 800db88:	4630      	mov	r0, r6
 800db8a:	f7ff ffbd 	bl	800db08 <__sinit>
 800db8e:	3648      	adds	r6, #72	; 0x48
 800db90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800db94:	3b01      	subs	r3, #1
 800db96:	d503      	bpl.n	800dba0 <__sfp+0x28>
 800db98:	6833      	ldr	r3, [r6, #0]
 800db9a:	b30b      	cbz	r3, 800dbe0 <__sfp+0x68>
 800db9c:	6836      	ldr	r6, [r6, #0]
 800db9e:	e7f7      	b.n	800db90 <__sfp+0x18>
 800dba0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dba4:	b9d5      	cbnz	r5, 800dbdc <__sfp+0x64>
 800dba6:	4b16      	ldr	r3, [pc, #88]	; (800dc00 <__sfp+0x88>)
 800dba8:	60e3      	str	r3, [r4, #12]
 800dbaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dbae:	6665      	str	r5, [r4, #100]	; 0x64
 800dbb0:	f000 f84c 	bl	800dc4c <__retarget_lock_init_recursive>
 800dbb4:	f7ff ff96 	bl	800dae4 <__sfp_lock_release>
 800dbb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dbbc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dbc0:	6025      	str	r5, [r4, #0]
 800dbc2:	61a5      	str	r5, [r4, #24]
 800dbc4:	2208      	movs	r2, #8
 800dbc6:	4629      	mov	r1, r5
 800dbc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dbcc:	f7fe f956 	bl	800be7c <memset>
 800dbd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dbd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dbd8:	4620      	mov	r0, r4
 800dbda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dbdc:	3468      	adds	r4, #104	; 0x68
 800dbde:	e7d9      	b.n	800db94 <__sfp+0x1c>
 800dbe0:	2104      	movs	r1, #4
 800dbe2:	4638      	mov	r0, r7
 800dbe4:	f7ff ff62 	bl	800daac <__sfmoreglue>
 800dbe8:	4604      	mov	r4, r0
 800dbea:	6030      	str	r0, [r6, #0]
 800dbec:	2800      	cmp	r0, #0
 800dbee:	d1d5      	bne.n	800db9c <__sfp+0x24>
 800dbf0:	f7ff ff78 	bl	800dae4 <__sfp_lock_release>
 800dbf4:	230c      	movs	r3, #12
 800dbf6:	603b      	str	r3, [r7, #0]
 800dbf8:	e7ee      	b.n	800dbd8 <__sfp+0x60>
 800dbfa:	bf00      	nop
 800dbfc:	0800ec24 	.word	0x0800ec24
 800dc00:	ffff0001 	.word	0xffff0001

0800dc04 <_fwalk_reent>:
 800dc04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc08:	4606      	mov	r6, r0
 800dc0a:	4688      	mov	r8, r1
 800dc0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dc10:	2700      	movs	r7, #0
 800dc12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dc16:	f1b9 0901 	subs.w	r9, r9, #1
 800dc1a:	d505      	bpl.n	800dc28 <_fwalk_reent+0x24>
 800dc1c:	6824      	ldr	r4, [r4, #0]
 800dc1e:	2c00      	cmp	r4, #0
 800dc20:	d1f7      	bne.n	800dc12 <_fwalk_reent+0xe>
 800dc22:	4638      	mov	r0, r7
 800dc24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc28:	89ab      	ldrh	r3, [r5, #12]
 800dc2a:	2b01      	cmp	r3, #1
 800dc2c:	d907      	bls.n	800dc3e <_fwalk_reent+0x3a>
 800dc2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dc32:	3301      	adds	r3, #1
 800dc34:	d003      	beq.n	800dc3e <_fwalk_reent+0x3a>
 800dc36:	4629      	mov	r1, r5
 800dc38:	4630      	mov	r0, r6
 800dc3a:	47c0      	blx	r8
 800dc3c:	4307      	orrs	r7, r0
 800dc3e:	3568      	adds	r5, #104	; 0x68
 800dc40:	e7e9      	b.n	800dc16 <_fwalk_reent+0x12>
	...

0800dc44 <_localeconv_r>:
 800dc44:	4800      	ldr	r0, [pc, #0]	; (800dc48 <_localeconv_r+0x4>)
 800dc46:	4770      	bx	lr
 800dc48:	20000174 	.word	0x20000174

0800dc4c <__retarget_lock_init_recursive>:
 800dc4c:	4770      	bx	lr

0800dc4e <__retarget_lock_acquire_recursive>:
 800dc4e:	4770      	bx	lr

0800dc50 <__retarget_lock_release_recursive>:
 800dc50:	4770      	bx	lr

0800dc52 <__swhatbuf_r>:
 800dc52:	b570      	push	{r4, r5, r6, lr}
 800dc54:	460e      	mov	r6, r1
 800dc56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dc5a:	2900      	cmp	r1, #0
 800dc5c:	b096      	sub	sp, #88	; 0x58
 800dc5e:	4614      	mov	r4, r2
 800dc60:	461d      	mov	r5, r3
 800dc62:	da08      	bge.n	800dc76 <__swhatbuf_r+0x24>
 800dc64:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800dc68:	2200      	movs	r2, #0
 800dc6a:	602a      	str	r2, [r5, #0]
 800dc6c:	061a      	lsls	r2, r3, #24
 800dc6e:	d410      	bmi.n	800dc92 <__swhatbuf_r+0x40>
 800dc70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dc74:	e00e      	b.n	800dc94 <__swhatbuf_r+0x42>
 800dc76:	466a      	mov	r2, sp
 800dc78:	f000 fdf4 	bl	800e864 <_fstat_r>
 800dc7c:	2800      	cmp	r0, #0
 800dc7e:	dbf1      	blt.n	800dc64 <__swhatbuf_r+0x12>
 800dc80:	9a01      	ldr	r2, [sp, #4]
 800dc82:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dc86:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dc8a:	425a      	negs	r2, r3
 800dc8c:	415a      	adcs	r2, r3
 800dc8e:	602a      	str	r2, [r5, #0]
 800dc90:	e7ee      	b.n	800dc70 <__swhatbuf_r+0x1e>
 800dc92:	2340      	movs	r3, #64	; 0x40
 800dc94:	2000      	movs	r0, #0
 800dc96:	6023      	str	r3, [r4, #0]
 800dc98:	b016      	add	sp, #88	; 0x58
 800dc9a:	bd70      	pop	{r4, r5, r6, pc}

0800dc9c <__smakebuf_r>:
 800dc9c:	898b      	ldrh	r3, [r1, #12]
 800dc9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dca0:	079d      	lsls	r5, r3, #30
 800dca2:	4606      	mov	r6, r0
 800dca4:	460c      	mov	r4, r1
 800dca6:	d507      	bpl.n	800dcb8 <__smakebuf_r+0x1c>
 800dca8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dcac:	6023      	str	r3, [r4, #0]
 800dcae:	6123      	str	r3, [r4, #16]
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	6163      	str	r3, [r4, #20]
 800dcb4:	b002      	add	sp, #8
 800dcb6:	bd70      	pop	{r4, r5, r6, pc}
 800dcb8:	ab01      	add	r3, sp, #4
 800dcba:	466a      	mov	r2, sp
 800dcbc:	f7ff ffc9 	bl	800dc52 <__swhatbuf_r>
 800dcc0:	9900      	ldr	r1, [sp, #0]
 800dcc2:	4605      	mov	r5, r0
 800dcc4:	4630      	mov	r0, r6
 800dcc6:	f7fe f94d 	bl	800bf64 <_malloc_r>
 800dcca:	b948      	cbnz	r0, 800dce0 <__smakebuf_r+0x44>
 800dccc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dcd0:	059a      	lsls	r2, r3, #22
 800dcd2:	d4ef      	bmi.n	800dcb4 <__smakebuf_r+0x18>
 800dcd4:	f023 0303 	bic.w	r3, r3, #3
 800dcd8:	f043 0302 	orr.w	r3, r3, #2
 800dcdc:	81a3      	strh	r3, [r4, #12]
 800dcde:	e7e3      	b.n	800dca8 <__smakebuf_r+0xc>
 800dce0:	4b0d      	ldr	r3, [pc, #52]	; (800dd18 <__smakebuf_r+0x7c>)
 800dce2:	62b3      	str	r3, [r6, #40]	; 0x28
 800dce4:	89a3      	ldrh	r3, [r4, #12]
 800dce6:	6020      	str	r0, [r4, #0]
 800dce8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcec:	81a3      	strh	r3, [r4, #12]
 800dcee:	9b00      	ldr	r3, [sp, #0]
 800dcf0:	6163      	str	r3, [r4, #20]
 800dcf2:	9b01      	ldr	r3, [sp, #4]
 800dcf4:	6120      	str	r0, [r4, #16]
 800dcf6:	b15b      	cbz	r3, 800dd10 <__smakebuf_r+0x74>
 800dcf8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dcfc:	4630      	mov	r0, r6
 800dcfe:	f000 fdc3 	bl	800e888 <_isatty_r>
 800dd02:	b128      	cbz	r0, 800dd10 <__smakebuf_r+0x74>
 800dd04:	89a3      	ldrh	r3, [r4, #12]
 800dd06:	f023 0303 	bic.w	r3, r3, #3
 800dd0a:	f043 0301 	orr.w	r3, r3, #1
 800dd0e:	81a3      	strh	r3, [r4, #12]
 800dd10:	89a0      	ldrh	r0, [r4, #12]
 800dd12:	4305      	orrs	r5, r0
 800dd14:	81a5      	strh	r5, [r4, #12]
 800dd16:	e7cd      	b.n	800dcb4 <__smakebuf_r+0x18>
 800dd18:	0800daa1 	.word	0x0800daa1

0800dd1c <memcpy>:
 800dd1c:	440a      	add	r2, r1
 800dd1e:	4291      	cmp	r1, r2
 800dd20:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800dd24:	d100      	bne.n	800dd28 <memcpy+0xc>
 800dd26:	4770      	bx	lr
 800dd28:	b510      	push	{r4, lr}
 800dd2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd32:	4291      	cmp	r1, r2
 800dd34:	d1f9      	bne.n	800dd2a <memcpy+0xe>
 800dd36:	bd10      	pop	{r4, pc}

0800dd38 <__malloc_lock>:
 800dd38:	4801      	ldr	r0, [pc, #4]	; (800dd40 <__malloc_lock+0x8>)
 800dd3a:	f7ff bf88 	b.w	800dc4e <__retarget_lock_acquire_recursive>
 800dd3e:	bf00      	nop
 800dd40:	2000086c 	.word	0x2000086c

0800dd44 <__malloc_unlock>:
 800dd44:	4801      	ldr	r0, [pc, #4]	; (800dd4c <__malloc_unlock+0x8>)
 800dd46:	f7ff bf83 	b.w	800dc50 <__retarget_lock_release_recursive>
 800dd4a:	bf00      	nop
 800dd4c:	2000086c 	.word	0x2000086c

0800dd50 <_Balloc>:
 800dd50:	b570      	push	{r4, r5, r6, lr}
 800dd52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dd54:	4604      	mov	r4, r0
 800dd56:	460d      	mov	r5, r1
 800dd58:	b976      	cbnz	r6, 800dd78 <_Balloc+0x28>
 800dd5a:	2010      	movs	r0, #16
 800dd5c:	f7fe f886 	bl	800be6c <malloc>
 800dd60:	4602      	mov	r2, r0
 800dd62:	6260      	str	r0, [r4, #36]	; 0x24
 800dd64:	b920      	cbnz	r0, 800dd70 <_Balloc+0x20>
 800dd66:	4b18      	ldr	r3, [pc, #96]	; (800ddc8 <_Balloc+0x78>)
 800dd68:	4818      	ldr	r0, [pc, #96]	; (800ddcc <_Balloc+0x7c>)
 800dd6a:	2166      	movs	r1, #102	; 0x66
 800dd6c:	f000 fd3a 	bl	800e7e4 <__assert_func>
 800dd70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd74:	6006      	str	r6, [r0, #0]
 800dd76:	60c6      	str	r6, [r0, #12]
 800dd78:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dd7a:	68f3      	ldr	r3, [r6, #12]
 800dd7c:	b183      	cbz	r3, 800dda0 <_Balloc+0x50>
 800dd7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd80:	68db      	ldr	r3, [r3, #12]
 800dd82:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dd86:	b9b8      	cbnz	r0, 800ddb8 <_Balloc+0x68>
 800dd88:	2101      	movs	r1, #1
 800dd8a:	fa01 f605 	lsl.w	r6, r1, r5
 800dd8e:	1d72      	adds	r2, r6, #5
 800dd90:	0092      	lsls	r2, r2, #2
 800dd92:	4620      	mov	r0, r4
 800dd94:	f000 fb60 	bl	800e458 <_calloc_r>
 800dd98:	b160      	cbz	r0, 800ddb4 <_Balloc+0x64>
 800dd9a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dd9e:	e00e      	b.n	800ddbe <_Balloc+0x6e>
 800dda0:	2221      	movs	r2, #33	; 0x21
 800dda2:	2104      	movs	r1, #4
 800dda4:	4620      	mov	r0, r4
 800dda6:	f000 fb57 	bl	800e458 <_calloc_r>
 800ddaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ddac:	60f0      	str	r0, [r6, #12]
 800ddae:	68db      	ldr	r3, [r3, #12]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d1e4      	bne.n	800dd7e <_Balloc+0x2e>
 800ddb4:	2000      	movs	r0, #0
 800ddb6:	bd70      	pop	{r4, r5, r6, pc}
 800ddb8:	6802      	ldr	r2, [r0, #0]
 800ddba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ddc4:	e7f7      	b.n	800ddb6 <_Balloc+0x66>
 800ddc6:	bf00      	nop
 800ddc8:	0800ec69 	.word	0x0800ec69
 800ddcc:	0800ed4c 	.word	0x0800ed4c

0800ddd0 <_Bfree>:
 800ddd0:	b570      	push	{r4, r5, r6, lr}
 800ddd2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ddd4:	4605      	mov	r5, r0
 800ddd6:	460c      	mov	r4, r1
 800ddd8:	b976      	cbnz	r6, 800ddf8 <_Bfree+0x28>
 800ddda:	2010      	movs	r0, #16
 800dddc:	f7fe f846 	bl	800be6c <malloc>
 800dde0:	4602      	mov	r2, r0
 800dde2:	6268      	str	r0, [r5, #36]	; 0x24
 800dde4:	b920      	cbnz	r0, 800ddf0 <_Bfree+0x20>
 800dde6:	4b09      	ldr	r3, [pc, #36]	; (800de0c <_Bfree+0x3c>)
 800dde8:	4809      	ldr	r0, [pc, #36]	; (800de10 <_Bfree+0x40>)
 800ddea:	218a      	movs	r1, #138	; 0x8a
 800ddec:	f000 fcfa 	bl	800e7e4 <__assert_func>
 800ddf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ddf4:	6006      	str	r6, [r0, #0]
 800ddf6:	60c6      	str	r6, [r0, #12]
 800ddf8:	b13c      	cbz	r4, 800de0a <_Bfree+0x3a>
 800ddfa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ddfc:	6862      	ldr	r2, [r4, #4]
 800ddfe:	68db      	ldr	r3, [r3, #12]
 800de00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800de04:	6021      	str	r1, [r4, #0]
 800de06:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800de0a:	bd70      	pop	{r4, r5, r6, pc}
 800de0c:	0800ec69 	.word	0x0800ec69
 800de10:	0800ed4c 	.word	0x0800ed4c

0800de14 <__multadd>:
 800de14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de18:	690d      	ldr	r5, [r1, #16]
 800de1a:	4607      	mov	r7, r0
 800de1c:	460c      	mov	r4, r1
 800de1e:	461e      	mov	r6, r3
 800de20:	f101 0c14 	add.w	ip, r1, #20
 800de24:	2000      	movs	r0, #0
 800de26:	f8dc 3000 	ldr.w	r3, [ip]
 800de2a:	b299      	uxth	r1, r3
 800de2c:	fb02 6101 	mla	r1, r2, r1, r6
 800de30:	0c1e      	lsrs	r6, r3, #16
 800de32:	0c0b      	lsrs	r3, r1, #16
 800de34:	fb02 3306 	mla	r3, r2, r6, r3
 800de38:	b289      	uxth	r1, r1
 800de3a:	3001      	adds	r0, #1
 800de3c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800de40:	4285      	cmp	r5, r0
 800de42:	f84c 1b04 	str.w	r1, [ip], #4
 800de46:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800de4a:	dcec      	bgt.n	800de26 <__multadd+0x12>
 800de4c:	b30e      	cbz	r6, 800de92 <__multadd+0x7e>
 800de4e:	68a3      	ldr	r3, [r4, #8]
 800de50:	42ab      	cmp	r3, r5
 800de52:	dc19      	bgt.n	800de88 <__multadd+0x74>
 800de54:	6861      	ldr	r1, [r4, #4]
 800de56:	4638      	mov	r0, r7
 800de58:	3101      	adds	r1, #1
 800de5a:	f7ff ff79 	bl	800dd50 <_Balloc>
 800de5e:	4680      	mov	r8, r0
 800de60:	b928      	cbnz	r0, 800de6e <__multadd+0x5a>
 800de62:	4602      	mov	r2, r0
 800de64:	4b0c      	ldr	r3, [pc, #48]	; (800de98 <__multadd+0x84>)
 800de66:	480d      	ldr	r0, [pc, #52]	; (800de9c <__multadd+0x88>)
 800de68:	21b5      	movs	r1, #181	; 0xb5
 800de6a:	f000 fcbb 	bl	800e7e4 <__assert_func>
 800de6e:	6922      	ldr	r2, [r4, #16]
 800de70:	3202      	adds	r2, #2
 800de72:	f104 010c 	add.w	r1, r4, #12
 800de76:	0092      	lsls	r2, r2, #2
 800de78:	300c      	adds	r0, #12
 800de7a:	f7ff ff4f 	bl	800dd1c <memcpy>
 800de7e:	4621      	mov	r1, r4
 800de80:	4638      	mov	r0, r7
 800de82:	f7ff ffa5 	bl	800ddd0 <_Bfree>
 800de86:	4644      	mov	r4, r8
 800de88:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800de8c:	3501      	adds	r5, #1
 800de8e:	615e      	str	r6, [r3, #20]
 800de90:	6125      	str	r5, [r4, #16]
 800de92:	4620      	mov	r0, r4
 800de94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de98:	0800ecdb 	.word	0x0800ecdb
 800de9c:	0800ed4c 	.word	0x0800ed4c

0800dea0 <__hi0bits>:
 800dea0:	0c03      	lsrs	r3, r0, #16
 800dea2:	041b      	lsls	r3, r3, #16
 800dea4:	b9d3      	cbnz	r3, 800dedc <__hi0bits+0x3c>
 800dea6:	0400      	lsls	r0, r0, #16
 800dea8:	2310      	movs	r3, #16
 800deaa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800deae:	bf04      	itt	eq
 800deb0:	0200      	lsleq	r0, r0, #8
 800deb2:	3308      	addeq	r3, #8
 800deb4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800deb8:	bf04      	itt	eq
 800deba:	0100      	lsleq	r0, r0, #4
 800debc:	3304      	addeq	r3, #4
 800debe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dec2:	bf04      	itt	eq
 800dec4:	0080      	lsleq	r0, r0, #2
 800dec6:	3302      	addeq	r3, #2
 800dec8:	2800      	cmp	r0, #0
 800deca:	db05      	blt.n	800ded8 <__hi0bits+0x38>
 800decc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ded0:	f103 0301 	add.w	r3, r3, #1
 800ded4:	bf08      	it	eq
 800ded6:	2320      	moveq	r3, #32
 800ded8:	4618      	mov	r0, r3
 800deda:	4770      	bx	lr
 800dedc:	2300      	movs	r3, #0
 800dede:	e7e4      	b.n	800deaa <__hi0bits+0xa>

0800dee0 <__lo0bits>:
 800dee0:	6803      	ldr	r3, [r0, #0]
 800dee2:	f013 0207 	ands.w	r2, r3, #7
 800dee6:	4601      	mov	r1, r0
 800dee8:	d00b      	beq.n	800df02 <__lo0bits+0x22>
 800deea:	07da      	lsls	r2, r3, #31
 800deec:	d423      	bmi.n	800df36 <__lo0bits+0x56>
 800deee:	0798      	lsls	r0, r3, #30
 800def0:	bf49      	itett	mi
 800def2:	085b      	lsrmi	r3, r3, #1
 800def4:	089b      	lsrpl	r3, r3, #2
 800def6:	2001      	movmi	r0, #1
 800def8:	600b      	strmi	r3, [r1, #0]
 800defa:	bf5c      	itt	pl
 800defc:	600b      	strpl	r3, [r1, #0]
 800defe:	2002      	movpl	r0, #2
 800df00:	4770      	bx	lr
 800df02:	b298      	uxth	r0, r3
 800df04:	b9a8      	cbnz	r0, 800df32 <__lo0bits+0x52>
 800df06:	0c1b      	lsrs	r3, r3, #16
 800df08:	2010      	movs	r0, #16
 800df0a:	b2da      	uxtb	r2, r3
 800df0c:	b90a      	cbnz	r2, 800df12 <__lo0bits+0x32>
 800df0e:	3008      	adds	r0, #8
 800df10:	0a1b      	lsrs	r3, r3, #8
 800df12:	071a      	lsls	r2, r3, #28
 800df14:	bf04      	itt	eq
 800df16:	091b      	lsreq	r3, r3, #4
 800df18:	3004      	addeq	r0, #4
 800df1a:	079a      	lsls	r2, r3, #30
 800df1c:	bf04      	itt	eq
 800df1e:	089b      	lsreq	r3, r3, #2
 800df20:	3002      	addeq	r0, #2
 800df22:	07da      	lsls	r2, r3, #31
 800df24:	d403      	bmi.n	800df2e <__lo0bits+0x4e>
 800df26:	085b      	lsrs	r3, r3, #1
 800df28:	f100 0001 	add.w	r0, r0, #1
 800df2c:	d005      	beq.n	800df3a <__lo0bits+0x5a>
 800df2e:	600b      	str	r3, [r1, #0]
 800df30:	4770      	bx	lr
 800df32:	4610      	mov	r0, r2
 800df34:	e7e9      	b.n	800df0a <__lo0bits+0x2a>
 800df36:	2000      	movs	r0, #0
 800df38:	4770      	bx	lr
 800df3a:	2020      	movs	r0, #32
 800df3c:	4770      	bx	lr
	...

0800df40 <__i2b>:
 800df40:	b510      	push	{r4, lr}
 800df42:	460c      	mov	r4, r1
 800df44:	2101      	movs	r1, #1
 800df46:	f7ff ff03 	bl	800dd50 <_Balloc>
 800df4a:	4602      	mov	r2, r0
 800df4c:	b928      	cbnz	r0, 800df5a <__i2b+0x1a>
 800df4e:	4b05      	ldr	r3, [pc, #20]	; (800df64 <__i2b+0x24>)
 800df50:	4805      	ldr	r0, [pc, #20]	; (800df68 <__i2b+0x28>)
 800df52:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800df56:	f000 fc45 	bl	800e7e4 <__assert_func>
 800df5a:	2301      	movs	r3, #1
 800df5c:	6144      	str	r4, [r0, #20]
 800df5e:	6103      	str	r3, [r0, #16]
 800df60:	bd10      	pop	{r4, pc}
 800df62:	bf00      	nop
 800df64:	0800ecdb 	.word	0x0800ecdb
 800df68:	0800ed4c 	.word	0x0800ed4c

0800df6c <__multiply>:
 800df6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df70:	4691      	mov	r9, r2
 800df72:	690a      	ldr	r2, [r1, #16]
 800df74:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800df78:	429a      	cmp	r2, r3
 800df7a:	bfb8      	it	lt
 800df7c:	460b      	movlt	r3, r1
 800df7e:	460c      	mov	r4, r1
 800df80:	bfbc      	itt	lt
 800df82:	464c      	movlt	r4, r9
 800df84:	4699      	movlt	r9, r3
 800df86:	6927      	ldr	r7, [r4, #16]
 800df88:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800df8c:	68a3      	ldr	r3, [r4, #8]
 800df8e:	6861      	ldr	r1, [r4, #4]
 800df90:	eb07 060a 	add.w	r6, r7, sl
 800df94:	42b3      	cmp	r3, r6
 800df96:	b085      	sub	sp, #20
 800df98:	bfb8      	it	lt
 800df9a:	3101      	addlt	r1, #1
 800df9c:	f7ff fed8 	bl	800dd50 <_Balloc>
 800dfa0:	b930      	cbnz	r0, 800dfb0 <__multiply+0x44>
 800dfa2:	4602      	mov	r2, r0
 800dfa4:	4b44      	ldr	r3, [pc, #272]	; (800e0b8 <__multiply+0x14c>)
 800dfa6:	4845      	ldr	r0, [pc, #276]	; (800e0bc <__multiply+0x150>)
 800dfa8:	f240 115d 	movw	r1, #349	; 0x15d
 800dfac:	f000 fc1a 	bl	800e7e4 <__assert_func>
 800dfb0:	f100 0514 	add.w	r5, r0, #20
 800dfb4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dfb8:	462b      	mov	r3, r5
 800dfba:	2200      	movs	r2, #0
 800dfbc:	4543      	cmp	r3, r8
 800dfbe:	d321      	bcc.n	800e004 <__multiply+0x98>
 800dfc0:	f104 0314 	add.w	r3, r4, #20
 800dfc4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dfc8:	f109 0314 	add.w	r3, r9, #20
 800dfcc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dfd0:	9202      	str	r2, [sp, #8]
 800dfd2:	1b3a      	subs	r2, r7, r4
 800dfd4:	3a15      	subs	r2, #21
 800dfd6:	f022 0203 	bic.w	r2, r2, #3
 800dfda:	3204      	adds	r2, #4
 800dfdc:	f104 0115 	add.w	r1, r4, #21
 800dfe0:	428f      	cmp	r7, r1
 800dfe2:	bf38      	it	cc
 800dfe4:	2204      	movcc	r2, #4
 800dfe6:	9201      	str	r2, [sp, #4]
 800dfe8:	9a02      	ldr	r2, [sp, #8]
 800dfea:	9303      	str	r3, [sp, #12]
 800dfec:	429a      	cmp	r2, r3
 800dfee:	d80c      	bhi.n	800e00a <__multiply+0x9e>
 800dff0:	2e00      	cmp	r6, #0
 800dff2:	dd03      	ble.n	800dffc <__multiply+0x90>
 800dff4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d05a      	beq.n	800e0b2 <__multiply+0x146>
 800dffc:	6106      	str	r6, [r0, #16]
 800dffe:	b005      	add	sp, #20
 800e000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e004:	f843 2b04 	str.w	r2, [r3], #4
 800e008:	e7d8      	b.n	800dfbc <__multiply+0x50>
 800e00a:	f8b3 a000 	ldrh.w	sl, [r3]
 800e00e:	f1ba 0f00 	cmp.w	sl, #0
 800e012:	d024      	beq.n	800e05e <__multiply+0xf2>
 800e014:	f104 0e14 	add.w	lr, r4, #20
 800e018:	46a9      	mov	r9, r5
 800e01a:	f04f 0c00 	mov.w	ip, #0
 800e01e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e022:	f8d9 1000 	ldr.w	r1, [r9]
 800e026:	fa1f fb82 	uxth.w	fp, r2
 800e02a:	b289      	uxth	r1, r1
 800e02c:	fb0a 110b 	mla	r1, sl, fp, r1
 800e030:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e034:	f8d9 2000 	ldr.w	r2, [r9]
 800e038:	4461      	add	r1, ip
 800e03a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e03e:	fb0a c20b 	mla	r2, sl, fp, ip
 800e042:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e046:	b289      	uxth	r1, r1
 800e048:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e04c:	4577      	cmp	r7, lr
 800e04e:	f849 1b04 	str.w	r1, [r9], #4
 800e052:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e056:	d8e2      	bhi.n	800e01e <__multiply+0xb2>
 800e058:	9a01      	ldr	r2, [sp, #4]
 800e05a:	f845 c002 	str.w	ip, [r5, r2]
 800e05e:	9a03      	ldr	r2, [sp, #12]
 800e060:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e064:	3304      	adds	r3, #4
 800e066:	f1b9 0f00 	cmp.w	r9, #0
 800e06a:	d020      	beq.n	800e0ae <__multiply+0x142>
 800e06c:	6829      	ldr	r1, [r5, #0]
 800e06e:	f104 0c14 	add.w	ip, r4, #20
 800e072:	46ae      	mov	lr, r5
 800e074:	f04f 0a00 	mov.w	sl, #0
 800e078:	f8bc b000 	ldrh.w	fp, [ip]
 800e07c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e080:	fb09 220b 	mla	r2, r9, fp, r2
 800e084:	4492      	add	sl, r2
 800e086:	b289      	uxth	r1, r1
 800e088:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e08c:	f84e 1b04 	str.w	r1, [lr], #4
 800e090:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e094:	f8be 1000 	ldrh.w	r1, [lr]
 800e098:	0c12      	lsrs	r2, r2, #16
 800e09a:	fb09 1102 	mla	r1, r9, r2, r1
 800e09e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e0a2:	4567      	cmp	r7, ip
 800e0a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e0a8:	d8e6      	bhi.n	800e078 <__multiply+0x10c>
 800e0aa:	9a01      	ldr	r2, [sp, #4]
 800e0ac:	50a9      	str	r1, [r5, r2]
 800e0ae:	3504      	adds	r5, #4
 800e0b0:	e79a      	b.n	800dfe8 <__multiply+0x7c>
 800e0b2:	3e01      	subs	r6, #1
 800e0b4:	e79c      	b.n	800dff0 <__multiply+0x84>
 800e0b6:	bf00      	nop
 800e0b8:	0800ecdb 	.word	0x0800ecdb
 800e0bc:	0800ed4c 	.word	0x0800ed4c

0800e0c0 <__pow5mult>:
 800e0c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e0c4:	4615      	mov	r5, r2
 800e0c6:	f012 0203 	ands.w	r2, r2, #3
 800e0ca:	4606      	mov	r6, r0
 800e0cc:	460f      	mov	r7, r1
 800e0ce:	d007      	beq.n	800e0e0 <__pow5mult+0x20>
 800e0d0:	4c25      	ldr	r4, [pc, #148]	; (800e168 <__pow5mult+0xa8>)
 800e0d2:	3a01      	subs	r2, #1
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e0da:	f7ff fe9b 	bl	800de14 <__multadd>
 800e0de:	4607      	mov	r7, r0
 800e0e0:	10ad      	asrs	r5, r5, #2
 800e0e2:	d03d      	beq.n	800e160 <__pow5mult+0xa0>
 800e0e4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e0e6:	b97c      	cbnz	r4, 800e108 <__pow5mult+0x48>
 800e0e8:	2010      	movs	r0, #16
 800e0ea:	f7fd febf 	bl	800be6c <malloc>
 800e0ee:	4602      	mov	r2, r0
 800e0f0:	6270      	str	r0, [r6, #36]	; 0x24
 800e0f2:	b928      	cbnz	r0, 800e100 <__pow5mult+0x40>
 800e0f4:	4b1d      	ldr	r3, [pc, #116]	; (800e16c <__pow5mult+0xac>)
 800e0f6:	481e      	ldr	r0, [pc, #120]	; (800e170 <__pow5mult+0xb0>)
 800e0f8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e0fc:	f000 fb72 	bl	800e7e4 <__assert_func>
 800e100:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e104:	6004      	str	r4, [r0, #0]
 800e106:	60c4      	str	r4, [r0, #12]
 800e108:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e10c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e110:	b94c      	cbnz	r4, 800e126 <__pow5mult+0x66>
 800e112:	f240 2171 	movw	r1, #625	; 0x271
 800e116:	4630      	mov	r0, r6
 800e118:	f7ff ff12 	bl	800df40 <__i2b>
 800e11c:	2300      	movs	r3, #0
 800e11e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e122:	4604      	mov	r4, r0
 800e124:	6003      	str	r3, [r0, #0]
 800e126:	f04f 0900 	mov.w	r9, #0
 800e12a:	07eb      	lsls	r3, r5, #31
 800e12c:	d50a      	bpl.n	800e144 <__pow5mult+0x84>
 800e12e:	4639      	mov	r1, r7
 800e130:	4622      	mov	r2, r4
 800e132:	4630      	mov	r0, r6
 800e134:	f7ff ff1a 	bl	800df6c <__multiply>
 800e138:	4639      	mov	r1, r7
 800e13a:	4680      	mov	r8, r0
 800e13c:	4630      	mov	r0, r6
 800e13e:	f7ff fe47 	bl	800ddd0 <_Bfree>
 800e142:	4647      	mov	r7, r8
 800e144:	106d      	asrs	r5, r5, #1
 800e146:	d00b      	beq.n	800e160 <__pow5mult+0xa0>
 800e148:	6820      	ldr	r0, [r4, #0]
 800e14a:	b938      	cbnz	r0, 800e15c <__pow5mult+0x9c>
 800e14c:	4622      	mov	r2, r4
 800e14e:	4621      	mov	r1, r4
 800e150:	4630      	mov	r0, r6
 800e152:	f7ff ff0b 	bl	800df6c <__multiply>
 800e156:	6020      	str	r0, [r4, #0]
 800e158:	f8c0 9000 	str.w	r9, [r0]
 800e15c:	4604      	mov	r4, r0
 800e15e:	e7e4      	b.n	800e12a <__pow5mult+0x6a>
 800e160:	4638      	mov	r0, r7
 800e162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e166:	bf00      	nop
 800e168:	0800ee98 	.word	0x0800ee98
 800e16c:	0800ec69 	.word	0x0800ec69
 800e170:	0800ed4c 	.word	0x0800ed4c

0800e174 <__lshift>:
 800e174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e178:	460c      	mov	r4, r1
 800e17a:	6849      	ldr	r1, [r1, #4]
 800e17c:	6923      	ldr	r3, [r4, #16]
 800e17e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e182:	68a3      	ldr	r3, [r4, #8]
 800e184:	4607      	mov	r7, r0
 800e186:	4691      	mov	r9, r2
 800e188:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e18c:	f108 0601 	add.w	r6, r8, #1
 800e190:	42b3      	cmp	r3, r6
 800e192:	db0b      	blt.n	800e1ac <__lshift+0x38>
 800e194:	4638      	mov	r0, r7
 800e196:	f7ff fddb 	bl	800dd50 <_Balloc>
 800e19a:	4605      	mov	r5, r0
 800e19c:	b948      	cbnz	r0, 800e1b2 <__lshift+0x3e>
 800e19e:	4602      	mov	r2, r0
 800e1a0:	4b2a      	ldr	r3, [pc, #168]	; (800e24c <__lshift+0xd8>)
 800e1a2:	482b      	ldr	r0, [pc, #172]	; (800e250 <__lshift+0xdc>)
 800e1a4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e1a8:	f000 fb1c 	bl	800e7e4 <__assert_func>
 800e1ac:	3101      	adds	r1, #1
 800e1ae:	005b      	lsls	r3, r3, #1
 800e1b0:	e7ee      	b.n	800e190 <__lshift+0x1c>
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	f100 0114 	add.w	r1, r0, #20
 800e1b8:	f100 0210 	add.w	r2, r0, #16
 800e1bc:	4618      	mov	r0, r3
 800e1be:	4553      	cmp	r3, sl
 800e1c0:	db37      	blt.n	800e232 <__lshift+0xbe>
 800e1c2:	6920      	ldr	r0, [r4, #16]
 800e1c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e1c8:	f104 0314 	add.w	r3, r4, #20
 800e1cc:	f019 091f 	ands.w	r9, r9, #31
 800e1d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e1d4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e1d8:	d02f      	beq.n	800e23a <__lshift+0xc6>
 800e1da:	f1c9 0e20 	rsb	lr, r9, #32
 800e1de:	468a      	mov	sl, r1
 800e1e0:	f04f 0c00 	mov.w	ip, #0
 800e1e4:	681a      	ldr	r2, [r3, #0]
 800e1e6:	fa02 f209 	lsl.w	r2, r2, r9
 800e1ea:	ea42 020c 	orr.w	r2, r2, ip
 800e1ee:	f84a 2b04 	str.w	r2, [sl], #4
 800e1f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1f6:	4298      	cmp	r0, r3
 800e1f8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e1fc:	d8f2      	bhi.n	800e1e4 <__lshift+0x70>
 800e1fe:	1b03      	subs	r3, r0, r4
 800e200:	3b15      	subs	r3, #21
 800e202:	f023 0303 	bic.w	r3, r3, #3
 800e206:	3304      	adds	r3, #4
 800e208:	f104 0215 	add.w	r2, r4, #21
 800e20c:	4290      	cmp	r0, r2
 800e20e:	bf38      	it	cc
 800e210:	2304      	movcc	r3, #4
 800e212:	f841 c003 	str.w	ip, [r1, r3]
 800e216:	f1bc 0f00 	cmp.w	ip, #0
 800e21a:	d001      	beq.n	800e220 <__lshift+0xac>
 800e21c:	f108 0602 	add.w	r6, r8, #2
 800e220:	3e01      	subs	r6, #1
 800e222:	4638      	mov	r0, r7
 800e224:	612e      	str	r6, [r5, #16]
 800e226:	4621      	mov	r1, r4
 800e228:	f7ff fdd2 	bl	800ddd0 <_Bfree>
 800e22c:	4628      	mov	r0, r5
 800e22e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e232:	f842 0f04 	str.w	r0, [r2, #4]!
 800e236:	3301      	adds	r3, #1
 800e238:	e7c1      	b.n	800e1be <__lshift+0x4a>
 800e23a:	3904      	subs	r1, #4
 800e23c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e240:	f841 2f04 	str.w	r2, [r1, #4]!
 800e244:	4298      	cmp	r0, r3
 800e246:	d8f9      	bhi.n	800e23c <__lshift+0xc8>
 800e248:	e7ea      	b.n	800e220 <__lshift+0xac>
 800e24a:	bf00      	nop
 800e24c:	0800ecdb 	.word	0x0800ecdb
 800e250:	0800ed4c 	.word	0x0800ed4c

0800e254 <__mcmp>:
 800e254:	b530      	push	{r4, r5, lr}
 800e256:	6902      	ldr	r2, [r0, #16]
 800e258:	690c      	ldr	r4, [r1, #16]
 800e25a:	1b12      	subs	r2, r2, r4
 800e25c:	d10e      	bne.n	800e27c <__mcmp+0x28>
 800e25e:	f100 0314 	add.w	r3, r0, #20
 800e262:	3114      	adds	r1, #20
 800e264:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e268:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e26c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e270:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e274:	42a5      	cmp	r5, r4
 800e276:	d003      	beq.n	800e280 <__mcmp+0x2c>
 800e278:	d305      	bcc.n	800e286 <__mcmp+0x32>
 800e27a:	2201      	movs	r2, #1
 800e27c:	4610      	mov	r0, r2
 800e27e:	bd30      	pop	{r4, r5, pc}
 800e280:	4283      	cmp	r3, r0
 800e282:	d3f3      	bcc.n	800e26c <__mcmp+0x18>
 800e284:	e7fa      	b.n	800e27c <__mcmp+0x28>
 800e286:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e28a:	e7f7      	b.n	800e27c <__mcmp+0x28>

0800e28c <__mdiff>:
 800e28c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e290:	460c      	mov	r4, r1
 800e292:	4606      	mov	r6, r0
 800e294:	4611      	mov	r1, r2
 800e296:	4620      	mov	r0, r4
 800e298:	4690      	mov	r8, r2
 800e29a:	f7ff ffdb 	bl	800e254 <__mcmp>
 800e29e:	1e05      	subs	r5, r0, #0
 800e2a0:	d110      	bne.n	800e2c4 <__mdiff+0x38>
 800e2a2:	4629      	mov	r1, r5
 800e2a4:	4630      	mov	r0, r6
 800e2a6:	f7ff fd53 	bl	800dd50 <_Balloc>
 800e2aa:	b930      	cbnz	r0, 800e2ba <__mdiff+0x2e>
 800e2ac:	4b3a      	ldr	r3, [pc, #232]	; (800e398 <__mdiff+0x10c>)
 800e2ae:	4602      	mov	r2, r0
 800e2b0:	f240 2132 	movw	r1, #562	; 0x232
 800e2b4:	4839      	ldr	r0, [pc, #228]	; (800e39c <__mdiff+0x110>)
 800e2b6:	f000 fa95 	bl	800e7e4 <__assert_func>
 800e2ba:	2301      	movs	r3, #1
 800e2bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e2c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2c4:	bfa4      	itt	ge
 800e2c6:	4643      	movge	r3, r8
 800e2c8:	46a0      	movge	r8, r4
 800e2ca:	4630      	mov	r0, r6
 800e2cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e2d0:	bfa6      	itte	ge
 800e2d2:	461c      	movge	r4, r3
 800e2d4:	2500      	movge	r5, #0
 800e2d6:	2501      	movlt	r5, #1
 800e2d8:	f7ff fd3a 	bl	800dd50 <_Balloc>
 800e2dc:	b920      	cbnz	r0, 800e2e8 <__mdiff+0x5c>
 800e2de:	4b2e      	ldr	r3, [pc, #184]	; (800e398 <__mdiff+0x10c>)
 800e2e0:	4602      	mov	r2, r0
 800e2e2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e2e6:	e7e5      	b.n	800e2b4 <__mdiff+0x28>
 800e2e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e2ec:	6926      	ldr	r6, [r4, #16]
 800e2ee:	60c5      	str	r5, [r0, #12]
 800e2f0:	f104 0914 	add.w	r9, r4, #20
 800e2f4:	f108 0514 	add.w	r5, r8, #20
 800e2f8:	f100 0e14 	add.w	lr, r0, #20
 800e2fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e300:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e304:	f108 0210 	add.w	r2, r8, #16
 800e308:	46f2      	mov	sl, lr
 800e30a:	2100      	movs	r1, #0
 800e30c:	f859 3b04 	ldr.w	r3, [r9], #4
 800e310:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e314:	fa1f f883 	uxth.w	r8, r3
 800e318:	fa11 f18b 	uxtah	r1, r1, fp
 800e31c:	0c1b      	lsrs	r3, r3, #16
 800e31e:	eba1 0808 	sub.w	r8, r1, r8
 800e322:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e326:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e32a:	fa1f f888 	uxth.w	r8, r8
 800e32e:	1419      	asrs	r1, r3, #16
 800e330:	454e      	cmp	r6, r9
 800e332:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e336:	f84a 3b04 	str.w	r3, [sl], #4
 800e33a:	d8e7      	bhi.n	800e30c <__mdiff+0x80>
 800e33c:	1b33      	subs	r3, r6, r4
 800e33e:	3b15      	subs	r3, #21
 800e340:	f023 0303 	bic.w	r3, r3, #3
 800e344:	3304      	adds	r3, #4
 800e346:	3415      	adds	r4, #21
 800e348:	42a6      	cmp	r6, r4
 800e34a:	bf38      	it	cc
 800e34c:	2304      	movcc	r3, #4
 800e34e:	441d      	add	r5, r3
 800e350:	4473      	add	r3, lr
 800e352:	469e      	mov	lr, r3
 800e354:	462e      	mov	r6, r5
 800e356:	4566      	cmp	r6, ip
 800e358:	d30e      	bcc.n	800e378 <__mdiff+0xec>
 800e35a:	f10c 0203 	add.w	r2, ip, #3
 800e35e:	1b52      	subs	r2, r2, r5
 800e360:	f022 0203 	bic.w	r2, r2, #3
 800e364:	3d03      	subs	r5, #3
 800e366:	45ac      	cmp	ip, r5
 800e368:	bf38      	it	cc
 800e36a:	2200      	movcc	r2, #0
 800e36c:	441a      	add	r2, r3
 800e36e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e372:	b17b      	cbz	r3, 800e394 <__mdiff+0x108>
 800e374:	6107      	str	r7, [r0, #16]
 800e376:	e7a3      	b.n	800e2c0 <__mdiff+0x34>
 800e378:	f856 8b04 	ldr.w	r8, [r6], #4
 800e37c:	fa11 f288 	uxtah	r2, r1, r8
 800e380:	1414      	asrs	r4, r2, #16
 800e382:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e386:	b292      	uxth	r2, r2
 800e388:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e38c:	f84e 2b04 	str.w	r2, [lr], #4
 800e390:	1421      	asrs	r1, r4, #16
 800e392:	e7e0      	b.n	800e356 <__mdiff+0xca>
 800e394:	3f01      	subs	r7, #1
 800e396:	e7ea      	b.n	800e36e <__mdiff+0xe2>
 800e398:	0800ecdb 	.word	0x0800ecdb
 800e39c:	0800ed4c 	.word	0x0800ed4c

0800e3a0 <__d2b>:
 800e3a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e3a4:	4689      	mov	r9, r1
 800e3a6:	2101      	movs	r1, #1
 800e3a8:	ec57 6b10 	vmov	r6, r7, d0
 800e3ac:	4690      	mov	r8, r2
 800e3ae:	f7ff fccf 	bl	800dd50 <_Balloc>
 800e3b2:	4604      	mov	r4, r0
 800e3b4:	b930      	cbnz	r0, 800e3c4 <__d2b+0x24>
 800e3b6:	4602      	mov	r2, r0
 800e3b8:	4b25      	ldr	r3, [pc, #148]	; (800e450 <__d2b+0xb0>)
 800e3ba:	4826      	ldr	r0, [pc, #152]	; (800e454 <__d2b+0xb4>)
 800e3bc:	f240 310a 	movw	r1, #778	; 0x30a
 800e3c0:	f000 fa10 	bl	800e7e4 <__assert_func>
 800e3c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e3c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e3cc:	bb35      	cbnz	r5, 800e41c <__d2b+0x7c>
 800e3ce:	2e00      	cmp	r6, #0
 800e3d0:	9301      	str	r3, [sp, #4]
 800e3d2:	d028      	beq.n	800e426 <__d2b+0x86>
 800e3d4:	4668      	mov	r0, sp
 800e3d6:	9600      	str	r6, [sp, #0]
 800e3d8:	f7ff fd82 	bl	800dee0 <__lo0bits>
 800e3dc:	9900      	ldr	r1, [sp, #0]
 800e3de:	b300      	cbz	r0, 800e422 <__d2b+0x82>
 800e3e0:	9a01      	ldr	r2, [sp, #4]
 800e3e2:	f1c0 0320 	rsb	r3, r0, #32
 800e3e6:	fa02 f303 	lsl.w	r3, r2, r3
 800e3ea:	430b      	orrs	r3, r1
 800e3ec:	40c2      	lsrs	r2, r0
 800e3ee:	6163      	str	r3, [r4, #20]
 800e3f0:	9201      	str	r2, [sp, #4]
 800e3f2:	9b01      	ldr	r3, [sp, #4]
 800e3f4:	61a3      	str	r3, [r4, #24]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	bf14      	ite	ne
 800e3fa:	2202      	movne	r2, #2
 800e3fc:	2201      	moveq	r2, #1
 800e3fe:	6122      	str	r2, [r4, #16]
 800e400:	b1d5      	cbz	r5, 800e438 <__d2b+0x98>
 800e402:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e406:	4405      	add	r5, r0
 800e408:	f8c9 5000 	str.w	r5, [r9]
 800e40c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e410:	f8c8 0000 	str.w	r0, [r8]
 800e414:	4620      	mov	r0, r4
 800e416:	b003      	add	sp, #12
 800e418:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e41c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e420:	e7d5      	b.n	800e3ce <__d2b+0x2e>
 800e422:	6161      	str	r1, [r4, #20]
 800e424:	e7e5      	b.n	800e3f2 <__d2b+0x52>
 800e426:	a801      	add	r0, sp, #4
 800e428:	f7ff fd5a 	bl	800dee0 <__lo0bits>
 800e42c:	9b01      	ldr	r3, [sp, #4]
 800e42e:	6163      	str	r3, [r4, #20]
 800e430:	2201      	movs	r2, #1
 800e432:	6122      	str	r2, [r4, #16]
 800e434:	3020      	adds	r0, #32
 800e436:	e7e3      	b.n	800e400 <__d2b+0x60>
 800e438:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e43c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e440:	f8c9 0000 	str.w	r0, [r9]
 800e444:	6918      	ldr	r0, [r3, #16]
 800e446:	f7ff fd2b 	bl	800dea0 <__hi0bits>
 800e44a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e44e:	e7df      	b.n	800e410 <__d2b+0x70>
 800e450:	0800ecdb 	.word	0x0800ecdb
 800e454:	0800ed4c 	.word	0x0800ed4c

0800e458 <_calloc_r>:
 800e458:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e45a:	fba1 2402 	umull	r2, r4, r1, r2
 800e45e:	b94c      	cbnz	r4, 800e474 <_calloc_r+0x1c>
 800e460:	4611      	mov	r1, r2
 800e462:	9201      	str	r2, [sp, #4]
 800e464:	f7fd fd7e 	bl	800bf64 <_malloc_r>
 800e468:	9a01      	ldr	r2, [sp, #4]
 800e46a:	4605      	mov	r5, r0
 800e46c:	b930      	cbnz	r0, 800e47c <_calloc_r+0x24>
 800e46e:	4628      	mov	r0, r5
 800e470:	b003      	add	sp, #12
 800e472:	bd30      	pop	{r4, r5, pc}
 800e474:	220c      	movs	r2, #12
 800e476:	6002      	str	r2, [r0, #0]
 800e478:	2500      	movs	r5, #0
 800e47a:	e7f8      	b.n	800e46e <_calloc_r+0x16>
 800e47c:	4621      	mov	r1, r4
 800e47e:	f7fd fcfd 	bl	800be7c <memset>
 800e482:	e7f4      	b.n	800e46e <_calloc_r+0x16>

0800e484 <__sfputc_r>:
 800e484:	6893      	ldr	r3, [r2, #8]
 800e486:	3b01      	subs	r3, #1
 800e488:	2b00      	cmp	r3, #0
 800e48a:	b410      	push	{r4}
 800e48c:	6093      	str	r3, [r2, #8]
 800e48e:	da08      	bge.n	800e4a2 <__sfputc_r+0x1e>
 800e490:	6994      	ldr	r4, [r2, #24]
 800e492:	42a3      	cmp	r3, r4
 800e494:	db01      	blt.n	800e49a <__sfputc_r+0x16>
 800e496:	290a      	cmp	r1, #10
 800e498:	d103      	bne.n	800e4a2 <__sfputc_r+0x1e>
 800e49a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e49e:	f7fe badd 	b.w	800ca5c <__swbuf_r>
 800e4a2:	6813      	ldr	r3, [r2, #0]
 800e4a4:	1c58      	adds	r0, r3, #1
 800e4a6:	6010      	str	r0, [r2, #0]
 800e4a8:	7019      	strb	r1, [r3, #0]
 800e4aa:	4608      	mov	r0, r1
 800e4ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4b0:	4770      	bx	lr

0800e4b2 <__sfputs_r>:
 800e4b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4b4:	4606      	mov	r6, r0
 800e4b6:	460f      	mov	r7, r1
 800e4b8:	4614      	mov	r4, r2
 800e4ba:	18d5      	adds	r5, r2, r3
 800e4bc:	42ac      	cmp	r4, r5
 800e4be:	d101      	bne.n	800e4c4 <__sfputs_r+0x12>
 800e4c0:	2000      	movs	r0, #0
 800e4c2:	e007      	b.n	800e4d4 <__sfputs_r+0x22>
 800e4c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e4c8:	463a      	mov	r2, r7
 800e4ca:	4630      	mov	r0, r6
 800e4cc:	f7ff ffda 	bl	800e484 <__sfputc_r>
 800e4d0:	1c43      	adds	r3, r0, #1
 800e4d2:	d1f3      	bne.n	800e4bc <__sfputs_r+0xa>
 800e4d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e4d8 <_vfiprintf_r>:
 800e4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4dc:	460d      	mov	r5, r1
 800e4de:	b09d      	sub	sp, #116	; 0x74
 800e4e0:	4614      	mov	r4, r2
 800e4e2:	4698      	mov	r8, r3
 800e4e4:	4606      	mov	r6, r0
 800e4e6:	b118      	cbz	r0, 800e4f0 <_vfiprintf_r+0x18>
 800e4e8:	6983      	ldr	r3, [r0, #24]
 800e4ea:	b90b      	cbnz	r3, 800e4f0 <_vfiprintf_r+0x18>
 800e4ec:	f7ff fb0c 	bl	800db08 <__sinit>
 800e4f0:	4b89      	ldr	r3, [pc, #548]	; (800e718 <_vfiprintf_r+0x240>)
 800e4f2:	429d      	cmp	r5, r3
 800e4f4:	d11b      	bne.n	800e52e <_vfiprintf_r+0x56>
 800e4f6:	6875      	ldr	r5, [r6, #4]
 800e4f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e4fa:	07d9      	lsls	r1, r3, #31
 800e4fc:	d405      	bmi.n	800e50a <_vfiprintf_r+0x32>
 800e4fe:	89ab      	ldrh	r3, [r5, #12]
 800e500:	059a      	lsls	r2, r3, #22
 800e502:	d402      	bmi.n	800e50a <_vfiprintf_r+0x32>
 800e504:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e506:	f7ff fba2 	bl	800dc4e <__retarget_lock_acquire_recursive>
 800e50a:	89ab      	ldrh	r3, [r5, #12]
 800e50c:	071b      	lsls	r3, r3, #28
 800e50e:	d501      	bpl.n	800e514 <_vfiprintf_r+0x3c>
 800e510:	692b      	ldr	r3, [r5, #16]
 800e512:	b9eb      	cbnz	r3, 800e550 <_vfiprintf_r+0x78>
 800e514:	4629      	mov	r1, r5
 800e516:	4630      	mov	r0, r6
 800e518:	f7fe faf2 	bl	800cb00 <__swsetup_r>
 800e51c:	b1c0      	cbz	r0, 800e550 <_vfiprintf_r+0x78>
 800e51e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e520:	07dc      	lsls	r4, r3, #31
 800e522:	d50e      	bpl.n	800e542 <_vfiprintf_r+0x6a>
 800e524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e528:	b01d      	add	sp, #116	; 0x74
 800e52a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e52e:	4b7b      	ldr	r3, [pc, #492]	; (800e71c <_vfiprintf_r+0x244>)
 800e530:	429d      	cmp	r5, r3
 800e532:	d101      	bne.n	800e538 <_vfiprintf_r+0x60>
 800e534:	68b5      	ldr	r5, [r6, #8]
 800e536:	e7df      	b.n	800e4f8 <_vfiprintf_r+0x20>
 800e538:	4b79      	ldr	r3, [pc, #484]	; (800e720 <_vfiprintf_r+0x248>)
 800e53a:	429d      	cmp	r5, r3
 800e53c:	bf08      	it	eq
 800e53e:	68f5      	ldreq	r5, [r6, #12]
 800e540:	e7da      	b.n	800e4f8 <_vfiprintf_r+0x20>
 800e542:	89ab      	ldrh	r3, [r5, #12]
 800e544:	0598      	lsls	r0, r3, #22
 800e546:	d4ed      	bmi.n	800e524 <_vfiprintf_r+0x4c>
 800e548:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e54a:	f7ff fb81 	bl	800dc50 <__retarget_lock_release_recursive>
 800e54e:	e7e9      	b.n	800e524 <_vfiprintf_r+0x4c>
 800e550:	2300      	movs	r3, #0
 800e552:	9309      	str	r3, [sp, #36]	; 0x24
 800e554:	2320      	movs	r3, #32
 800e556:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e55a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e55e:	2330      	movs	r3, #48	; 0x30
 800e560:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e724 <_vfiprintf_r+0x24c>
 800e564:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e568:	f04f 0901 	mov.w	r9, #1
 800e56c:	4623      	mov	r3, r4
 800e56e:	469a      	mov	sl, r3
 800e570:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e574:	b10a      	cbz	r2, 800e57a <_vfiprintf_r+0xa2>
 800e576:	2a25      	cmp	r2, #37	; 0x25
 800e578:	d1f9      	bne.n	800e56e <_vfiprintf_r+0x96>
 800e57a:	ebba 0b04 	subs.w	fp, sl, r4
 800e57e:	d00b      	beq.n	800e598 <_vfiprintf_r+0xc0>
 800e580:	465b      	mov	r3, fp
 800e582:	4622      	mov	r2, r4
 800e584:	4629      	mov	r1, r5
 800e586:	4630      	mov	r0, r6
 800e588:	f7ff ff93 	bl	800e4b2 <__sfputs_r>
 800e58c:	3001      	adds	r0, #1
 800e58e:	f000 80aa 	beq.w	800e6e6 <_vfiprintf_r+0x20e>
 800e592:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e594:	445a      	add	r2, fp
 800e596:	9209      	str	r2, [sp, #36]	; 0x24
 800e598:	f89a 3000 	ldrb.w	r3, [sl]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	f000 80a2 	beq.w	800e6e6 <_vfiprintf_r+0x20e>
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e5a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5ac:	f10a 0a01 	add.w	sl, sl, #1
 800e5b0:	9304      	str	r3, [sp, #16]
 800e5b2:	9307      	str	r3, [sp, #28]
 800e5b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e5b8:	931a      	str	r3, [sp, #104]	; 0x68
 800e5ba:	4654      	mov	r4, sl
 800e5bc:	2205      	movs	r2, #5
 800e5be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5c2:	4858      	ldr	r0, [pc, #352]	; (800e724 <_vfiprintf_r+0x24c>)
 800e5c4:	f7f1 fe24 	bl	8000210 <memchr>
 800e5c8:	9a04      	ldr	r2, [sp, #16]
 800e5ca:	b9d8      	cbnz	r0, 800e604 <_vfiprintf_r+0x12c>
 800e5cc:	06d1      	lsls	r1, r2, #27
 800e5ce:	bf44      	itt	mi
 800e5d0:	2320      	movmi	r3, #32
 800e5d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e5d6:	0713      	lsls	r3, r2, #28
 800e5d8:	bf44      	itt	mi
 800e5da:	232b      	movmi	r3, #43	; 0x2b
 800e5dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e5e0:	f89a 3000 	ldrb.w	r3, [sl]
 800e5e4:	2b2a      	cmp	r3, #42	; 0x2a
 800e5e6:	d015      	beq.n	800e614 <_vfiprintf_r+0x13c>
 800e5e8:	9a07      	ldr	r2, [sp, #28]
 800e5ea:	4654      	mov	r4, sl
 800e5ec:	2000      	movs	r0, #0
 800e5ee:	f04f 0c0a 	mov.w	ip, #10
 800e5f2:	4621      	mov	r1, r4
 800e5f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e5f8:	3b30      	subs	r3, #48	; 0x30
 800e5fa:	2b09      	cmp	r3, #9
 800e5fc:	d94e      	bls.n	800e69c <_vfiprintf_r+0x1c4>
 800e5fe:	b1b0      	cbz	r0, 800e62e <_vfiprintf_r+0x156>
 800e600:	9207      	str	r2, [sp, #28]
 800e602:	e014      	b.n	800e62e <_vfiprintf_r+0x156>
 800e604:	eba0 0308 	sub.w	r3, r0, r8
 800e608:	fa09 f303 	lsl.w	r3, r9, r3
 800e60c:	4313      	orrs	r3, r2
 800e60e:	9304      	str	r3, [sp, #16]
 800e610:	46a2      	mov	sl, r4
 800e612:	e7d2      	b.n	800e5ba <_vfiprintf_r+0xe2>
 800e614:	9b03      	ldr	r3, [sp, #12]
 800e616:	1d19      	adds	r1, r3, #4
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	9103      	str	r1, [sp, #12]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	bfbb      	ittet	lt
 800e620:	425b      	neglt	r3, r3
 800e622:	f042 0202 	orrlt.w	r2, r2, #2
 800e626:	9307      	strge	r3, [sp, #28]
 800e628:	9307      	strlt	r3, [sp, #28]
 800e62a:	bfb8      	it	lt
 800e62c:	9204      	strlt	r2, [sp, #16]
 800e62e:	7823      	ldrb	r3, [r4, #0]
 800e630:	2b2e      	cmp	r3, #46	; 0x2e
 800e632:	d10c      	bne.n	800e64e <_vfiprintf_r+0x176>
 800e634:	7863      	ldrb	r3, [r4, #1]
 800e636:	2b2a      	cmp	r3, #42	; 0x2a
 800e638:	d135      	bne.n	800e6a6 <_vfiprintf_r+0x1ce>
 800e63a:	9b03      	ldr	r3, [sp, #12]
 800e63c:	1d1a      	adds	r2, r3, #4
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	9203      	str	r2, [sp, #12]
 800e642:	2b00      	cmp	r3, #0
 800e644:	bfb8      	it	lt
 800e646:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e64a:	3402      	adds	r4, #2
 800e64c:	9305      	str	r3, [sp, #20]
 800e64e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e734 <_vfiprintf_r+0x25c>
 800e652:	7821      	ldrb	r1, [r4, #0]
 800e654:	2203      	movs	r2, #3
 800e656:	4650      	mov	r0, sl
 800e658:	f7f1 fdda 	bl	8000210 <memchr>
 800e65c:	b140      	cbz	r0, 800e670 <_vfiprintf_r+0x198>
 800e65e:	2340      	movs	r3, #64	; 0x40
 800e660:	eba0 000a 	sub.w	r0, r0, sl
 800e664:	fa03 f000 	lsl.w	r0, r3, r0
 800e668:	9b04      	ldr	r3, [sp, #16]
 800e66a:	4303      	orrs	r3, r0
 800e66c:	3401      	adds	r4, #1
 800e66e:	9304      	str	r3, [sp, #16]
 800e670:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e674:	482c      	ldr	r0, [pc, #176]	; (800e728 <_vfiprintf_r+0x250>)
 800e676:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e67a:	2206      	movs	r2, #6
 800e67c:	f7f1 fdc8 	bl	8000210 <memchr>
 800e680:	2800      	cmp	r0, #0
 800e682:	d03f      	beq.n	800e704 <_vfiprintf_r+0x22c>
 800e684:	4b29      	ldr	r3, [pc, #164]	; (800e72c <_vfiprintf_r+0x254>)
 800e686:	bb1b      	cbnz	r3, 800e6d0 <_vfiprintf_r+0x1f8>
 800e688:	9b03      	ldr	r3, [sp, #12]
 800e68a:	3307      	adds	r3, #7
 800e68c:	f023 0307 	bic.w	r3, r3, #7
 800e690:	3308      	adds	r3, #8
 800e692:	9303      	str	r3, [sp, #12]
 800e694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e696:	443b      	add	r3, r7
 800e698:	9309      	str	r3, [sp, #36]	; 0x24
 800e69a:	e767      	b.n	800e56c <_vfiprintf_r+0x94>
 800e69c:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6a0:	460c      	mov	r4, r1
 800e6a2:	2001      	movs	r0, #1
 800e6a4:	e7a5      	b.n	800e5f2 <_vfiprintf_r+0x11a>
 800e6a6:	2300      	movs	r3, #0
 800e6a8:	3401      	adds	r4, #1
 800e6aa:	9305      	str	r3, [sp, #20]
 800e6ac:	4619      	mov	r1, r3
 800e6ae:	f04f 0c0a 	mov.w	ip, #10
 800e6b2:	4620      	mov	r0, r4
 800e6b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6b8:	3a30      	subs	r2, #48	; 0x30
 800e6ba:	2a09      	cmp	r2, #9
 800e6bc:	d903      	bls.n	800e6c6 <_vfiprintf_r+0x1ee>
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d0c5      	beq.n	800e64e <_vfiprintf_r+0x176>
 800e6c2:	9105      	str	r1, [sp, #20]
 800e6c4:	e7c3      	b.n	800e64e <_vfiprintf_r+0x176>
 800e6c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6ca:	4604      	mov	r4, r0
 800e6cc:	2301      	movs	r3, #1
 800e6ce:	e7f0      	b.n	800e6b2 <_vfiprintf_r+0x1da>
 800e6d0:	ab03      	add	r3, sp, #12
 800e6d2:	9300      	str	r3, [sp, #0]
 800e6d4:	462a      	mov	r2, r5
 800e6d6:	4b16      	ldr	r3, [pc, #88]	; (800e730 <_vfiprintf_r+0x258>)
 800e6d8:	a904      	add	r1, sp, #16
 800e6da:	4630      	mov	r0, r6
 800e6dc:	f7fd fd56 	bl	800c18c <_printf_float>
 800e6e0:	4607      	mov	r7, r0
 800e6e2:	1c78      	adds	r0, r7, #1
 800e6e4:	d1d6      	bne.n	800e694 <_vfiprintf_r+0x1bc>
 800e6e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e6e8:	07d9      	lsls	r1, r3, #31
 800e6ea:	d405      	bmi.n	800e6f8 <_vfiprintf_r+0x220>
 800e6ec:	89ab      	ldrh	r3, [r5, #12]
 800e6ee:	059a      	lsls	r2, r3, #22
 800e6f0:	d402      	bmi.n	800e6f8 <_vfiprintf_r+0x220>
 800e6f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e6f4:	f7ff faac 	bl	800dc50 <__retarget_lock_release_recursive>
 800e6f8:	89ab      	ldrh	r3, [r5, #12]
 800e6fa:	065b      	lsls	r3, r3, #25
 800e6fc:	f53f af12 	bmi.w	800e524 <_vfiprintf_r+0x4c>
 800e700:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e702:	e711      	b.n	800e528 <_vfiprintf_r+0x50>
 800e704:	ab03      	add	r3, sp, #12
 800e706:	9300      	str	r3, [sp, #0]
 800e708:	462a      	mov	r2, r5
 800e70a:	4b09      	ldr	r3, [pc, #36]	; (800e730 <_vfiprintf_r+0x258>)
 800e70c:	a904      	add	r1, sp, #16
 800e70e:	4630      	mov	r0, r6
 800e710:	f7fd ffe0 	bl	800c6d4 <_printf_i>
 800e714:	e7e4      	b.n	800e6e0 <_vfiprintf_r+0x208>
 800e716:	bf00      	nop
 800e718:	0800ed0c 	.word	0x0800ed0c
 800e71c:	0800ed2c 	.word	0x0800ed2c
 800e720:	0800ecec 	.word	0x0800ecec
 800e724:	0800eea4 	.word	0x0800eea4
 800e728:	0800eeae 	.word	0x0800eeae
 800e72c:	0800c18d 	.word	0x0800c18d
 800e730:	0800e4b3 	.word	0x0800e4b3
 800e734:	0800eeaa 	.word	0x0800eeaa

0800e738 <__sread>:
 800e738:	b510      	push	{r4, lr}
 800e73a:	460c      	mov	r4, r1
 800e73c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e740:	f000 f8d6 	bl	800e8f0 <_read_r>
 800e744:	2800      	cmp	r0, #0
 800e746:	bfab      	itete	ge
 800e748:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e74a:	89a3      	ldrhlt	r3, [r4, #12]
 800e74c:	181b      	addge	r3, r3, r0
 800e74e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e752:	bfac      	ite	ge
 800e754:	6563      	strge	r3, [r4, #84]	; 0x54
 800e756:	81a3      	strhlt	r3, [r4, #12]
 800e758:	bd10      	pop	{r4, pc}

0800e75a <__swrite>:
 800e75a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e75e:	461f      	mov	r7, r3
 800e760:	898b      	ldrh	r3, [r1, #12]
 800e762:	05db      	lsls	r3, r3, #23
 800e764:	4605      	mov	r5, r0
 800e766:	460c      	mov	r4, r1
 800e768:	4616      	mov	r6, r2
 800e76a:	d505      	bpl.n	800e778 <__swrite+0x1e>
 800e76c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e770:	2302      	movs	r3, #2
 800e772:	2200      	movs	r2, #0
 800e774:	f000 f898 	bl	800e8a8 <_lseek_r>
 800e778:	89a3      	ldrh	r3, [r4, #12]
 800e77a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e77e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e782:	81a3      	strh	r3, [r4, #12]
 800e784:	4632      	mov	r2, r6
 800e786:	463b      	mov	r3, r7
 800e788:	4628      	mov	r0, r5
 800e78a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e78e:	f000 b817 	b.w	800e7c0 <_write_r>

0800e792 <__sseek>:
 800e792:	b510      	push	{r4, lr}
 800e794:	460c      	mov	r4, r1
 800e796:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e79a:	f000 f885 	bl	800e8a8 <_lseek_r>
 800e79e:	1c43      	adds	r3, r0, #1
 800e7a0:	89a3      	ldrh	r3, [r4, #12]
 800e7a2:	bf15      	itete	ne
 800e7a4:	6560      	strne	r0, [r4, #84]	; 0x54
 800e7a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e7aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e7ae:	81a3      	strheq	r3, [r4, #12]
 800e7b0:	bf18      	it	ne
 800e7b2:	81a3      	strhne	r3, [r4, #12]
 800e7b4:	bd10      	pop	{r4, pc}

0800e7b6 <__sclose>:
 800e7b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7ba:	f000 b831 	b.w	800e820 <_close_r>
	...

0800e7c0 <_write_r>:
 800e7c0:	b538      	push	{r3, r4, r5, lr}
 800e7c2:	4d07      	ldr	r5, [pc, #28]	; (800e7e0 <_write_r+0x20>)
 800e7c4:	4604      	mov	r4, r0
 800e7c6:	4608      	mov	r0, r1
 800e7c8:	4611      	mov	r1, r2
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	602a      	str	r2, [r5, #0]
 800e7ce:	461a      	mov	r2, r3
 800e7d0:	f7f5 faa5 	bl	8003d1e <_write>
 800e7d4:	1c43      	adds	r3, r0, #1
 800e7d6:	d102      	bne.n	800e7de <_write_r+0x1e>
 800e7d8:	682b      	ldr	r3, [r5, #0]
 800e7da:	b103      	cbz	r3, 800e7de <_write_r+0x1e>
 800e7dc:	6023      	str	r3, [r4, #0]
 800e7de:	bd38      	pop	{r3, r4, r5, pc}
 800e7e0:	20000870 	.word	0x20000870

0800e7e4 <__assert_func>:
 800e7e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e7e6:	4614      	mov	r4, r2
 800e7e8:	461a      	mov	r2, r3
 800e7ea:	4b09      	ldr	r3, [pc, #36]	; (800e810 <__assert_func+0x2c>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	4605      	mov	r5, r0
 800e7f0:	68d8      	ldr	r0, [r3, #12]
 800e7f2:	b14c      	cbz	r4, 800e808 <__assert_func+0x24>
 800e7f4:	4b07      	ldr	r3, [pc, #28]	; (800e814 <__assert_func+0x30>)
 800e7f6:	9100      	str	r1, [sp, #0]
 800e7f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e7fc:	4906      	ldr	r1, [pc, #24]	; (800e818 <__assert_func+0x34>)
 800e7fe:	462b      	mov	r3, r5
 800e800:	f000 f81e 	bl	800e840 <fiprintf>
 800e804:	f000 f893 	bl	800e92e <abort>
 800e808:	4b04      	ldr	r3, [pc, #16]	; (800e81c <__assert_func+0x38>)
 800e80a:	461c      	mov	r4, r3
 800e80c:	e7f3      	b.n	800e7f6 <__assert_func+0x12>
 800e80e:	bf00      	nop
 800e810:	20000020 	.word	0x20000020
 800e814:	0800eeb5 	.word	0x0800eeb5
 800e818:	0800eec2 	.word	0x0800eec2
 800e81c:	0800eef0 	.word	0x0800eef0

0800e820 <_close_r>:
 800e820:	b538      	push	{r3, r4, r5, lr}
 800e822:	4d06      	ldr	r5, [pc, #24]	; (800e83c <_close_r+0x1c>)
 800e824:	2300      	movs	r3, #0
 800e826:	4604      	mov	r4, r0
 800e828:	4608      	mov	r0, r1
 800e82a:	602b      	str	r3, [r5, #0]
 800e82c:	f7f5 fa93 	bl	8003d56 <_close>
 800e830:	1c43      	adds	r3, r0, #1
 800e832:	d102      	bne.n	800e83a <_close_r+0x1a>
 800e834:	682b      	ldr	r3, [r5, #0]
 800e836:	b103      	cbz	r3, 800e83a <_close_r+0x1a>
 800e838:	6023      	str	r3, [r4, #0]
 800e83a:	bd38      	pop	{r3, r4, r5, pc}
 800e83c:	20000870 	.word	0x20000870

0800e840 <fiprintf>:
 800e840:	b40e      	push	{r1, r2, r3}
 800e842:	b503      	push	{r0, r1, lr}
 800e844:	4601      	mov	r1, r0
 800e846:	ab03      	add	r3, sp, #12
 800e848:	4805      	ldr	r0, [pc, #20]	; (800e860 <fiprintf+0x20>)
 800e84a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e84e:	6800      	ldr	r0, [r0, #0]
 800e850:	9301      	str	r3, [sp, #4]
 800e852:	f7ff fe41 	bl	800e4d8 <_vfiprintf_r>
 800e856:	b002      	add	sp, #8
 800e858:	f85d eb04 	ldr.w	lr, [sp], #4
 800e85c:	b003      	add	sp, #12
 800e85e:	4770      	bx	lr
 800e860:	20000020 	.word	0x20000020

0800e864 <_fstat_r>:
 800e864:	b538      	push	{r3, r4, r5, lr}
 800e866:	4d07      	ldr	r5, [pc, #28]	; (800e884 <_fstat_r+0x20>)
 800e868:	2300      	movs	r3, #0
 800e86a:	4604      	mov	r4, r0
 800e86c:	4608      	mov	r0, r1
 800e86e:	4611      	mov	r1, r2
 800e870:	602b      	str	r3, [r5, #0]
 800e872:	f7f5 fa7c 	bl	8003d6e <_fstat>
 800e876:	1c43      	adds	r3, r0, #1
 800e878:	d102      	bne.n	800e880 <_fstat_r+0x1c>
 800e87a:	682b      	ldr	r3, [r5, #0]
 800e87c:	b103      	cbz	r3, 800e880 <_fstat_r+0x1c>
 800e87e:	6023      	str	r3, [r4, #0]
 800e880:	bd38      	pop	{r3, r4, r5, pc}
 800e882:	bf00      	nop
 800e884:	20000870 	.word	0x20000870

0800e888 <_isatty_r>:
 800e888:	b538      	push	{r3, r4, r5, lr}
 800e88a:	4d06      	ldr	r5, [pc, #24]	; (800e8a4 <_isatty_r+0x1c>)
 800e88c:	2300      	movs	r3, #0
 800e88e:	4604      	mov	r4, r0
 800e890:	4608      	mov	r0, r1
 800e892:	602b      	str	r3, [r5, #0]
 800e894:	f7f5 fa7b 	bl	8003d8e <_isatty>
 800e898:	1c43      	adds	r3, r0, #1
 800e89a:	d102      	bne.n	800e8a2 <_isatty_r+0x1a>
 800e89c:	682b      	ldr	r3, [r5, #0]
 800e89e:	b103      	cbz	r3, 800e8a2 <_isatty_r+0x1a>
 800e8a0:	6023      	str	r3, [r4, #0]
 800e8a2:	bd38      	pop	{r3, r4, r5, pc}
 800e8a4:	20000870 	.word	0x20000870

0800e8a8 <_lseek_r>:
 800e8a8:	b538      	push	{r3, r4, r5, lr}
 800e8aa:	4d07      	ldr	r5, [pc, #28]	; (800e8c8 <_lseek_r+0x20>)
 800e8ac:	4604      	mov	r4, r0
 800e8ae:	4608      	mov	r0, r1
 800e8b0:	4611      	mov	r1, r2
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	602a      	str	r2, [r5, #0]
 800e8b6:	461a      	mov	r2, r3
 800e8b8:	f7f5 fa74 	bl	8003da4 <_lseek>
 800e8bc:	1c43      	adds	r3, r0, #1
 800e8be:	d102      	bne.n	800e8c6 <_lseek_r+0x1e>
 800e8c0:	682b      	ldr	r3, [r5, #0]
 800e8c2:	b103      	cbz	r3, 800e8c6 <_lseek_r+0x1e>
 800e8c4:	6023      	str	r3, [r4, #0]
 800e8c6:	bd38      	pop	{r3, r4, r5, pc}
 800e8c8:	20000870 	.word	0x20000870

0800e8cc <__ascii_mbtowc>:
 800e8cc:	b082      	sub	sp, #8
 800e8ce:	b901      	cbnz	r1, 800e8d2 <__ascii_mbtowc+0x6>
 800e8d0:	a901      	add	r1, sp, #4
 800e8d2:	b142      	cbz	r2, 800e8e6 <__ascii_mbtowc+0x1a>
 800e8d4:	b14b      	cbz	r3, 800e8ea <__ascii_mbtowc+0x1e>
 800e8d6:	7813      	ldrb	r3, [r2, #0]
 800e8d8:	600b      	str	r3, [r1, #0]
 800e8da:	7812      	ldrb	r2, [r2, #0]
 800e8dc:	1e10      	subs	r0, r2, #0
 800e8de:	bf18      	it	ne
 800e8e0:	2001      	movne	r0, #1
 800e8e2:	b002      	add	sp, #8
 800e8e4:	4770      	bx	lr
 800e8e6:	4610      	mov	r0, r2
 800e8e8:	e7fb      	b.n	800e8e2 <__ascii_mbtowc+0x16>
 800e8ea:	f06f 0001 	mvn.w	r0, #1
 800e8ee:	e7f8      	b.n	800e8e2 <__ascii_mbtowc+0x16>

0800e8f0 <_read_r>:
 800e8f0:	b538      	push	{r3, r4, r5, lr}
 800e8f2:	4d07      	ldr	r5, [pc, #28]	; (800e910 <_read_r+0x20>)
 800e8f4:	4604      	mov	r4, r0
 800e8f6:	4608      	mov	r0, r1
 800e8f8:	4611      	mov	r1, r2
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	602a      	str	r2, [r5, #0]
 800e8fe:	461a      	mov	r2, r3
 800e900:	f7f5 f9f0 	bl	8003ce4 <_read>
 800e904:	1c43      	adds	r3, r0, #1
 800e906:	d102      	bne.n	800e90e <_read_r+0x1e>
 800e908:	682b      	ldr	r3, [r5, #0]
 800e90a:	b103      	cbz	r3, 800e90e <_read_r+0x1e>
 800e90c:	6023      	str	r3, [r4, #0]
 800e90e:	bd38      	pop	{r3, r4, r5, pc}
 800e910:	20000870 	.word	0x20000870

0800e914 <__ascii_wctomb>:
 800e914:	b149      	cbz	r1, 800e92a <__ascii_wctomb+0x16>
 800e916:	2aff      	cmp	r2, #255	; 0xff
 800e918:	bf85      	ittet	hi
 800e91a:	238a      	movhi	r3, #138	; 0x8a
 800e91c:	6003      	strhi	r3, [r0, #0]
 800e91e:	700a      	strbls	r2, [r1, #0]
 800e920:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e924:	bf98      	it	ls
 800e926:	2001      	movls	r0, #1
 800e928:	4770      	bx	lr
 800e92a:	4608      	mov	r0, r1
 800e92c:	4770      	bx	lr

0800e92e <abort>:
 800e92e:	b508      	push	{r3, lr}
 800e930:	2006      	movs	r0, #6
 800e932:	f000 f82b 	bl	800e98c <raise>
 800e936:	2001      	movs	r0, #1
 800e938:	f7f5 f9ca 	bl	8003cd0 <_exit>

0800e93c <_raise_r>:
 800e93c:	291f      	cmp	r1, #31
 800e93e:	b538      	push	{r3, r4, r5, lr}
 800e940:	4604      	mov	r4, r0
 800e942:	460d      	mov	r5, r1
 800e944:	d904      	bls.n	800e950 <_raise_r+0x14>
 800e946:	2316      	movs	r3, #22
 800e948:	6003      	str	r3, [r0, #0]
 800e94a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e94e:	bd38      	pop	{r3, r4, r5, pc}
 800e950:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e952:	b112      	cbz	r2, 800e95a <_raise_r+0x1e>
 800e954:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e958:	b94b      	cbnz	r3, 800e96e <_raise_r+0x32>
 800e95a:	4620      	mov	r0, r4
 800e95c:	f000 f830 	bl	800e9c0 <_getpid_r>
 800e960:	462a      	mov	r2, r5
 800e962:	4601      	mov	r1, r0
 800e964:	4620      	mov	r0, r4
 800e966:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e96a:	f000 b817 	b.w	800e99c <_kill_r>
 800e96e:	2b01      	cmp	r3, #1
 800e970:	d00a      	beq.n	800e988 <_raise_r+0x4c>
 800e972:	1c59      	adds	r1, r3, #1
 800e974:	d103      	bne.n	800e97e <_raise_r+0x42>
 800e976:	2316      	movs	r3, #22
 800e978:	6003      	str	r3, [r0, #0]
 800e97a:	2001      	movs	r0, #1
 800e97c:	e7e7      	b.n	800e94e <_raise_r+0x12>
 800e97e:	2400      	movs	r4, #0
 800e980:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e984:	4628      	mov	r0, r5
 800e986:	4798      	blx	r3
 800e988:	2000      	movs	r0, #0
 800e98a:	e7e0      	b.n	800e94e <_raise_r+0x12>

0800e98c <raise>:
 800e98c:	4b02      	ldr	r3, [pc, #8]	; (800e998 <raise+0xc>)
 800e98e:	4601      	mov	r1, r0
 800e990:	6818      	ldr	r0, [r3, #0]
 800e992:	f7ff bfd3 	b.w	800e93c <_raise_r>
 800e996:	bf00      	nop
 800e998:	20000020 	.word	0x20000020

0800e99c <_kill_r>:
 800e99c:	b538      	push	{r3, r4, r5, lr}
 800e99e:	4d07      	ldr	r5, [pc, #28]	; (800e9bc <_kill_r+0x20>)
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	4604      	mov	r4, r0
 800e9a4:	4608      	mov	r0, r1
 800e9a6:	4611      	mov	r1, r2
 800e9a8:	602b      	str	r3, [r5, #0]
 800e9aa:	f7f5 f981 	bl	8003cb0 <_kill>
 800e9ae:	1c43      	adds	r3, r0, #1
 800e9b0:	d102      	bne.n	800e9b8 <_kill_r+0x1c>
 800e9b2:	682b      	ldr	r3, [r5, #0]
 800e9b4:	b103      	cbz	r3, 800e9b8 <_kill_r+0x1c>
 800e9b6:	6023      	str	r3, [r4, #0]
 800e9b8:	bd38      	pop	{r3, r4, r5, pc}
 800e9ba:	bf00      	nop
 800e9bc:	20000870 	.word	0x20000870

0800e9c0 <_getpid_r>:
 800e9c0:	f7f5 b96e 	b.w	8003ca0 <_getpid>

0800e9c4 <_init>:
 800e9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9c6:	bf00      	nop
 800e9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9ca:	bc08      	pop	{r3}
 800e9cc:	469e      	mov	lr, r3
 800e9ce:	4770      	bx	lr

0800e9d0 <_fini>:
 800e9d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9d2:	bf00      	nop
 800e9d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e9d6:	bc08      	pop	{r3}
 800e9d8:	469e      	mov	lr, r3
 800e9da:	4770      	bx	lr
