//
// File created by:  irun
// Do not modify this file
//
-INCDIR
/home/YuChengWang/Verilog_pratice/HW7/./src
-INCDIR
/home/YuChengWang/Verilog_pratice/HW7/./include
-INCDIR
/home/YuChengWang/Verilog_pratice/HW7/./sim
-DEFINE
prog1
-DEFINE
FSDB_ALL
-DEFINE
CYCLE=20.0
-DEFINE
MAX=100000
