// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject_myproject,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.429000,HLS_SYN_LAT=33341,HLS_SYN_TPT=32772,HLS_SYN_MEM=83,HLS_SYN_DSP=0,HLS_SYN_FF=51952,HLS_SYN_LUT=20572,HLS_VERSION=2020_2}" *)

module myproject (
        input_1_V_TDATA,
        layer28_out_V_TDATA,
        ap_clk,
        ap_rst_n,
        input_1_V_TVALID,
        input_1_V_TREADY,
        ap_start,
        layer28_out_V_TVALID,
        layer28_out_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [47:0] input_1_V_TDATA;
output  [63:0] layer28_out_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   input_1_V_TVALID;
output   input_1_V_TREADY;
input   ap_start;
output   layer28_out_V_TVALID;
input   layer28_out_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_input_1_V_TREADY;
wire   [63:0] conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din;
wire    conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_start;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_done;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_continue;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_idle;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_ready;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_out;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_write;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_data_read;
wire   [63:0] relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_din;
wire    relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_write;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_start;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_done;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_continue;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_idle;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_ready;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_out;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_write;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_data_read;
wire   [63:0] pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_din;
wire    pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer6_out_read;
wire   [31:0] conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_din;
wire    conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_write;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_start;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_done;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_continue;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_idle;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_ready;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_out;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_write;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_data_read;
wire   [31:0] relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_din;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_write;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_start;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_done;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_continue;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_idle;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_ready;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_out;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_write;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_data_read;
wire   [31:0] pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_din;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_write;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_start;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_done;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_continue;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_idle;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_ready;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_out;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_write;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer11_out_read;
wire   [31:0] conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_din;
wire    conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_write;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_start;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_done;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_continue;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_idle;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_ready;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_out;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_write;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_data_read;
wire   [31:0] relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_din;
wire    relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_write;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_start;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_done;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_continue;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_idle;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_ready;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_out;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_write;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_data_read;
wire   [31:0] pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_din;
wire    pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_write;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_start;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_done;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_continue;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_idle;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_ready;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_out;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_write;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer16_out_read;
wire   [95:0] dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_din;
wire    dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_write;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_start;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_done;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_continue;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_idle;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_ready;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_out;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_write;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_data_read;
wire   [95:0] relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_din;
wire    relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_write;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_start;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_done;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_continue;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_idle;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_ready;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_out;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_write;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer21_out_read;
wire   [383:0] dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_din;
wire    dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_write;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_start;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_done;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_continue;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_idle;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_ready;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_out;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_write;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_data_read;
wire   [383:0] relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_din;
wire    relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_write;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_start;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_done;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_continue;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_idle;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_ready;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_out;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_write;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer25_out_read;
wire   [63:0] dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_din;
wire    dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_write;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_start;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_done;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_continue;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_idle;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_ready;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_data_read;
wire   [63:0] softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TDATA;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TVALID;
wire    ap_sync_continue;
wire    layer2_out_full_n;
wire   [63:0] layer2_out_dout;
wire    layer2_out_empty_n;
wire    layer5_out_full_n;
wire   [63:0] layer5_out_dout;
wire    layer5_out_empty_n;
wire    layer6_out_full_n;
wire   [63:0] layer6_out_dout;
wire    layer6_out_empty_n;
wire    layer7_out_full_n;
wire   [31:0] layer7_out_dout;
wire    layer7_out_empty_n;
wire    layer10_out_full_n;
wire   [31:0] layer10_out_dout;
wire    layer10_out_empty_n;
wire    layer11_out_full_n;
wire   [31:0] layer11_out_dout;
wire    layer11_out_empty_n;
wire    layer12_out_full_n;
wire   [31:0] layer12_out_dout;
wire    layer12_out_empty_n;
wire    layer15_out_full_n;
wire   [31:0] layer15_out_dout;
wire    layer15_out_empty_n;
wire    layer16_out_full_n;
wire   [31:0] layer16_out_dout;
wire    layer16_out_empty_n;
wire    layer18_out_full_n;
wire   [95:0] layer18_out_dout;
wire    layer18_out_empty_n;
wire    layer21_out_full_n;
wire   [95:0] layer21_out_dout;
wire    layer21_out_empty_n;
wire    layer22_out_full_n;
wire   [383:0] layer22_out_dout;
wire    layer22_out_empty_n;
wire    layer25_out_full_n;
wire   [383:0] layer25_out_dout;
wire    layer25_out_empty_n;
wire    layer26_out_full_n;
wire   [63:0] layer26_out_dout;
wire    layer26_out_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_din;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_dout;
wire    start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_din;
wire    start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_dout;
wire    start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_din;
wire    start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_dout;
wire    start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_din;
wire    start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_dout;
wire    start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_din;
wire    start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_dout;
wire    start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_din;
wire    start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_dout;
wire    start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_din;
wire    start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_dout;
wire    start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_din;
wire    start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_dout;
wire    start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_din;
wire    start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_dout;
wire    start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_din;
wire    start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_dout;
wire    start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_empty_n;
wire   [0:0] start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_din;
wire    start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_full_n;
wire   [0:0] start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_dout;
wire    start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_empty_n;
wire   [0:0] start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_din;
wire    start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_full_n;
wire   [0:0] start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_dout;
wire    start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_empty_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_din;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_full_n;
wire   [0:0] start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_dout;
wire    start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_empty_n;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_start_full_n;
wire    softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_start_write;

myproject_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write),
    .input_1_V_TDATA(input_1_V_TDATA),
    .input_1_V_TVALID(input_1_V_TVALID),
    .input_1_V_TREADY(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_input_1_V_TREADY),
    .layer2_out_din(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din),
    .layer2_out_full_n(layer2_out_full_n),
    .layer2_out_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write)
);

myproject_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_full_n),
    .ap_done(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_ready),
    .start_out(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_out),
    .start_write(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_write),
    .data_dout(layer2_out_dout),
    .data_empty_n(layer2_out_empty_n),
    .data_read(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_data_read),
    .res_din(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_din),
    .res_full_n(layer5_out_full_n),
    .res_write(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_write)
);

myproject_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_full_n),
    .ap_done(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_done),
    .ap_continue(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_ready),
    .start_out(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_out),
    .start_write(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_write),
    .data_dout(layer5_out_dout),
    .data_empty_n(layer5_out_empty_n),
    .data_read(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_data_read),
    .res_din(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_din),
    .res_full_n(layer6_out_full_n),
    .res_write(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_write)
);

myproject_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_write),
    .layer6_out_dout(layer6_out_dout),
    .layer6_out_empty_n(layer6_out_empty_n),
    .layer6_out_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer6_out_read),
    .layer7_out_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_din),
    .layer7_out_full_n(layer7_out_full_n),
    .layer7_out_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_write)
);

myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_s relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_full_n),
    .ap_done(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_ready),
    .start_out(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_out),
    .start_write(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_write),
    .data_dout(layer7_out_dout),
    .data_empty_n(layer7_out_empty_n),
    .data_read(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_data_read),
    .res_din(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_din),
    .res_full_n(layer10_out_full_n),
    .res_write(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_write)
);

myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_s pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_full_n),
    .ap_done(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_done),
    .ap_continue(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_ready),
    .start_out(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_out),
    .start_write(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_write),
    .data_dout(layer10_out_dout),
    .data_empty_n(layer10_out_empty_n),
    .data_read(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_data_read),
    .res_din(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_din),
    .res_full_n(layer11_out_full_n),
    .res_write(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_write)
);

myproject_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_s conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_full_n),
    .ap_done(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_done),
    .ap_continue(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_continue),
    .ap_idle(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_idle),
    .ap_ready(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_ready),
    .start_out(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_out),
    .start_write(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_write),
    .layer11_out_dout(layer11_out_dout),
    .layer11_out_empty_n(layer11_out_empty_n),
    .layer11_out_read(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer11_out_read),
    .layer12_out_din(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_din),
    .layer12_out_full_n(layer12_out_full_n),
    .layer12_out_write(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_write)
);

myproject_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_s relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_full_n),
    .ap_done(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_ready),
    .start_out(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_out),
    .start_write(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_write),
    .data_dout(layer12_out_dout),
    .data_empty_n(layer12_out_empty_n),
    .data_read(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_data_read),
    .res_din(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_din),
    .res_full_n(layer15_out_full_n),
    .res_write(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_write)
);

myproject_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_s pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_full_n),
    .ap_done(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_done),
    .ap_continue(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_continue),
    .ap_idle(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_idle),
    .ap_ready(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_ready),
    .start_out(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_out),
    .start_write(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_write),
    .data_dout(layer15_out_dout),
    .data_empty_n(layer15_out_empty_n),
    .data_read(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_data_read),
    .res_din(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_din),
    .res_full_n(layer16_out_full_n),
    .res_write(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_write)
);

myproject_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_s dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_full_n),
    .ap_done(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_ready),
    .start_out(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_out),
    .start_write(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_write),
    .layer16_out_dout(layer16_out_dout),
    .layer16_out_empty_n(layer16_out_empty_n),
    .layer16_out_read(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer16_out_read),
    .layer18_out_din(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_din),
    .layer18_out_full_n(layer18_out_full_n),
    .layer18_out_write(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_write)
);

myproject_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_s relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_full_n),
    .ap_done(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_ready),
    .start_out(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_out),
    .start_write(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_write),
    .data_dout(layer18_out_dout),
    .data_empty_n(layer18_out_empty_n),
    .data_read(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_data_read),
    .res_din(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_din),
    .res_full_n(layer21_out_full_n),
    .res_write(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_write)
);

myproject_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_s dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_start),
    .start_full_n(start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_full_n),
    .ap_done(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_ready),
    .start_out(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_out),
    .start_write(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_write),
    .layer21_out_dout(layer21_out_dout),
    .layer21_out_empty_n(layer21_out_empty_n),
    .layer21_out_read(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer21_out_read),
    .layer22_out_din(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_din),
    .layer22_out_full_n(layer22_out_full_n),
    .layer22_out_write(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_write)
);

myproject_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_s relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_start),
    .start_full_n(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_full_n),
    .ap_done(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_done),
    .ap_continue(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_continue),
    .ap_idle(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_idle),
    .ap_ready(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_ready),
    .start_out(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_out),
    .start_write(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_write),
    .data_dout(layer22_out_dout),
    .data_empty_n(layer22_out_empty_n),
    .data_read(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_data_read),
    .res_din(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_din),
    .res_full_n(layer25_out_full_n),
    .res_write(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_write)
);

myproject_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_s dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_start),
    .start_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_full_n),
    .ap_done(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_done),
    .ap_continue(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_continue),
    .ap_idle(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_idle),
    .ap_ready(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_ready),
    .start_out(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_out),
    .start_write(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_write),
    .layer25_out_dout(layer25_out_dout),
    .layer25_out_empty_n(layer25_out_empty_n),
    .layer25_out_read(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer25_out_read),
    .layer26_out_din(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_din),
    .layer26_out_full_n(layer26_out_full_n),
    .layer26_out_write(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_write)
);

myproject_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_s softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_start),
    .ap_done(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_done),
    .ap_continue(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_continue),
    .ap_idle(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_idle),
    .ap_ready(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_ready),
    .data_dout(layer26_out_dout),
    .data_empty_n(layer26_out_empty_n),
    .data_read(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_data_read),
    .layer28_out_V_TDATA(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TDATA),
    .layer28_out_V_TVALID(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TVALID),
    .layer28_out_V_TREADY(layer28_out_V_TREADY)
);

myproject_fifo_w64_d3844_A layer2_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_din),
    .if_full_n(layer2_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_layer2_out_write),
    .if_dout(layer2_out_dout),
    .if_empty_n(layer2_out_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_data_read)
);

myproject_fifo_w64_d3844_A layer5_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_din),
    .if_full_n(layer5_out_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_res_write),
    .if_dout(layer5_out_dout),
    .if_empty_n(layer5_out_empty_n),
    .if_read(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_data_read)
);

myproject_fifo_w64_d961_A layer6_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_din),
    .if_full_n(layer6_out_full_n),
    .if_write(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_res_write),
    .if_dout(layer6_out_dout),
    .if_empty_n(layer6_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer6_out_read)
);

myproject_fifo_w32_d841_A layer7_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_din),
    .if_full_n(layer7_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_layer7_out_write),
    .if_dout(layer7_out_dout),
    .if_empty_n(layer7_out_empty_n),
    .if_read(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_data_read)
);

myproject_fifo_w32_d841_A layer10_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_din),
    .if_full_n(layer10_out_full_n),
    .if_write(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_res_write),
    .if_dout(layer10_out_dout),
    .if_empty_n(layer10_out_empty_n),
    .if_read(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_data_read)
);

myproject_fifo_w32_d196_A layer11_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_din),
    .if_full_n(layer11_out_full_n),
    .if_write(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_res_write),
    .if_dout(layer11_out_dout),
    .if_empty_n(layer11_out_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer11_out_read)
);

myproject_fifo_w32_d144_A layer12_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_din),
    .if_full_n(layer12_out_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_layer12_out_write),
    .if_dout(layer12_out_dout),
    .if_empty_n(layer12_out_empty_n),
    .if_read(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_data_read)
);

myproject_fifo_w32_d144_A layer15_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_din),
    .if_full_n(layer15_out_full_n),
    .if_write(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_res_write),
    .if_dout(layer15_out_dout),
    .if_empty_n(layer15_out_empty_n),
    .if_read(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_data_read)
);

myproject_fifo_w32_d36_A layer16_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_din),
    .if_full_n(layer16_out_full_n),
    .if_write(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_res_write),
    .if_dout(layer16_out_dout),
    .if_empty_n(layer16_out_empty_n),
    .if_read(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer16_out_read)
);

myproject_fifo_w96_d1_S layer18_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_din),
    .if_full_n(layer18_out_full_n),
    .if_write(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_layer18_out_write),
    .if_dout(layer18_out_dout),
    .if_empty_n(layer18_out_empty_n),
    .if_read(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_data_read)
);

myproject_fifo_w96_d1_S layer21_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_din),
    .if_full_n(layer21_out_full_n),
    .if_write(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_res_write),
    .if_dout(layer21_out_dout),
    .if_empty_n(layer21_out_empty_n),
    .if_read(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer21_out_read)
);

myproject_fifo_w384_d1_S layer22_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_din),
    .if_full_n(layer22_out_full_n),
    .if_write(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_layer22_out_write),
    .if_dout(layer22_out_dout),
    .if_empty_n(layer22_out_empty_n),
    .if_read(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_data_read)
);

myproject_fifo_w384_d1_S layer25_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_din),
    .if_full_n(layer25_out_full_n),
    .if_write(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_res_write),
    .if_dout(layer25_out_dout),
    .if_empty_n(layer25_out_empty_n),
    .if_read(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer25_out_read)
);

myproject_fifo_w64_d1_S layer26_out_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_din),
    .if_full_n(layer26_out_full_n),
    .if_write(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_layer26_out_write),
    .if_dout(layer26_out_dout),
    .if_empty_n(layer26_out_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_data_read)
);

myproject_start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0 start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_empty_n),
    .if_read(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_ready)
);

myproject_start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6CeG_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_full_n),
    .if_write(relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_empty_n),
    .if_read(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_ready)
);

myproject_start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0 start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_full_n),
    .if_write(pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0 start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_empty_n),
    .if_read(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_ready)
);

myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1DeQ_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_full_n),
    .if_write(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_empty_n),
    .if_read(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_ready)
);

myproject_start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0 start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_din),
    .if_full_n(start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_full_n),
    .if_write(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_start_write),
    .if_dout(start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_empty_n),
    .if_read(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0 start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_full_n),
    .if_write(conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_empty_n),
    .if_read(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_ready)
);

myproject_start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0 start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config1Ee0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_din),
    .if_full_n(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_full_n),
    .if_write(relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_start_write),
    .if_dout(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_empty_n),
    .if_read(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_ready)
);

myproject_start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0 start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_full_n),
    .if_write(pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_empty_n),
    .if_read(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0 start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_full_n),
    .if_write(dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_empty_n),
    .if_read(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_ready)
);

myproject_start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0 start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_full_n),
    .if_write(relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_empty_n),
    .if_read(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_ready)
);

myproject_start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25Ffa_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_din),
    .if_full_n(start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_full_n),
    .if_write(dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_start_write),
    .if_dout(start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_dout),
    .if_empty_n(start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_empty_n),
    .if_read(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_ready)
);

myproject_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0 start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_din),
    .if_full_n(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_full_n),
    .if_write(relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_start_write),
    .if_dout(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_dout),
    .if_empty_n(start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_empty_n),
    .if_read(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_ready)
);

myproject_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_din),
    .if_full_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_full_n),
    .if_write(dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_start_write),
    .if_dout(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_dout),
    .if_empty_n(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_empty_n),
    .if_read(softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_ready)
);

assign ap_done = softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_done;

assign ap_idle = (softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_idle & relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_idle & relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_idle & relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_idle & relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_idle & relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_idle & pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_idle & pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_idle & pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_idle & dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_idle & dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_idle & dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_idle & conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_idle & conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_idle & conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_idle);

assign ap_ready = conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_done;

assign ap_sync_ready = conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_ready;

assign conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_empty_n;

assign conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_ap_start = ap_start;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_continue = 1'b1;

assign conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_ap_start = start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_empty_n;

assign dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_ap_start = start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_empty_n;

assign dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_ap_start = start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_empty_n;

assign dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_continue = 1'b1;

assign dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_ap_start = start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_empty_n;

assign input_1_V_TREADY = conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_input_1_V_TREADY;

assign layer28_out_V_TDATA = softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TDATA;

assign layer28_out_V_TVALID = softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_layer28_out_V_TVALID;

assign pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_ap_start = start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_empty_n;

assign pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_ap_start = start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_empty_n;

assign pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_continue = 1'b1;

assign pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_ap_start = start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_empty_n;

assign relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_ap_start = start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_empty_n;

assign relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_ap_start = start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_empty_n;

assign relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_ap_start = start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_empty_n;

assign relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_ap_start = start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_empty_n;

assign relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_continue = 1'b1;

assign relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_ap_start = start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_empty_n;

assign softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_continue = 1'b1;

assign softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_ap_start = start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_empty_n;

assign softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_start_full_n = 1'b1;

assign softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_start_write = 1'b0;

assign start_for_conv_2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config12_U0_din = 1'b1;

assign start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_4u_config26_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_6u_config18_U0_din = 1'b1;

assign start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_24u_config22_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config11_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_config16_U0_din = 1'b1;

assign start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_relu_config25_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config10_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_2u_array_ap_fixed_16_6_5_3_0_2u_relu_config15_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config5_U0_din = 1'b1;

assign start_for_relu_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_6u_relu_config21_U0_din = 1'b1;

assign start_for_softmax_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config28_U0_din = 1'b1;

endmodule //myproject
