HelpInfo,C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\mbin\assistant
Implementation;Synthesis;RootName:M2S010_Ethernet
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_Ethernet.srr(33);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/33||M2S010_Ethernet_OSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\work\M2S010_Ethernet\OSC_0\M2S010_Ethernet_OSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_Ethernet.srr(34);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/34||M2S010_Ethernet_OSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\work\M2S010_Ethernet\OSC_0\M2S010_Ethernet_OSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_Ethernet.srr(35);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/35||M2S010_Ethernet_OSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\work\M2S010_Ethernet\OSC_0\M2S010_Ethernet_OSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_Ethernet.srr(36);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/36||M2S010_Ethernet_OSC_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\work\M2S010_Ethernet\OSC_0\M2S010_Ethernet_OSC_0_OSC.vhd'/linenumber/12
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2S010_Ethernet.srr(37);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/37||M2S010_Ethernet_OSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\work\M2S010_Ethernet\OSC_0\M2S010_Ethernet_OSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CL169 ||@W:Pruning register sfdpos_2  ||M2S010_Ethernet.srr(55);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/55||RMII_RX.vhd(267);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/267
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(0) assign '0'; register removed by optimization||M2S010_Ethernet.srr(56);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/56||RMII_RX.vhd(685);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/685
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(1) assign '0'; register removed by optimization||M2S010_Ethernet.srr(57);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/57||RMII_RX.vhd(685);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/685
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(2) assign '0'; register removed by optimization||M2S010_Ethernet.srr(58);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/58||RMII_RX.vhd(685);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/685
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(3) assign '0'; register removed by optimization||M2S010_Ethernet.srr(59);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/59||RMII_RX.vhd(685);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/685
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(4) assign '0'; register removed by optimization||M2S010_Ethernet.srr(60);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/60||RMII_RX.vhd(685);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/685
Implementation;Synthesis|| CL169 ||@W:Pruning register pmde  ||M2S010_Ethernet.srr(61);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/61||RMII_RX.vhd(472);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/472
Implementation;Synthesis|| CL169 ||@W:Pruning register rxen_10mreg  ||M2S010_Ethernet.srr(62);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/62||RMII_RX.vhd(708);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/708
Implementation;Synthesis|| CL169 ||@W:Pruning register rxen_10rreg  ||M2S010_Ethernet.srr(63);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/63||RMII_RX.vhd(708);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_RX.vhd'/linenumber/708
Implementation;Synthesis|| CL169 ||@W:Pruning register txen_10rreg_2  ||M2S010_Ethernet.srr(66);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/66||RMII_TX.vhd(183);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_TX.vhd'/linenumber/183
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(0) assign '0'; register removed by optimization||M2S010_Ethernet.srr(67);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/67||RMII_TX.vhd(161);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_TX.vhd'/linenumber/161
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(1) assign '0'; register removed by optimization||M2S010_Ethernet.srr(68);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/68||RMII_TX.vhd(161);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_TX.vhd'/linenumber/161
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(2) assign '0'; register removed by optimization||M2S010_Ethernet.srr(69);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/69||RMII_TX.vhd(161);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_TX.vhd'/linenumber/161
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(3) assign '0'; register removed by optimization||M2S010_Ethernet.srr(70);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/70||RMII_TX.vhd(161);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_TX.vhd'/linenumber/161
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to cntr(4) assign '0'; register removed by optimization||M2S010_Ethernet.srr(71);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/71||RMII_TX.vhd(161);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_TX.vhd'/linenumber/161
Implementation;Synthesis|| CL169 ||@W:Pruning register txen_10mreg  ||M2S010_Ethernet.srr(72);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/72||RMII_TX.vhd(183);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_TX.vhd'/linenumber/183
Implementation;Synthesis|| CL159 ||@W:Input txclk is unused||M2S010_Ethernet.srr(77);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/77||RMII_TX.vhd(49);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\component\Actel\DirectCore\CORERMII\2.0.102\rtl\vhdl\core\RMII_TX.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S010_Ethernet_FCCC_0_FCCC|GL1_net_inferred_clock which controls 0 sequential elements including M2S010_Ethernet_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||M2S010_Ethernet.srr(156);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/156||m2s010_ethernet_mss.vhd(732);liberoaction://cross_probe/hdl/file/'d:\demo\m2s\8\m2s010_ethernet\component\work\m2s010_ethernet_mss\m2s010_ethernet_mss.vhd'/linenumber/732
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S010_Ethernet_FCCC_0_FCCC|GL0_net_inferred_clock which controls 10 sequential elements including CORERMII_0.U_RMII_RX.rx2mii_rxd_xhdl1[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||M2S010_Ethernet.srr(157);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/157||rmii_rx.vhd(672);liberoaction://cross_probe/hdl/file/'d:\demo\m2s\8\m2s010_ethernet\component\actel\directcore\corermii\2.0.102\rtl\vhdl\core\rmii_rx.vhd'/linenumber/672
Implementation;Synthesis|| MT530 ||@W:Found inferred clock M2S010_Ethernet|REFCLK which controls 33 sequential elements including CORERMII_0.U_RMII_TX.tx2rmii_txd_xhdl1[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||M2S010_Ethernet.srr(158);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/158||rmii_tx.vhd(237);liberoaction://cross_probe/hdl/file/'d:\demo\m2s\8\m2s010_ethernet\component\actel\directcore\corermii\2.0.102\rtl\vhdl\core\rmii_tx.vhd'/linenumber/237
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||M2S010_Ethernet.srr(280);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/280||m2s010_ethernet_osc_0_osc.vhd(36);liberoaction://cross_probe/hdl/file/'d:\demo\m2s\8\m2s010_ethernet\component\work\m2s010_ethernet\osc_0\m2s010_ethernet_osc_0_osc.vhd'/linenumber/36
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||M2S010_Ethernet.srr(281);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/281||m2s010_ethernet_fccc_0_fccc.vhd(110);liberoaction://cross_probe/hdl/file/'d:\demo\m2s\8\m2s010_ethernet\component\work\m2s010_ethernet\fccc_0\m2s010_ethernet_fccc_0_fccc.vhd'/linenumber/110
Implementation;Synthesis|| MT420 ||@W:Found inferred clock M2S010_Ethernet|REFCLK with period 10.00ns. Please declare a user-defined clock on object "p:REFCLK"||M2S010_Ethernet.srr(282);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/282||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock M2S010_Ethernet_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"||M2S010_Ethernet.srr(284);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/284||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock M2S010_Ethernet_FCCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL1_net"||M2S010_Ethernet.srr(286);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/286||null;null
Implementation;Synthesis|| MT320 ||@N: Timing report estimates place and route data. Please look at the place and route timing report for final timing.||M2S010_Ethernet.srr(301);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/301||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints cover only FF-to-FF paths associated with the clock.||M2S010_Ethernet.srr(303);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/303||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||M2S010_Ethernet.srr(321);liberoaction://cross_probe/hdl/file/'D:\Demo\M2S\8\M2S010_Ethernet\synthesis\M2S010_Ethernet.srr'/linenumber/321||null;null
Implementation;Place and Route;RootName:M2S010_Ethernet
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||M2S010_Ethernet_layout_log.log;liberoaction://open_report/file/M2S010_Ethernet_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||M2S010_Ethernet_generateBitstream.log;liberoaction://open_report/file/M2S010_Ethernet_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:M2S010_Ethernet
