<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>RCWSSWP, RCWSSWPA, RCWSSWPAL, RCWSSWPL -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">RCWSSWP, RCWSSWPA, RCWSSWPAL, RCWSSWPL</h2><p>Read check write software swap doubleword in memory</p>
      <p class="aml">This instruction atomically loads
a 64-bit doubleword from a memory location, and conditionally stores the value
held in a register back to the same memory location. Storing back to memory is
conditional on RCW Checks and RCWS Checks. The value initially loaded from memory
is returned in the destination register.
This instruction updates the condition flags based on the result of the update of memory.</p>
      <ul>
        <li>
          If the destination register is not XZR, <span class="asm-code">RCWSSWPA</span> and <span class="asm-code">RCWSSWPAL</span> load from memory with acquire semantics.
        </li>
        <li>
          
            <span class="asm-code">RCWSSWPL</span> and <span class="asm-code">RCWSSWPAL</span> store to memory with release semantics.
        </li>
        <li>
          
            <span class="asm-code">RCWSSWP</span> has neither acquire nor release semantics.
        </li>
      </ul>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">This instruction is for performing atomic updates of translation table entries and not for general use.</p>
      <hr class="note"/></div>
    
    <h3 class="classheading"><a id="iclass_integer"/>Integer<span style="font-size:smaller;"><br/>(FEAT_THE)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">1</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td colspan="5" class="lr">Rs</td><td class="lr">1</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td/><td class="droppedname">S</td><td colspan="3"/><td class="droppedname">VR</td><td colspan="2"/><td/><td/><td/><td colspan="5"/><td class="droppedname">o3</td><td colspan="3" class="droppedname">opc</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">
              Encoding for the RCWSSWP variant
            </h4><a id="RCWSSWP_64_memop"/>
        Applies when
        <span class="bitdiff"> (A == 0 &amp;&amp; R == 0)</span><p class="asm-code">RCWSSWP  <a href="#XsOrXZR" title="Is the 64-bit name of the general-purpose register to be stored, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>, <a href="#XtOrXZR__8" title="Is the 64-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the RCWSSWPA variant
            </h4><a id="RCWSSWPA_64_memop"/>
        Applies when
        <span class="bitdiff"> (A == 1 &amp;&amp; R == 0)</span><p class="asm-code">RCWSSWPA  <a href="#XsOrXZR" title="Is the 64-bit name of the general-purpose register to be stored, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>, <a href="#XtOrXZR__8" title="Is the 64-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the RCWSSWPAL variant
            </h4><a id="RCWSSWPAL_64_memop"/>
        Applies when
        <span class="bitdiff"> (A == 1 &amp;&amp; R == 1)</span><p class="asm-code">RCWSSWPAL  <a href="#XsOrXZR" title="Is the 64-bit name of the general-purpose register to be stored, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>, <a href="#XtOrXZR__8" title="Is the 64-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">
              Encoding for the RCWSSWPL variant
            </h4><a id="RCWSSWPL_64_memop"/>
        Applies when
        <span class="bitdiff"> (A == 0 &amp;&amp; R == 1)</span><p class="asm-code">RCWSSWPL  <a href="#XsOrXZR" title="Is the 64-bit name of the general-purpose register to be stored, encoded in the &quot;Rs&quot; field.">&lt;Xs&gt;</a>, <a href="#XtOrXZR__8" title="Is the 64-bit name of the general-purpose register to be loaded, encoded in the &quot;Rt&quot; field.">&lt;Xt&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>]</p></div><h4>Decode for all variants of this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_THE) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let s : integer{} = UInt(Rs);
let t : integer{} = UInt(Rt);
let n : integer{} = UInt(Rn);
let soft : boolean = TRUE;

let acquire : boolean = A == '1' &amp;&amp; t != 31;
let release : boolean = R == '1';
let tagchecked : boolean = n != 31;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xs&gt;</td><td><a id="XsOrXZR"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose register to be stored, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt&gt;</td><td><a id="XtOrXZR__8"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#func_IsD128Enabled_1" title="">IsD128Enabled</a>(PSTATE.EL) then Undefined(); end;
var address : bits(64);
let newdata : bits(64) = X{}(s);
var readdata : bits(64);
var nzcv : bits(4);

let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = <a href="shared_pseudocode.html#func_CreateAccDescRCW_7" title="">CreateAccDescRCW</a>(<a href="shared_pseudocode.html#enum_MemAtomicOp_SWP" title="">MemAtomicOp_SWP</a>, soft, acquire, release,
                                                  tagchecked, t, s);

if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

let compdata : bits(64) = ARBITRARY : bits(64);    // Irrelevant when not executing CAS
(nzcv, readdata) = <a href="shared_pseudocode.html#func_MemAtomicRCW_5" title="">MemAtomicRCW</a>{64}(address, compdata, newdata, accdesc);

PSTATE.[N,Z,C,V] = nzcv;
<a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(t) = readdata;   // Return the old value when t!=31</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
