--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.489 ns
From           : UART_RXD
To             : miniUART:UART|RxUnit:RxDev|SampleCnt[3]
From Clock     : --
To Clock       : CLOCK_27
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.126 ns
From           : GPIO:uGPIO|LEDG_R[2]
To             : LEDG[2]
From Clock     : CLOCK_27
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.942 ns
From           : SW[5]
To             : GPIO:uGPIO|key_detect:sw5|c_state.S10
From Clock     : --
To Clock       : CLOCK_27
Failed Paths   : 0

Type           : Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
Slack          : 3.425 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : armreduced:arm_cpu|register:ALUoutRegister|regout[18]
To             : ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1
From Clock     : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
To Clock       : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
Slack          : 18.240 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_address_reg10
To             : armreduced:arm_cpu|register:MDR|regout[3]
From Clock     : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1
To Clock       : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
Slack          : 0.391 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : miniUART:UART|CSReg[1]
To             : miniUART:UART|CSReg[1]
From Clock     : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
To Clock       : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
Slack          : 2.645 ns
Required Time  : 27.00 MHz ( period = 37.037 ns )
Actual Time    : N/A
From           : ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1
To             : ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0
From Clock     : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1
To Clock       : ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

