<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>src.yosys API documentation</title>
<meta name="description" content="" />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/10.1.1/highlight.min.js" integrity="sha256-Uv3H6lx7dJmRfRvH8TH6kJD1TSK1aFcwgx+mdg3epi8=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>src.yosys</code></h1>
</header>
<section id="section-intro">
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">import os
import subprocess
from src.path_var import *
import src.utils as utils

def verify_verilog(path,top):
  cmd = &#34;&#34;&#34;
     {yosys_path} -q -p&#39;
      read_verilog {path}
      hierarchy -check -top {top}
      &#39;
  &#34;&#34;&#34;
  path=f&#34;\&#34;{path}\&#34;&#34;
  result = subprocess.run(cmd.format(yosys_path=yosys_path,path=path,top=top), shell=True)
  if(result.returncode==1):
    print(result)
    raise Exception(&#34;Error code 1\nVerilog Code Syntax Error&#34;)
  elif(result.returncode==0):
    return True
    # print(&#34;Verilog Code Working Without Error&#34;)
  else:
    print(result)
    raise Exception(f&#34;Unknown Error Code {result.returncode}&#34;)


def synthesize_verilog(verilog, top,flag = &#34;flatten&#34;):
    with open(&#34;./tmp/tmp_syn1.v&#34;, &#34;w&#34;) as f:
        f.write(verilog)
    file_name=f&#34;{top}_2_{flag}.v&#34;
    output_file_path=f&#34;./tmp/{file_name}&#34;
    output_file_path2=f&#34;./tmp/{top}_unformated.v&#34;
    readin=&#34;read_verilog ./tmp/tmp_syn1.v&#34;
    
    if(os.path.isfile(output_file_path)):
        print(f&#34;File Already Synthesize, Delete file in tmp to re-synthesize file {file_name}&#34;)
    else:
        if flag == &#34;flatten&#34;:
            cmd = &#34;&#34;&#34;
                {yosys_path} -q -p&#39;
                {readin}
                hierarchy -check -top {module_name}
                proc; opt; fsm; opt; memory; opt;
                techmap; opt
                flatten
                opt_clean -purge
                dfflibmap -liberty ./vlib/mycells.lib
                abc -liberty ./vlib/mycells.lib  
                opt_clean -purge
                write_verilog -noattr {out_file}
                write_verilog -noattr {out_file2}
                &#39;
            &#34;&#34;&#34;
            
        elif flag == &#34;dont_flatten&#34;:
            cmd = &#34;&#34;&#34;
                {yosys_path} -q -p&#39;
                {readin}
                hierarchy -check -top {module_name}
                proc; opt; fsm; opt; memory; opt;
                techmap; opt
                dfflibmap -liberty ./vlib/mycells.lib
                abc -liberty ./vlib/mycells.lib 
                opt_clean -purge
                write_verilog -noattr {out_file}
                write_verilog -noattr {out_file2}
                &#39;
            &#34;&#34;&#34;
        else:
            Exception(&#34;Enter either &#39;flatten&#39; or &#39;don&#39;t flatten&#39; &#34;)
        # Run the command and capture the output
        
        
        result=subprocess.run(cmd.format(yosys_path=yosys_path,module_name=top,out_file=output_file_path,out_file2=output_file_path2,readin=readin), shell=True)

        if(result.returncode==1):
            raise Exception(&#34;Error code 1\nVerilog Code Syntax Error or yosys Path not found&#34;)
        elif(result.returncode==0):
            pass
            # print(&#34;Verilog Code Working Without Error&#34;)
        else:
            raise Exception(f&#34;Unknown Error Code {result.returncode}&#34;)
        
    
    synthesized_verilog = open(output_file_path, &#34;r&#34;).read()
    synthesized_verilog = utils.format_verilog(synthesized_verilog)

    with open(output_file_path,&#34;w&#34;) as f:
        f.write(synthesized_verilog)
    #os.remove(&#34;./tmp/tmp_syn1.v&#34;)
    #os.remove(&#34;./tmp/tmp_syn2.v&#34;)

    return synthesized_verilog












def synthesize_verilog_flatten_gate(verilog, top):
    filesintmp=os.listdir(&#34;./tmp&#34;)
    if(&#34;tmp_syn2.v&#34; in filesintmp):
        print(&#34;File already exists, Returning Old File&#34;)
        return open(&#34;./tmp/tmp_syn2.v&#34;).read()
         
    with open(&#34;./tmp/tmp_syn2.v&#34;, &#34;w&#34;) as f:
        f.write(verilog)
    file_name=f&#34;{top}_outgatelevel_flatten.v&#34;
    output_file_path=f&#34;./tmp/{file_name}&#34;
    output_file_path2=f&#34;./tmp/{top}_unformated.v&#34;
    readin=&#34;read_verilog ./tmp/tmp_syn2.v&#34;
    
    cmd = &#34;&#34;&#34;
        {yosys_path} -q -p&#39;
        {readin}
        hierarchy -check -top {module_name}
        proc; opt; fsm; opt; memory; opt;
        techmap; opt
        flatten
        opt_clean -purge
        write_verilog -noattr {out_file}
        write_verilog -noattr {out_file2}
        &#39;
    &#34;&#34;&#34;
        
    result=subprocess.run(cmd.format(yosys_path=yosys_path,module_name=top,out_file=output_file_path,out_file2=output_file_path2,readin=readin), shell=True)

    if(result.returncode==1):
        raise Exception(&#34;Error code 1\nVerilog Code Syntax Error or yosys Path not found&#34;)
    elif(result.returncode==0):
        pass
        # print(&#34;Verilog Code Working Without Error&#34;)
    else:
        raise Exception(f&#34;Unknown Error Code {result.returncode}&#34;)
    
    
    synthesized_verilog = open(output_file_path, &#34;r&#34;).read()
    synthesized_verilog = utils.format_verilog_org(synthesized_verilog)

    with open(output_file_path,&#34;w&#34;) as f:
        f.write(synthesized_verilog)
    
    return synthesized_verilog



# def synthesize_bench(bench):
#     text_file = open(&#34;./tmp/tmp_syn1.bench&#34;, &#34;w&#34;)
#     text_file.write(bench)
#     text_file.close()
    
#     cmd = &#34;&#34;&#34;
#         ~/FYP/linux/yosys/build/yosys-abc&#39;
#         read_bench ./tmp/tmp_syn1.bench
#         write_bench -l ./tmp/tmp_syn2.bench
#         &#39;
#     &#34;&#34;&#34;
#     synthesized_verilog = open(f&#34;./tmp/tmp_syn2.v&#34;, &#34;r&#34;).read()
#     synthesized_verilog = format_verilog(synthesized_verilog)
#     with open(f&#34;./tmp/tmp_syn2.v&#34;,&#34;w&#34;) as f:
#         f.write(synthesized_verilog)
#     #os.remove(&#34;./tmp/tmp_syn1.v&#34;)
#     #os.remove(&#34;./tmp/tmp_syn2.v&#34;)
#     return synthesized_verilog</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-functions">Functions</h2>
<dl>
<dt id="src.yosys.synthesize_verilog"><code class="name flex">
<span>def <span class="ident">synthesize_verilog</span></span>(<span>verilog, top, flag='flatten')</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def synthesize_verilog(verilog, top,flag = &#34;flatten&#34;):
    with open(&#34;./tmp/tmp_syn1.v&#34;, &#34;w&#34;) as f:
        f.write(verilog)
    file_name=f&#34;{top}_2_{flag}.v&#34;
    output_file_path=f&#34;./tmp/{file_name}&#34;
    output_file_path2=f&#34;./tmp/{top}_unformated.v&#34;
    readin=&#34;read_verilog ./tmp/tmp_syn1.v&#34;
    
    if(os.path.isfile(output_file_path)):
        print(f&#34;File Already Synthesize, Delete file in tmp to re-synthesize file {file_name}&#34;)
    else:
        if flag == &#34;flatten&#34;:
            cmd = &#34;&#34;&#34;
                {yosys_path} -q -p&#39;
                {readin}
                hierarchy -check -top {module_name}
                proc; opt; fsm; opt; memory; opt;
                techmap; opt
                flatten
                opt_clean -purge
                dfflibmap -liberty ./vlib/mycells.lib
                abc -liberty ./vlib/mycells.lib  
                opt_clean -purge
                write_verilog -noattr {out_file}
                write_verilog -noattr {out_file2}
                &#39;
            &#34;&#34;&#34;
            
        elif flag == &#34;dont_flatten&#34;:
            cmd = &#34;&#34;&#34;
                {yosys_path} -q -p&#39;
                {readin}
                hierarchy -check -top {module_name}
                proc; opt; fsm; opt; memory; opt;
                techmap; opt
                dfflibmap -liberty ./vlib/mycells.lib
                abc -liberty ./vlib/mycells.lib 
                opt_clean -purge
                write_verilog -noattr {out_file}
                write_verilog -noattr {out_file2}
                &#39;
            &#34;&#34;&#34;
        else:
            Exception(&#34;Enter either &#39;flatten&#39; or &#39;don&#39;t flatten&#39; &#34;)
        # Run the command and capture the output
        
        
        result=subprocess.run(cmd.format(yosys_path=yosys_path,module_name=top,out_file=output_file_path,out_file2=output_file_path2,readin=readin), shell=True)

        if(result.returncode==1):
            raise Exception(&#34;Error code 1\nVerilog Code Syntax Error or yosys Path not found&#34;)
        elif(result.returncode==0):
            pass
            # print(&#34;Verilog Code Working Without Error&#34;)
        else:
            raise Exception(f&#34;Unknown Error Code {result.returncode}&#34;)
        
    
    synthesized_verilog = open(output_file_path, &#34;r&#34;).read()
    synthesized_verilog = utils.format_verilog(synthesized_verilog)

    with open(output_file_path,&#34;w&#34;) as f:
        f.write(synthesized_verilog)
    #os.remove(&#34;./tmp/tmp_syn1.v&#34;)
    #os.remove(&#34;./tmp/tmp_syn2.v&#34;)

    return synthesized_verilog</code></pre>
</details>
</dd>
<dt id="src.yosys.synthesize_verilog_flatten_gate"><code class="name flex">
<span>def <span class="ident">synthesize_verilog_flatten_gate</span></span>(<span>verilog, top)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def synthesize_verilog_flatten_gate(verilog, top):
    filesintmp=os.listdir(&#34;./tmp&#34;)
    if(&#34;tmp_syn2.v&#34; in filesintmp):
        print(&#34;File already exists, Returning Old File&#34;)
        return open(&#34;./tmp/tmp_syn2.v&#34;).read()
         
    with open(&#34;./tmp/tmp_syn2.v&#34;, &#34;w&#34;) as f:
        f.write(verilog)
    file_name=f&#34;{top}_outgatelevel_flatten.v&#34;
    output_file_path=f&#34;./tmp/{file_name}&#34;
    output_file_path2=f&#34;./tmp/{top}_unformated.v&#34;
    readin=&#34;read_verilog ./tmp/tmp_syn2.v&#34;
    
    cmd = &#34;&#34;&#34;
        {yosys_path} -q -p&#39;
        {readin}
        hierarchy -check -top {module_name}
        proc; opt; fsm; opt; memory; opt;
        techmap; opt
        flatten
        opt_clean -purge
        write_verilog -noattr {out_file}
        write_verilog -noattr {out_file2}
        &#39;
    &#34;&#34;&#34;
        
    result=subprocess.run(cmd.format(yosys_path=yosys_path,module_name=top,out_file=output_file_path,out_file2=output_file_path2,readin=readin), shell=True)

    if(result.returncode==1):
        raise Exception(&#34;Error code 1\nVerilog Code Syntax Error or yosys Path not found&#34;)
    elif(result.returncode==0):
        pass
        # print(&#34;Verilog Code Working Without Error&#34;)
    else:
        raise Exception(f&#34;Unknown Error Code {result.returncode}&#34;)
    
    
    synthesized_verilog = open(output_file_path, &#34;r&#34;).read()
    synthesized_verilog = utils.format_verilog_org(synthesized_verilog)

    with open(output_file_path,&#34;w&#34;) as f:
        f.write(synthesized_verilog)
    
    return synthesized_verilog</code></pre>
</details>
</dd>
<dt id="src.yosys.verify_verilog"><code class="name flex">
<span>def <span class="ident">verify_verilog</span></span>(<span>path, top)</span>
</code></dt>
<dd>
<div class="desc"></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def verify_verilog(path,top):
  cmd = &#34;&#34;&#34;
     {yosys_path} -q -p&#39;
      read_verilog {path}
      hierarchy -check -top {top}
      &#39;
  &#34;&#34;&#34;
  path=f&#34;\&#34;{path}\&#34;&#34;
  result = subprocess.run(cmd.format(yosys_path=yosys_path,path=path,top=top), shell=True)
  if(result.returncode==1):
    print(result)
    raise Exception(&#34;Error code 1\nVerilog Code Syntax Error&#34;)
  elif(result.returncode==0):
    return True
    # print(&#34;Verilog Code Working Without Error&#34;)
  else:
    print(result)
    raise Exception(f&#34;Unknown Error Code {result.returncode}&#34;)</code></pre>
</details>
</dd>
</dl>
</section>
<section>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="src" href="index.html">src</a></code></li>
</ul>
</li>
<li><h3><a href="#header-functions">Functions</a></h3>
<ul class="">
<li><code><a title="src.yosys.synthesize_verilog" href="#src.yosys.synthesize_verilog">synthesize_verilog</a></code></li>
<li><code><a title="src.yosys.synthesize_verilog_flatten_gate" href="#src.yosys.synthesize_verilog_flatten_gate">synthesize_verilog_flatten_gate</a></code></li>
<li><code><a title="src.yosys.verify_verilog" href="#src.yosys.verify_verilog">verify_verilog</a></code></li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc" title="pdoc: Python API documentation generator"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>