Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Oct 16 08:44:07 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_source_wrapper_timing_summary_routed.rpt -pb VGA_source_wrapper_timing_summary_routed.pb -rpx VGA_source_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_source_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.658        0.000                      0                  200        0.122        0.000                      0                  200        3.000        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk                                {0.000 5.000}      10.000          100.000         
  clk_out2_VGA_source_clk_wiz_0_0  {0.000 19.789}     39.579          25.266          
  clkfbout_VGA_source_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out2_VGA_source_clk_wiz_0_0       34.658        0.000                      0                  200        0.122        0.000                      0                  200       18.809        0.000                       0                   132  
  clkfbout_VGA_source_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_VGA_source_clk_wiz_0_0
  To Clock:  clk_out2_VGA_source_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.809ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.658ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.067%)  route 3.515ns (80.933%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.192 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.500     3.596    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y29        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.686    38.192    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y29        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.085    38.683    
    SLICE_X107Y29        FDRE (Setup_fdre_C_R)       -0.429    38.254    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                 34.658    

Slack (MET) :             34.658ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.067%)  route 3.515ns (80.933%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.192 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.500     3.596    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y29        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.686    38.192    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y29        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.085    38.683    
    SLICE_X107Y29        FDRE (Setup_fdre_C_R)       -0.429    38.254    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                 34.658    

Slack (MET) :             34.658ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.067%)  route 3.515ns (80.933%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.192 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.500     3.596    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y29        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.686    38.192    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y29        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.085    38.683    
    SLICE_X107Y29        FDRE (Setup_fdre_C_R)       -0.429    38.254    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                 34.658    

Slack (MET) :             34.658ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 0.828ns (19.067%)  route 3.515ns (80.933%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.192 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.500     3.596    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y29        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.686    38.192    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y29        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.085    38.683    
    SLICE_X107Y29        FDRE (Setup_fdre_C_R)       -0.429    38.254    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.596    
  -------------------------------------------------------------------
                         slack                                 34.658    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.828ns (19.090%)  route 3.509ns (80.910%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.192 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.495     3.591    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y30        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.686    38.192    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y30        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.085    38.683    
    SLICE_X107Y30        FDRE (Setup_fdre_C_R)       -0.429    38.254    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.828ns (19.090%)  route 3.509ns (80.910%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.192 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.495     3.591    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y30        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.686    38.192    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y30        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.085    38.683    
    SLICE_X107Y30        FDRE (Setup_fdre_C_R)       -0.429    38.254    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.828ns (19.090%)  route 3.509ns (80.910%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.192 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.495     3.591    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y30        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.686    38.192    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y30        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.085    38.683    
    SLICE_X107Y30        FDRE (Setup_fdre_C_R)       -0.429    38.254    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.663ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 0.828ns (19.090%)  route 3.509ns (80.910%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.192 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.495     3.591    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y30        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.686    38.192    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y30        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.577    38.768    
                         clock uncertainty           -0.085    38.683    
    SLICE_X107Y30        FDRE (Setup_fdre_C_R)       -0.429    38.254    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         38.254    
                         arrival time                          -3.591    
  -------------------------------------------------------------------
                         slack                                 34.663    

Slack (MET) :             34.795ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.828ns (19.695%)  route 3.376ns (80.305%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.191 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.362     3.458    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y28        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.685    38.191    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y28        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.085    38.682    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.429    38.253    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                 34.795    

Slack (MET) :             34.795ns  (required time - arrival time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.579ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@39.579ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 0.828ns (19.695%)  route 3.376ns (80.305%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.191 - 39.579 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.865    -0.747    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.866     0.575    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        LUT2 (Prop_lut2_I0_O)        0.124     0.699 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          1.234     1.933    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.124     2.057 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=20, routed)          0.914     2.971    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in
    SLICE_X107Y27        LUT3 (Prop_lut3_I0_O)        0.124     3.095 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.362     3.458    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X107Y28        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                     39.579    39.579 r  
    Y9                                                0.000    39.579 r  clk (IN)
                         net (fo=0)                   0.000    39.579    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    40.999 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.161    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    34.723 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.414    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.505 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.685    38.191    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X107Y28        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.577    38.767    
                         clock uncertainty           -0.085    38.682    
    SLICE_X107Y28        FDRE (Setup_fdre_C_R)       -0.429    38.253    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.253    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                 34.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.630    -0.549    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.352    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.899    -0.786    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.549    
    SLICE_X111Y21        FDRE (Hold_fdre_C_D)         0.075    -0.474    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.548    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X110Y20        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.341    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X110Y20        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.900    -0.785    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X110Y20        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.237    -0.548    
    SLICE_X110Y20        FDRE (Hold_fdre_C_D)         0.075    -0.473    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.141ns (66.022%)  route 0.073ns (33.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.630    -0.549    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.073    -0.335    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in4_in
    SLICE_X110Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.899    -0.786    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X110Y21        FDRE (Hold_fdre_C_D)         0.078    -0.471    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.630    -0.549    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.133    -0.275    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X110Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.899    -0.786    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X110Y21        FDRE (Hold_fdre_C_D)         0.075    -0.461    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.005%)  route 0.130ns (47.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.631    -0.548    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X110Y20        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y20        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.130    -0.277    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in6_in
    SLICE_X111Y20        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.900    -0.785    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X111Y20        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism              0.250    -0.535    
    SLICE_X111Y20        FDRE (Hold_fdre_C_D)         0.070    -0.465    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.630    -0.549    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.128    -0.280    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.899    -0.786    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg/C
                         clock pessimism              0.237    -0.549    
    SLICE_X111Y21        FDRE (Hold_fdre_C_D)         0.072    -0.477    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/sw_enable_d_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.251ns (78.589%)  route 0.068ns (21.411%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.627    -0.552    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X111Y25        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y25        FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_reg[5]/Q
                         net (fo=2, routed)           0.068    -0.342    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[5]
    SLICE_X110Y25        LUT1 (Prop_lut1_I0_O)        0.045    -0.297 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4/O
                         net (fo=1, routed)           0.000    -0.297    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1[7]_i_4_n_0
    SLICE_X110Y25        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.232 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.232    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/minusOp[5]
    SLICE_X110Y25        FDSE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.895    -0.790    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X110Y25        FDSE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]/C
                         clock pessimism              0.251    -0.539    
    SLICE_X110Y25        FDSE (Hold_fdse_C_D)         0.105    -0.434    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.630    -0.549    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y21        FDRE (Prop_fdre_C_Q)         0.128    -0.421 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.075    -0.346    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X110Y21        LUT5 (Prop_lut5_I2_O)        0.099    -0.247 r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.247    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X110Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.899    -0.786    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.237    -0.549    
    SLICE_X110Y21        FDRE (Hold_fdre_C_D)         0.092    -0.457    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 VGA_source_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.881%)  route 0.141ns (43.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.630    -0.549    VGA_source_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X110Y22        FDSE                                         r  VGA_source_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y22        FDSE (Prop_fdse_C_Q)         0.141    -0.408 f  VGA_source_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.141    -0.267    VGA_source_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X111Y21        LUT1 (Prop_lut1_I0_O)        0.045    -0.222 r  VGA_source_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.222    VGA_source_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.899    -0.786    VGA_source_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X111Y21        FDRE                                         r  VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.251    -0.535    
    SLICE_X111Y21        FDRE (Hold_fdre_C_D)         0.092    -0.443    VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Destination:            VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_VGA_source_clk_wiz_0_0  {rise@0.000ns fall@19.789ns period=39.579ns})
  Path Group:             clk_out2_VGA_source_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns - clk_out2_VGA_source_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.063%)  route 0.171ns (44.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.626    -0.553    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y24        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y24        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg[4]/Q
                         net (fo=1, routed)           0.171    -0.218    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/param_cfg_reg_n_0_[4]
    SLICE_X108Y25        LUT2 (Prop_lut2_I0_O)        0.045    -0.173 r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_i_1/O
                         net (fo=1, routed)           0.000    -0.173    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_i_1_n_0
    SLICE_X108Y25        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_VGA_source_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    VGA_source_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  VGA_source_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    VGA_source_i/clk_wiz_0/inst/clk_in1_VGA_source_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    VGA_source_i/clk_wiz_0/inst/clk_out2_VGA_source_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  VGA_source_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.894    -0.791    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X108Y25        FDRE                                         r  VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
                         clock pessimism              0.273    -0.518    
    SLICE_X108Y25        FDRE (Hold_fdre_C_D)         0.120    -0.398    VGA_source_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_VGA_source_clk_wiz_0_0
Waveform(ns):       { 0.000 19.789 }
Period(ns):         39.579
Sources:            { VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.579      37.424     BUFGCTRL_X0Y0    VGA_source_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.579      38.330     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X111Y24    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X111Y24    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X111Y24    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.579      38.579     SLICE_X111Y24    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.579      173.781    MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X112Y21    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X112Y21    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y24    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y24    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y24    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y24    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y21    VGA_source_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y21    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y21    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y21    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X112Y21    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.789      18.809     SLICE_X112Y21    VGA_source_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.789      19.289     SLICE_X111Y23    VGA_source_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_VGA_source_clk_wiz_0_0
  To Clock:  clkfbout_VGA_source_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_VGA_source_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_source_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_source_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



