#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct  3 15:23:59 2021
# Process ID: 16000
# Current directory: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15544 C:\Users\deshr\OneDrive\Desktop\Mini Project Final\Image_Processing_Final\Image_Processing_Final.xpr
# Log file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/vivado.log
# Journal file: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.xpr}
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run blk_mem_gen_0_synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run blk_mem_gen_0_impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2020) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirModelSim has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirQuesta has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirIES has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirXcelium has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirVCS has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirRiviera has no valid value
CRITICAL WARNING: [Project 1-532] XML ERROR: Project Option SimulatorGccInstallDirActiveHdl has no valid value
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name IPDefaultOutputPath
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name DcpsUptoDate
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:componentInstanceExtensions' : Bad end of element
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/Image_Processing_Final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [Project 1-231] Project 'Image_Processing_Final.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 805.375 ; gain = 182.250
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as Final {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final} -force
save_project_as: Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 823.594 ; gain = 1.430
export_ip_user_files -of_objects  [get_files {{C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 {{C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}
INFO: [Project 1-386] Moving file 'C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/image.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/deshr/OneDrive/Desktop/Mini Project Final/image.coe}}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/deshr/OneDrive/Desktop/Mini Project 2/image.coe' provided. It will be converted relative to IP Instance files '../../../../../../Mini Project 2/image.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir {c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip}
set_property -dict [list CONFIG.Write_Width_A {96} CONFIG.Write_Depth_A {18400} CONFIG.Read_Width_A {96} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {96} CONFIG.Read_Width_B {96} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/image.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/deshr/OneDrive/Desktop/Mini Project 2/image.coe' provided. It will be converted relative to IP Instance files '../../../../../image.coe'
generate_target {instantiation_template} [get_files {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Sun Oct  3 15:28:20 2021] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -directory {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.ip_user_files} -ipstatic_source_dir {C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.cache/compile_simlib/modelsim} {questa=C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.cache/compile_simlib/questa} {riviera=C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.cache/compile_simlib/riviera} {activehdl=C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Image_Processing_Final' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.sim/sim_1/behav/xsim/image.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Image_Processing_Final_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Image_Processing_Final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.sim/sim_1/behav/xsim'
"xelab -wto 3415353eeaab4f469537a53b28d0ed72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Image_Processing_Final_behav xil_defaultlib.Image_Processing_Final xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3415353eeaab4f469537a53b28d0ed72 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Image_Processing_Final_behav xil_defaultlib.Image_Processing_Final xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.Image_Processing_Final
Compiling module xil_defaultlib.glbl
Built simulation snapshot Image_Processing_Final_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/deshr/OneDrive/Desktop/Mini -notrace
couldn't read file "C:/Users/deshr/OneDrive/Desktop/Mini": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Oct  3 15:28:49 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 898.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Image_Processing_Final_behav -key {Behavioral:sim_1:Functional:Image_Processing_Final} -tclbatch {Image_Processing_Final.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Image_Processing_Final.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Image_Processing_Final.inst1.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Image_Processing_Final_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 934.113 ; gain = 36.020
launch_runs synth_1 -jobs 4
[Sun Oct  3 16:27:39 2021] Launched synth_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Oct  3 16:30:40 2021] Launched impl_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct  3 16:34:07 2021] Launched impl_1...
Run output will be captured here: C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Image_Processing_Final
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.785 ; gain = 173.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Image_Processing_Final' [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/.Xil/Vivado-16000-DESKTOP-7OC18AB/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [C:/Users/deshr/OneDrive/Desktop/Mini Project Final/Image_Processing_Final/.Xil/Vivado-16000-DESKTOP-7OC18AB/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element tblue_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:114]
WARNING: [Synth 8-6014] Unused sequential element tgreen_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:115]
WARNING: [Synth 8-6014] Unused sequential element tred_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:116]
WARNING: [Synth 8-6014] Unused sequential element red_o_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:128]
WARNING: [Synth 8-6014] Unused sequential element green_o_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:129]
WARNING: [Synth 8-6014] Unused sequential element blue_o_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:130]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:149]
WARNING: [Synth 8-6014] Unused sequential element g_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:150]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:151]
INFO: [Synth 8-6155] done synthesizing module 'Image_Processing_Final' (2#1) [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/new/Image_Processing_Final.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1372.039 ; gain = 214.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.395 ; gain = 225.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1383.395 ; gain = 225.828
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.dcp' for cell 'inst1'
INFO: [Netlist 29-17] Analyzing 143 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/constrs_1/new/cnstr1.xdc]
Finished Parsing XDC File [C:/Users/deshr/OneDrive/Desktop/Mini Project 2/Final/Final.srcs/constrs_1/new/cnstr1.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1513.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 1537.797 ; gain = 380.230
12 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 1537.797 ; gain = 594.699
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]} {blue[2]} {blue[1]} {blue[0]}]]
set_property IOSTANDARD SSTL135_R [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync]]
set_property IOSTANDARD LVCMOS25 [get_ports [list {sel_module[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sel_module[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]} {blue[2]} {blue[1]} {blue[0]}]]
save_constraints -force
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct  3 16:43:06 2021...
