
Loading design for application trce from file OneBitSDR_First_Implementation.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Tue Mar 19 23:09:44 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_First_Implementation.twr -gui -msgset /home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/promote.xml OneBitSDR_First_Implementation.ncd OneBitSDR_First_Implementation.prf 
Design file:     OneBitSDR_First_Implementation.ncd
Preference file: OneBitSDR_First_Implementation.prf
Device,speed:    LFE5U-85F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 22 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.434ns (weighted slack = -4.302ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Rx_DV_64  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        uart_rx1/o_Rx_DV_59  (to clk_80mhz +)

   Delay:               1.534ns  (34.2% logic, 65.8% route), 1 logic levels.

 Constraint Details:

      1.534ns physical path delay uart_rx1/SLICE_2562 to uart_rx1/SLICE_2516 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
      0.424ns LSR_SET requirement (totaling 0.100ns) by 1.434ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2562 to uart_rx1/SLICE_2516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R19C62A.CLK to     R19C62A.Q0 uart_rx1/SLICE_2562 (from uart_rx1/UartClk[2])
ROUTE         2     1.009     R19C62A.Q0 to    R26C61B.LSR uart_rx1/r_Rx_DV (to clk_80mhz)
                  --------
                    1.534   (34.2% logic, 65.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R19C62A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_2516:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R26C61B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.878ns (weighted slack = -2.634ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/r_Rx_DV_64  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        uart_rx1/r_Rx_DV_last_60  (to clk_80mhz +)

   Delay:               1.564ns  (33.6% logic, 66.4% route), 1 logic levels.

 Constraint Details:

      1.564ns physical path delay uart_rx1/SLICE_2562 to uart_rx1/SLICE_2563 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.878ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2562 to uart_rx1/SLICE_2563:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R19C62A.CLK to     R19C62A.Q0 uart_rx1/SLICE_2562 (from uart_rx1/UartClk[2])
ROUTE         2     1.039     R19C62A.Q0 to     R26C61D.M0 uart_rx1/r_Rx_DV (to clk_80mhz)
                  --------
                    1.564   (33.6% logic, 66.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R19C62A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to uart_rx1/SLICE_2563:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R26C61D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.679ns (weighted slack = -2.037ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i2  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i3  (to clk_80mhz +)

   Delay:               1.365ns  (38.5% logic, 61.5% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay uart_rx1/SLICE_2512 to SLICE_2507 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.679ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2512 to SLICE_2507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R24C63B.CLK to     R24C63B.Q0 uart_rx1/SLICE_2512 (from uart_rx1/UartClk[2])
ROUTE         2     0.840     R24C63B.Q0 to     R27C63B.M0 o_Rx_Byte1_2 (to clk_80mhz)
                  --------
                    1.365   (38.5% logic, 61.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R24C63B.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2507:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R27C63B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.679ns (weighted slack = -2.037ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i2  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i3_rep_183  (to clk_80mhz +)

   Delay:               1.365ns  (38.5% logic, 61.5% route), 1 logic levels.

 Constraint Details:

      1.365ns physical path delay uart_rx1/SLICE_2512 to SLICE_2510 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.679ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2512 to SLICE_2510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R24C63B.CLK to     R24C63B.Q0 uart_rx1/SLICE_2512 (from uart_rx1/UartClk[2])
ROUTE         2     0.840     R24C63B.Q0 to     R27C63A.M0 o_Rx_Byte1_2 (to clk_80mhz)
                  --------
                    1.365   (38.5% logic, 61.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R24C63B.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2510:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R27C63A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.675ns (weighted slack = -2.025ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i3  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i4  (to clk_80mhz +)

   Delay:               1.362ns  (38.3% logic, 61.7% route), 1 logic levels.

 Constraint Details:

      1.362ns physical path delay uart_rx1/SLICE_2512 to SLICE_2507 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 0.675ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2512 to SLICE_2507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R24C63B.CLK to     R24C63B.Q1 uart_rx1/SLICE_2512 (from uart_rx1/UartClk[2])
ROUTE         2     0.840     R24C63B.Q1 to     R27C63B.M1 o_Rx_Byte1_3 (to clk_80mhz)
                  --------
                    1.362   (38.3% logic, 61.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R24C63B.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2507:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R27C63B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.675ns (weighted slack = -2.025ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i3  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i4_rep_184  (to clk_80mhz +)

   Delay:               1.362ns  (38.3% logic, 61.7% route), 1 logic levels.

 Constraint Details:

      1.362ns physical path delay uart_rx1/SLICE_2512 to SLICE_2510 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.687ns) by 0.675ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2512 to SLICE_2510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R24C63B.CLK to     R24C63B.Q1 uart_rx1/SLICE_2512 (from uart_rx1/UartClk[2])
ROUTE         2     0.840     R24C63B.Q1 to     R27C63A.M1 o_Rx_Byte1_3 (to clk_80mhz)
                  --------
                    1.362   (38.3% logic, 61.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2512:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R24C63B.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2510:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R27C63A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.666ns (weighted slack = -1.998ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AMDemodulator1/d_out_i8  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        PWM1/DataInReg__i8  (to clk_80mhz +)

   Delay:               1.362ns  (38.3% logic, 61.7% route), 1 logic levels.

 Constraint Details:

      1.362ns physical path delay AMDemodulator1/SLICE_1758 to PWM1/SLICE_1752 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.467ns skew and
      0.000ns feedback compensation and
     -0.163ns M_SET requirement (totaling 0.696ns) by 0.666ns

 Physical Path Details:

      Data path AMDemodulator1/SLICE_1758 to PWM1/SLICE_1752:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R38C41D.CLK to     R38C41D.Q1 AMDemodulator1/SLICE_1758 (from CIC1_out_clkSin)
ROUTE         1     0.840     R38C41D.Q1 to     R39C40A.M1 DataInReg_11_N_1856_7 (to clk_80mhz)
                  --------
                    1.362   (38.3% logic, 61.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to AMDemodulator1/SLICE_1758:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     2.942     R59C67A.Q0 to    R38C41D.CLK CIC1_out_clkSin
                  --------
                    7.889   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to PWM1/SLICE_1752:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R39C40A.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.665ns (weighted slack = -1.995ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i0  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i1  (to clk_80mhz +)

   Delay:               1.351ns  (38.9% logic, 61.1% route), 1 logic levels.

 Constraint Details:

      1.351ns physical path delay uart_rx1/SLICE_2511 to SLICE_2506 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.665ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2511 to SLICE_2506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R24C63A.CLK to     R24C63A.Q0 uart_rx1/SLICE_2511 (from uart_rx1/UartClk[2])
ROUTE         1     0.826     R24C63A.Q0 to     R27C63D.M0 o_Rx_Byte1_0 (to clk_80mhz)
                  --------
                    1.351   (38.9% logic, 61.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2511:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R24C63A.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2506:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R27C63D.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.665ns (weighted slack = -1.995ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i4  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i5  (to clk_80mhz +)

   Delay:               1.351ns  (38.9% logic, 61.1% route), 1 logic levels.

 Constraint Details:

      1.351ns physical path delay uart_rx1/SLICE_2513 to SLICE_2508 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.665ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2513 to SLICE_2508:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R24C62B.CLK to     R24C62B.Q0 uart_rx1/SLICE_2513 (from uart_rx1/UartClk[2])
ROUTE         1     0.826     R24C62B.Q0 to     R27C62B.M0 o_Rx_Byte1_4 (to clk_80mhz)
                  --------
                    1.351   (38.9% logic, 61.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2513:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R24C62B.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2508:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R27C62B.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.665ns (weighted slack = -1.995ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uart_rx1/o_Rx_Byte_i6  (from uart_rx1/UartClk[2] +)
   Destination:    FF         Data in        o_Rx_Byte_i7  (to clk_80mhz +)

   Delay:               1.351ns  (38.9% logic, 61.1% route), 1 logic levels.

 Constraint Details:

      1.351ns physical path delay uart_rx1/SLICE_2514 to SLICE_2509 exceeds
      (delay constraint based on source clock period of 40.000ns and destination clock period of 12.000ns)
      4.000ns delay constraint less
      3.476ns skew and
      0.000ns feedback compensation and
     -0.162ns M_SET requirement (totaling 0.686ns) by 0.665ns

 Physical Path Details:

      Data path uart_rx1/SLICE_2514 to SLICE_2509:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R24C62D.CLK to     R24C62D.Q0 uart_rx1/SLICE_2514 (from uart_rx1/UartClk[2])
ROUTE         1     0.826     R24C62D.Q0 to     R27C62C.M0 o_Rx_Byte1_6 (to clk_80mhz)
                  --------
                    1.351   (38.9% logic, 61.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to uart_rx1/SLICE_2514:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R59C68A.CLK clk_80mhz
REG_DEL     ---     0.525    R59C68A.CLK to     R59C68A.Q0 uart_rx1/SLICE_2551
ROUTE        29     2.951     R59C68A.Q0 to    R24C62D.CLK uart_rx1/UartClk[2]
                  --------
                    7.898   (21.1% logic, 78.9% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to SLICE_2509:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.140         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.592       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.690  PLL_BL0.CLKOP to    R27C62C.CLK clk_80mhz
                  --------
                    4.422   (25.8% logic, 74.2% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     2.790  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    2.790   (0.0% logic, 100.0% route), 1 logic levels.

Warning:  61.342MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.495ns  (45.2% logic, 54.8% route), 88 logic levels.

 Constraint Details:

     34.495ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.765ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.852     R38C44B.F1 to     R39C43A.B0 d_out_d_11_N_1882_17
C0TOFCO_DE  ---     0.447     R39C43A.B0 to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.483     R40C44B.F1 to     R43C42C.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42C.B1 to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R42C43B.A1 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.495   (45.2% logic, 54.8% route), 88 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.495ns  (45.2% logic, 54.8% route), 88 logic levels.

 Constraint Details:

     34.495ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.765ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.852     R38C44B.F1 to     R39C43A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R39C43A.B1 to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.483     R40C44B.F1 to     R43C42C.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42C.B1 to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R42C43B.A1 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.495   (45.2% logic, 54.8% route), 88 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.495ns  (45.2% logic, 54.8% route), 88 logic levels.

 Constraint Details:

     34.495ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.765ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.852     R38C44B.F1 to     R39C43A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R39C43A.B1 to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.483     R40C44B.F1 to     R43C42C.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42C.B1 to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A0 d_out_d_11_N_1892_17
C0TOFCO_DE  ---     0.447     R42C43B.A0 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.495   (45.2% logic, 54.8% route), 88 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.495ns  (45.2% logic, 54.8% route), 88 logic levels.

 Constraint Details:

     34.495ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.765ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.852     R38C44B.F1 to     R39C43A.B0 d_out_d_11_N_1882_17
C0TOFCO_DE  ---     0.447     R39C43A.B0 to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.483     R40C44B.F1 to     R43C42C.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42C.B1 to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A0 d_out_d_11_N_1892_17
C0TOFCO_DE  ---     0.447     R42C43B.A0 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.495   (45.2% logic, 54.8% route), 88 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.483ns  (46.1% logic, 53.9% route), 92 logic levels.

 Constraint Details:

     34.483ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.777ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.556     R38C44B.F1 to     R39C42A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R39C42A.B1 to    R39C42A.FCO SLICE_1051
ROUTE         1     0.000    R39C42A.FCO to    R39C42B.FCI n16805
FCITOFCO_D  ---     0.071    R39C42B.FCI to    R39C42B.FCO SLICE_1049
ROUTE         1     0.000    R39C42B.FCO to    R39C42C.FCI n16806
FCITOFCO_D  ---     0.071    R39C42C.FCI to    R39C42C.FCO SLICE_1048
ROUTE         1     0.000    R39C42C.FCO to    R39C42D.FCI n16807
FCITOFCO_D  ---     0.071    R39C42D.FCI to    R39C42D.FCO SLICE_1047
ROUTE         1     0.000    R39C42D.FCO to    R39C43A.FCI n16808
FCITOFCO_D  ---     0.071    R39C43A.FCI to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.483     R40C44B.F1 to     R43C42C.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42C.B1 to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R42C43B.A1 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.483   (46.1% logic, 53.9% route), 92 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.777ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.483ns  (46.1% logic, 53.9% route), 92 logic levels.

 Constraint Details:

     34.483ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.777ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.556     R38C44B.F1 to     R39C42A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R39C42A.B1 to    R39C42A.FCO SLICE_1051
ROUTE         1     0.000    R39C42A.FCO to    R39C42B.FCI n16805
FCITOFCO_D  ---     0.071    R39C42B.FCI to    R39C42B.FCO SLICE_1049
ROUTE         1     0.000    R39C42B.FCO to    R39C42C.FCI n16806
FCITOFCO_D  ---     0.071    R39C42C.FCI to    R39C42C.FCO SLICE_1048
ROUTE         1     0.000    R39C42C.FCO to    R39C42D.FCI n16807
FCITOFCO_D  ---     0.071    R39C42D.FCI to    R39C42D.FCO SLICE_1047
ROUTE         1     0.000    R39C42D.FCO to    R39C43A.FCI n16808
FCITOFCO_D  ---     0.071    R39C43A.FCI to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.483     R40C44B.F1 to     R43C42C.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42C.B1 to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A0 d_out_d_11_N_1892_17
C0TOFCO_DE  ---     0.447     R42C43B.A0 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.483   (46.1% logic, 53.9% route), 92 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.454ns  (45.7% logic, 54.3% route), 90 logic levels.

 Constraint Details:

     34.454ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.806ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.852     R38C44B.F1 to     R39C43A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R39C43A.B1 to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.300     R40C44B.F1 to     R43C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1062
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16791
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1061
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16792
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A0 d_out_d_11_N_1892_17
C0TOFCO_DE  ---     0.447     R42C43B.A0 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.454   (45.7% logic, 54.3% route), 90 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.454ns  (45.7% logic, 54.3% route), 90 logic levels.

 Constraint Details:

     34.454ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.806ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.852     R38C44B.F1 to     R39C43A.B0 d_out_d_11_N_1882_17
C0TOFCO_DE  ---     0.447     R39C43A.B0 to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.300     R40C44B.F1 to     R43C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1062
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16791
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1061
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16792
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A0 d_out_d_11_N_1892_17
C0TOFCO_DE  ---     0.447     R42C43B.A0 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.454   (45.7% logic, 54.3% route), 90 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.454ns  (45.7% logic, 54.3% route), 90 logic levels.

 Constraint Details:

     34.454ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.806ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.852     R38C44B.F1 to     R39C43A.B1 d_out_d_11_N_1882_17
C1TOFCO_DE  ---     0.447     R39C43A.B1 to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.300     R40C44B.F1 to     R43C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1062
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16791
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1061
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16792
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R42C43B.A1 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.454   (45.7% logic, 54.3% route), 90 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ISquare_e3__i25  (from CIC1_out_clkSin +)
   Destination:    FF         Data in        AMDemodulator1/d_out_d__0_i1  (to CIC1_out_clkSin +)

   Delay:              34.454ns  (45.7% logic, 54.3% route), 90 logic levels.

 Constraint Details:

     34.454ns physical path delay SLICE_217 to AMDemodulator1/SLICE_1693 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 5.806ns

 Physical Path Details:

      Data path SLICE_217 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R38C49A.CLK to     R38C49A.Q0 SLICE_217 (from CIC1_out_clkSin)
ROUTE        48     1.384     R38C49A.Q0 to     R40C45A.B0 ISquare_31
CTOF_DEL    ---     0.236     R40C45A.B0 to     R40C45A.F0 AMDemodulator1/SLICE_3066
ROUTE         3     0.803     R40C45A.F0 to     R40C46A.C1 n209
C1TOFCO_DE  ---     0.447     R40C46A.C1 to    R40C46A.FCO SLICE_1284
ROUTE         1     0.000    R40C46A.FCO to    R40C46B.FCI n16781
FCITOFCO_D  ---     0.071    R40C46B.FCI to    R40C46B.FCO SLICE_1283
ROUTE         1     0.000    R40C46B.FCO to    R40C46C.FCI n16782
FCITOFCO_D  ---     0.071    R40C46C.FCI to    R40C46C.FCO SLICE_1282
ROUTE         1     0.000    R40C46C.FCO to    R40C46D.FCI n16783
FCITOFCO_D  ---     0.071    R40C46D.FCI to    R40C46D.FCO SLICE_1281
ROUTE         1     0.000    R40C46D.FCO to    R40C47A.FCI n16784
FCITOFCO_D  ---     0.071    R40C47A.FCI to    R40C47A.FCO SLICE_1280
ROUTE         1     0.000    R40C47A.FCO to    R40C47B.FCI n16785
FCITOF1_DE  ---     0.474    R40C47B.FCI to     R40C47B.F1 SLICE_1279
ROUTE        22     2.273     R40C47B.F1 to     R39C45A.B1 d_out_d_11_N_1874_17
C1TOFCO_DE  ---     0.447     R39C45A.B1 to    R39C45A.FCO SLICE_1296
ROUTE         1     0.000    R39C45A.FCO to    R39C45B.FCI n16770
FCITOFCO_D  ---     0.071    R39C45B.FCI to    R39C45B.FCO SLICE_1295
ROUTE         1     0.000    R39C45B.FCO to    R39C45C.FCI n16771
FCITOFCO_D  ---     0.071    R39C45C.FCI to    R39C45C.FCO SLICE_1294
ROUTE         1     0.000    R39C45C.FCO to    R39C45D.FCI n16772
FCITOFCO_D  ---     0.071    R39C45D.FCI to    R39C45D.FCO SLICE_1293
ROUTE         1     0.000    R39C45D.FCO to    R39C46A.FCI n16773
FCITOFCO_D  ---     0.071    R39C46A.FCI to    R39C46A.FCO SLICE_1292
ROUTE         1     0.000    R39C46A.FCO to    R39C46B.FCI n16774
FCITOFCO_D  ---     0.071    R39C46B.FCI to    R39C46B.FCO SLICE_1290
ROUTE         1     0.000    R39C46B.FCO to    R39C46C.FCI n16775
FCITOF1_DE  ---     0.474    R39C46C.FCI to     R39C46C.F1 SLICE_1288
ROUTE        23     1.147     R39C46C.F1 to     R37C44B.A1 d_out_d_11_N_1876_17
CTOF_DEL    ---     0.236     R37C44B.A1 to     R37C44B.F1 AMDemodulator1/SLICE_1697
ROUTE         3     0.799     R37C44B.F1 to     R37C46D.B0 d_out_d_11__N_1875
CTOF1_DEL   ---     0.714     R37C46D.B0 to     R37C46D.F1 SLICE_1023
ROUTE        24     1.183     R37C46D.F1 to     R37C42A.A1 d_out_d_11_N_1878_17
C1TOFCO_DE  ---     0.447     R37C42A.A1 to    R37C42A.FCO SLICE_1021
ROUTE         1     0.000    R37C42A.FCO to    R37C42B.FCI n16840
FCITOFCO_D  ---     0.071    R37C42B.FCI to    R37C42B.FCO SLICE_1020
ROUTE         1     0.000    R37C42B.FCO to    R37C42C.FCI n16841
FCITOFCO_D  ---     0.071    R37C42C.FCI to    R37C42C.FCO SLICE_1018
ROUTE         1     0.000    R37C42C.FCO to    R37C42D.FCI n16842
FCITOFCO_D  ---     0.071    R37C42D.FCI to    R37C42D.FCO SLICE_1017
ROUTE         1     0.000    R37C42D.FCO to    R37C43A.FCI n16843
FCITOFCO_D  ---     0.071    R37C43A.FCI to    R37C43A.FCO SLICE_1016
ROUTE         1     0.000    R37C43A.FCO to    R37C43B.FCI n16844
FCITOFCO_D  ---     0.071    R37C43B.FCI to    R37C43B.FCO SLICE_1015
ROUTE         1     0.000    R37C43B.FCO to    R37C43C.FCI n16845
FCITOFCO_D  ---     0.071    R37C43C.FCI to    R37C43C.FCO SLICE_1013
ROUTE         1     0.000    R37C43C.FCO to    R37C43D.FCI n16846
FCITOFCO_D  ---     0.071    R37C43D.FCI to    R37C43D.FCO SLICE_1012
ROUTE         1     0.000    R37C43D.FCO to    R37C44A.FCI n16847
FCITOF1_DE  ---     0.474    R37C44A.FCI to     R37C44A.F1 SLICE_1011
ROUTE        25     1.205     R37C44A.F1 to     R38C42A.B1 d_out_d_11_N_1880_17
C1TOFCO_DE  ---     0.447     R38C42A.B1 to    R38C42A.FCO SLICE_999
ROUTE         1     0.000    R38C42A.FCO to    R38C42B.FCI n16867
FCITOFCO_D  ---     0.071    R38C42B.FCI to    R38C42B.FCO SLICE_998
ROUTE         1     0.000    R38C42B.FCO to    R38C42C.FCI n16868
FCITOFCO_D  ---     0.071    R38C42C.FCI to    R38C42C.FCO SLICE_997
ROUTE         1     0.000    R38C42C.FCO to    R38C42D.FCI n16869
FCITOFCO_D  ---     0.071    R38C42D.FCI to    R38C42D.FCO SLICE_995
ROUTE         1     0.000    R38C42D.FCO to    R38C43A.FCI n16870
FCITOFCO_D  ---     0.071    R38C43A.FCI to    R38C43A.FCO SLICE_994
ROUTE         1     0.000    R38C43A.FCO to    R38C43B.FCI n16871
FCITOFCO_D  ---     0.071    R38C43B.FCI to    R38C43B.FCO SLICE_993
ROUTE         1     0.000    R38C43B.FCO to    R38C43C.FCI n16872
FCITOFCO_D  ---     0.071    R38C43C.FCI to    R38C43C.FCO SLICE_992
ROUTE         1     0.000    R38C43C.FCO to    R38C43D.FCI n16873
FCITOFCO_D  ---     0.071    R38C43D.FCI to    R38C43D.FCO SLICE_991
ROUTE         1     0.000    R38C43D.FCO to    R38C44A.FCI n16874
FCITOFCO_D  ---     0.071    R38C44A.FCI to    R38C44A.FCO SLICE_989
ROUTE         1     0.000    R38C44A.FCO to    R38C44B.FCI n16875
FCITOF1_DE  ---     0.474    R38C44B.FCI to     R38C44B.F1 SLICE_988
ROUTE        24     1.852     R38C44B.F1 to     R39C43A.B0 d_out_d_11_N_1882_17
C0TOFCO_DE  ---     0.447     R39C43A.B0 to    R39C43A.FCO SLICE_1046
ROUTE         1     0.000    R39C43A.FCO to    R39C43B.FCI n16809
FCITOFCO_D  ---     0.071    R39C43B.FCI to    R39C43B.FCO SLICE_1044
ROUTE         1     0.000    R39C43B.FCO to    R39C43C.FCI n16810
FCITOFCO_D  ---     0.071    R39C43C.FCI to    R39C43C.FCO SLICE_1043
ROUTE         1     0.000    R39C43C.FCO to    R39C43D.FCI n16811
FCITOFCO_D  ---     0.071    R39C43D.FCI to    R39C43D.FCO SLICE_1042
ROUTE         1     0.000    R39C43D.FCO to    R39C44A.FCI n16812
FCITOFCO_D  ---     0.071    R39C44A.FCI to    R39C44A.FCO SLICE_1041
ROUTE         1     0.000    R39C44A.FCO to    R39C44B.FCI n16813
FCITOF1_DE  ---     0.474    R39C44B.FCI to     R39C44B.F1 SLICE_1040
ROUTE        23     1.208     R39C44B.F1 to     R40C42A.B1 d_out_d_11_N_1884_17
C1TOFCO_DE  ---     0.447     R40C42A.B1 to    R40C42A.FCO SLICE_1009
ROUTE         1     0.000    R40C42A.FCO to    R40C42B.FCI n16853
FCITOFCO_D  ---     0.071    R40C42B.FCI to    R40C42B.FCO SLICE_1008
ROUTE         1     0.000    R40C42B.FCO to    R40C42C.FCI n16854
FCITOFCO_D  ---     0.071    R40C42C.FCI to    R40C42C.FCO SLICE_1007
ROUTE         1     0.000    R40C42C.FCO to    R40C42D.FCI n16855
FCITOFCO_D  ---     0.071    R40C42D.FCI to    R40C42D.FCO SLICE_1006
ROUTE         1     0.000    R40C42D.FCO to    R40C43A.FCI n16856
FCITOFCO_D  ---     0.071    R40C43A.FCI to    R40C43A.FCO SLICE_1005
ROUTE         1     0.000    R40C43A.FCO to    R40C43B.FCI n16857
FCITOFCO_D  ---     0.071    R40C43B.FCI to    R40C43B.FCO SLICE_1004
ROUTE         1     0.000    R40C43B.FCO to    R40C43C.FCI n16858
FCITOFCO_D  ---     0.071    R40C43C.FCI to    R40C43C.FCO SLICE_1003
ROUTE         1     0.000    R40C43C.FCO to    R40C43D.FCI n16859
FCITOFCO_D  ---     0.071    R40C43D.FCI to    R40C43D.FCO SLICE_1002
ROUTE         1     0.000    R40C43D.FCO to    R40C44A.FCI n16860
FCITOFCO_D  ---     0.071    R40C44A.FCI to    R40C44A.FCO SLICE_1001
ROUTE         1     0.000    R40C44A.FCO to    R40C44B.FCI n16861
FCITOF1_DE  ---     0.474    R40C44B.FCI to     R40C44B.F1 SLICE_1000
ROUTE        22     1.300     R40C44B.F1 to     R43C42A.B1 d_out_d_11_N_1886_17
C1TOFCO_DE  ---     0.447     R43C42A.B1 to    R43C42A.FCO SLICE_1062
ROUTE         1     0.000    R43C42A.FCO to    R43C42B.FCI n16791
FCITOFCO_D  ---     0.071    R43C42B.FCI to    R43C42B.FCO SLICE_1061
ROUTE         1     0.000    R43C42B.FCO to    R43C42C.FCI n16792
FCITOFCO_D  ---     0.071    R43C42C.FCI to    R43C42C.FCO SLICE_1060
ROUTE         1     0.000    R43C42C.FCO to    R43C42D.FCI n16793
FCITOFCO_D  ---     0.071    R43C42D.FCI to    R43C42D.FCO SLICE_1059
ROUTE         1     0.000    R43C42D.FCO to    R43C43A.FCI n16794
FCITOFCO_D  ---     0.071    R43C43A.FCI to    R43C43A.FCO SLICE_1058
ROUTE         1     0.000    R43C43A.FCO to    R43C43B.FCI n16795
FCITOFCO_D  ---     0.071    R43C43B.FCI to    R43C43B.FCO SLICE_1057
ROUTE         1     0.000    R43C43B.FCO to    R43C43C.FCI n16796
FCITOFCO_D  ---     0.071    R43C43C.FCI to    R43C43C.FCO SLICE_1056
ROUTE         1     0.000    R43C43C.FCO to    R43C43D.FCI n16797
FCITOFCO_D  ---     0.071    R43C43D.FCI to    R43C43D.FCO SLICE_1055
ROUTE         1     0.000    R43C43D.FCO to    R43C44A.FCI n16798
FCITOFCO_D  ---     0.071    R43C44A.FCI to    R43C44A.FCO SLICE_1053
ROUTE         1     0.000    R43C44A.FCO to    R43C44B.FCI n16799
FCITOF1_DE  ---     0.474    R43C44B.FCI to     R43C44B.F1 SLICE_1052
ROUTE        21     1.498     R43C44B.F1 to     R43C45A.B1 d_out_d_11_N_1888_17
C1TOFCO_DE  ---     0.447     R43C45A.B1 to    R43C45A.FCO SLICE_1311
ROUTE         1     0.000    R43C45A.FCO to    R43C45B.FCI n16756
FCITOFCO_D  ---     0.071    R43C45B.FCI to    R43C45B.FCO SLICE_1310
ROUTE         1     0.000    R43C45B.FCO to    R43C45C.FCI n16757
FCITOFCO_D  ---     0.071    R43C45C.FCI to    R43C45C.FCO SLICE_1309
ROUTE         1     0.000    R43C45C.FCO to    R43C45D.FCI n16758
FCITOFCO_D  ---     0.071    R43C45D.FCI to    R43C45D.FCO SLICE_1308
ROUTE         1     0.000    R43C45D.FCO to    R43C46A.FCI n16759
FCITOFCO_D  ---     0.071    R43C46A.FCI to    R43C46A.FCO SLICE_1305
ROUTE         1     0.000    R43C46A.FCO to    R43C46B.FCI n16760
FCITOFCO_D  ---     0.071    R43C46B.FCI to    R43C46B.FCO SLICE_1304
ROUTE         1     0.000    R43C46B.FCO to    R43C46C.FCI n16761
FCITOFCO_D  ---     0.071    R43C46C.FCI to    R43C46C.FCO SLICE_1303
ROUTE         1     0.000    R43C46C.FCO to    R43C46D.FCI n16762
FCITOFCO_D  ---     0.071    R43C46D.FCI to    R43C46D.FCO SLICE_1301
ROUTE         1     0.000    R43C46D.FCO to    R43C47A.FCI n16763
FCITOFCO_D  ---     0.071    R43C47A.FCI to    R43C47A.FCO SLICE_1300
ROUTE         1     0.000    R43C47A.FCO to    R43C47B.FCI n16764
FCITOF1_DE  ---     0.474    R43C47B.FCI to     R43C47B.F1 SLICE_1299
ROUTE        20     1.377     R43C47B.F1 to     R41C45C.A1 d_out_d_11_N_1890_17
C1TOFCO_DE  ---     0.447     R41C45C.A1 to    R41C45C.FCO SLICE_985
ROUTE         1     0.000    R41C45C.FCO to    R41C45D.FCI n16883
FCITOFCO_D  ---     0.071    R41C45D.FCI to    R41C45D.FCO SLICE_984
ROUTE         1     0.000    R41C45D.FCO to    R41C46A.FCI n16884
FCITOFCO_D  ---     0.071    R41C46A.FCI to    R41C46A.FCO SLICE_983
ROUTE         1     0.000    R41C46A.FCO to    R41C46B.FCI n16885
FCITOFCO_D  ---     0.071    R41C46B.FCI to    R41C46B.FCO SLICE_982
ROUTE         1     0.000    R41C46B.FCO to    R41C46C.FCI n16886
FCITOFCO_D  ---     0.071    R41C46C.FCI to    R41C46C.FCO SLICE_981
ROUTE         1     0.000    R41C46C.FCO to    R41C46D.FCI n16887
FCITOFCO_D  ---     0.071    R41C46D.FCI to    R41C46D.FCO SLICE_980
ROUTE         1     0.000    R41C46D.FCO to    R41C47A.FCI n16888
FCITOFCO_D  ---     0.071    R41C47A.FCI to    R41C47A.FCO SLICE_979
ROUTE         1     0.000    R41C47A.FCO to    R41C47B.FCI n16889
FCITOF1_DE  ---     0.474    R41C47B.FCI to     R41C47B.F1 SLICE_978
ROUTE         6     1.494     R41C47B.F1 to     R42C43B.A1 d_out_d_11_N_1892_17
C1TOFCO_DE  ---     0.447     R42C43B.A1 to    R42C43B.FCO SLICE_213
ROUTE         1     0.000    R42C43B.FCO to    R42C43C.FCI n16242
FCITOFCO_D  ---     0.071    R42C43C.FCI to    R42C43C.FCO SLICE_209
ROUTE         1     0.000    R42C43C.FCO to    R42C43D.FCI n16243
FCITOFCO_D  ---     0.071    R42C43D.FCI to    R42C43D.FCO SLICE_208
ROUTE         1     0.000    R42C43D.FCO to    R42C44A.FCI n16244
FCITOFCO_D  ---     0.071    R42C44A.FCI to    R42C44A.FCO SLICE_196
ROUTE         1     0.000    R42C44A.FCO to    R42C44B.FCI n16245
FCITOFCO_D  ---     0.071    R42C44B.FCI to    R42C44B.FCO SLICE_195
ROUTE         1     0.000    R42C44B.FCO to    R42C44C.FCI n16246
FCITOFCO_D  ---     0.071    R42C44C.FCI to    R42C44C.FCO SLICE_194
ROUTE         1     0.000    R42C44C.FCO to    R42C44D.FCI n16247
FCITOFCO_D  ---     0.071    R42C44D.FCI to    R42C44D.FCO SLICE_193
ROUTE         1     0.000    R42C44D.FCO to    R42C45A.FCI n16248
FCITOFCO_D  ---     0.071    R42C45A.FCI to    R42C45A.FCO SLICE_189
ROUTE         1     0.000    R42C45A.FCO to    R42C45B.FCI n16249
FCITOF0_DE  ---     0.443    R42C45B.FCI to     R42C45B.F0 SLICE_188
ROUTE         1     1.190     R42C45B.F0 to     R41C44C.A0 d_out_d_11_N_2335_17
CTOF_DEL    ---     0.236     R41C44C.A0 to     R41C44C.F0 AMDemodulator1/SLICE_1693
ROUTE         1     0.000     R41C44C.F0 to    R41C44C.DI0 AMDemodulator1/d_out_d_11_N_1894_17 (to CIC1_out_clkSin)
                  --------
                   34.454   (45.7% logic, 54.3% route), 90 logic levels.

 Clock Skew Details: 

      Source Clock Path CIC1Sin/SLICE_1747 to SLICE_217:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R38C49A.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path CIC1Sin/SLICE_1747 to AMDemodulator1/SLICE_1693:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       153     2.942     R59C67A.Q0 to    R41C44C.CLK CIC1_out_clkSin
                  --------
                    2.942   (0.0% logic, 100.0% route), 0 logic levels.

Report:   29.210MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |   83.333 MHz|   61.342 MHz|   1 *
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |   25.000 MHz|   29.210 MHz|  88  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_2551.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_80mhz   Source: PLL1/PLLInst_0.CLKOP   Loads: 1584
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_2551.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_1747.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_1747.Q0   Loads: 153
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL1/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 24


Timing summary (Setup):
---------------

Timing errors: 22  Score: 39741
Cumulative negative slack: 39741

Constraints cover 2411374138 paths, 4 nets, and 17214 connections (99.87% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Tue Mar 19 23:09:46 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o OneBitSDR_First_Implementation.twr -gui -msgset /home/user/Master Thesis/1bitSDR/1bitSDRLatticeTest/promote.xml OneBitSDR_First_Implementation.ncd OneBitSDR_First_Implementation.prf 
Design file:     OneBitSDR_First_Implementation.ncd
Preference file: OneBitSDR_First_Implementation.prf
Device,speed:    LFE5U-85F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Mixer1/RFInR1_13  (from clk_80mhz +)
   Destination:    FF         Data in        Mixer1/RFInR_14  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay Mixer1/SLICE_1775 to Mixer1/SLICE_1775 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path Mixer1/SLICE_1775 to Mixer1/SLICE_1775:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163   R45C117A.CLK to    R45C117A.Q1 Mixer1/SLICE_1775 (from clk_80mhz)
ROUTE         2     0.131    R45C117A.Q1 to    R45C117A.M0 DiffOut_c (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to Mixer1/SLICE_1775:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R45C117A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to Mixer1/SLICE_1775:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to   R45C117A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i33  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i33  (to clk_80mhz +)

   Delay:               0.294ns  (55.4% logic, 44.6% route), 1 logic levels.

 Constraint Details:

      0.294ns physical path delay CIC1Sin/SLICE_2414 to CIC1Sin/SLICE_2305 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.176ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2414 to CIC1Sin/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C53A.CLK to     R47C53A.Q1 CIC1Sin/SLICE_2414 (from clk_80mhz)
ROUTE         2     0.131     R47C53A.Q1 to     R47C53C.M1 d_tmp_33 (to clk_80mhz)
                  --------
                    0.294   (55.4% logic, 44.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2414:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R47C53A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R47C53C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_tmp_i0_i32  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d_d_tmp_i0_i32  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC1Sin/SLICE_2414 to CIC1Sin/SLICE_2305 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_2414 to CIC1Sin/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C53A.CLK to     R47C53A.Q0 CIC1Sin/SLICE_2414 (from clk_80mhz)
ROUTE         2     0.131     R47C53A.Q0 to     R47C53C.M0 d_tmp_32 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2414:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R47C53A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2305:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R47C53C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i21  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i21  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC1Cos/SLICE_2447 to CIC1Cos/SLICE_2338 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_2447 to CIC1Cos/SLICE_2338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C88C.CLK to     R35C88C.Q0 CIC1Cos/SLICE_2447 (from clk_80mhz)
ROUTE         2     0.131     R35C88C.Q0 to     R35C88A.M0 d_tmp_21_adj_2857 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_2447:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R35C88C.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_2338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R35C88A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i5  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i5  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC1Cos/SLICE_2489 to CIC1Cos/SLICE_2380 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_2489 to CIC1Cos/SLICE_2380:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R35C86A.CLK to     R35C86A.Q0 CIC1Cos/SLICE_2489 (from clk_80mhz)
ROUTE         2     0.131     R35C86A.Q0 to     R35C86D.M0 d_tmp_5_adj_2873 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_2489:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R35C86A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_2380:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R35C86D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d6_i0_i20  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Cos/d_d6_i0_i20  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC1Cos/SLICE_1849 to CIC1Cos/SLICE_1901 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1849 to CIC1Cos/SLICE_1901:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R33C84B.CLK to     R33C84B.Q0 CIC1Cos/SLICE_1849 (from clk_80mhz)
ROUTE         2     0.131     R33C84B.Q0 to     R33C84D.M0 d6_20_adj_3362 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_1849:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R33C84B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_1901:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R33C84D.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SinCos1/FF_55  (from clk_80mhz +)
   Destination:    FF         Data in        SinCos1/FF_27  (to clk_80mhz +)

   Delay:               0.295ns  (55.3% logic, 44.7% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay SinCos1/SLICE_1826 to SinCos1/SLICE_1826 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path SinCos1/SLICE_1826 to SinCos1/SLICE_1826:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R45C60A.CLK to     R45C60A.Q1 SinCos1/SLICE_1826 (from clk_80mhz)
ROUTE         3     0.132     R45C60A.Q1 to     R45C60A.M0 SinCos1/mx_ctrl_r_1 (to clk_80mhz)
                  --------
                    0.295   (55.3% logic, 44.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SinCos1/SLICE_1826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R45C60A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to SinCos1/SLICE_1826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R45C60A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_tmp_i0_i25  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Cos/d_d_tmp_i0_i25  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay CIC1Cos/SLICE_2451 to CIC1Cos/SLICE_2342 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_2451 to CIC1Cos/SLICE_2342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R37C89A.CLK to     R37C89A.Q0 CIC1Cos/SLICE_2451 (from clk_80mhz)
ROUTE         2     0.131     R37C89A.Q0 to     R37C89B.M0 d_tmp_25_adj_2853 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_2451:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R37C89A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Cos/SLICE_2342:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R37C89B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d5_i0  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d_tmp_i0_i0  (to clk_80mhz +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay SLICE_1846 to CIC1Sin/SLICE_2397 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path SLICE_1846 to CIC1Sin/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R43C50A.CLK to     R43C50A.Q0 SLICE_1846 (from clk_80mhz)
ROUTE         3     0.131     R43C50A.Q0 to     R43C50B.M0 d5_0 (to clk_80mhz)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to SLICE_1846:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C50A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_2397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R43C50B.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Sin/d_clk_tmp_65  (from clk_80mhz +)
   Destination:    FF         Data in        CIC1Sin/d_clk_tmp_65  (to clk_80mhz +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay CIC1Sin/SLICE_1727 to CIC1Sin/SLICE_1727 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path CIC1Sin/SLICE_1727 to CIC1Sin/SLICE_1727:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R44C52A.CLK to     R44C52A.Q0 CIC1Sin/SLICE_1727 (from clk_80mhz)
ROUTE         2     0.057     R44C52A.Q0 to     R44C52A.D0 CIC1Sin/d_clk_tmp
CTOF_DEL    ---     0.076     R44C52A.D0 to     R44C52A.F0 CIC1Sin/SLICE_1727
ROUTE         1     0.000     R44C52A.F0 to    R44C52A.DI0 CIC1Sin/n12602 (to clk_80mhz)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_1727:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C52A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PLL1/PLLInst_0 to CIC1Sin/SLICE_1727:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.892  PLL_BL0.CLKOP to    R44C52A.CLK clk_80mhz
                  --------
                    0.892   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_25mhz_c" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;
            4096 items scored, 24 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.914ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i1  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i1  (to CIC1_out_clkSin +)

   Delay:               0.409ns  (40.1% logic, 59.9% route), 1 logic levels.

 Constraint Details:

      0.409ns physical path delay CIC1Cos/SLICE_1730 to AMDemodulator1/SLICE_1657 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.914ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1730 to AMDemodulator1/SLICE_1657:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R30C57D.CLK to     R30C57D.Q0 CIC1Cos/SLICE_1730 (from clk_80mhz)
ROUTE         1     0.245     R30C57D.Q0 to     R30C51B.M1 CIC1_outCos_1 (to CIC1_out_clkSin)
                  --------
                    0.409   (40.1% logic, 59.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC1Cos/SLICE_1730:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R30C57D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1657:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R30C51B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.854ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i0  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i0  (to CIC1_out_clkSin +)

   Delay:               0.469ns  (35.0% logic, 65.0% route), 1 logic levels.

 Constraint Details:

      0.469ns physical path delay CIC1Cos/SLICE_1729 to AMDemodulator1/SLICE_1657 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.854ns

 Physical Path Details:

      Data path CIC1Cos/SLICE_1729 to AMDemodulator1/SLICE_1657:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R29C57B.CLK to     R29C57B.Q0 CIC1Cos/SLICE_1729 (from clk_80mhz)
ROUTE         1     0.305     R29C57B.Q0 to     R30C51B.M0 CIC1_outCos_0 (to CIC1_out_clkSin)
                  --------
                    0.469   (35.0% logic, 65.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to CIC1Cos/SLICE_1729:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R29C57B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1657:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R30C51B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i5  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i5  (to CIC1_out_clkSin +)

   Delay:               0.483ns  (33.7% logic, 66.3% route), 1 logic levels.

 Constraint Details:

      0.483ns physical path delay SLICE_1732 to AMDemodulator1/SLICE_1659 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.840ns

 Physical Path Details:

      Data path SLICE_1732 to AMDemodulator1/SLICE_1659:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R29C56B.CLK to     R29C56B.Q1 SLICE_1732 (from clk_80mhz)
ROUTE         1     0.320     R29C56B.Q1 to     R30C51C.M1 CIC1_outCos_5 (to CIC1_out_clkSin)
                  --------
                    0.483   (33.7% logic, 66.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1732:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R29C56B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1659:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R30C51C.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i4  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i4  (to CIC1_out_clkSin +)

   Delay:               0.551ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.551ns physical path delay SLICE_1732 to AMDemodulator1/SLICE_1659 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.772ns

 Physical Path Details:

      Data path SLICE_1732 to AMDemodulator1/SLICE_1659:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R29C56B.CLK to     R29C56B.Q0 SLICE_1732 (from clk_80mhz)
ROUTE         1     0.387     R29C56B.Q0 to     R30C51C.M0 CIC1_outCos_4 (to CIC1_out_clkSin)
                  --------
                    0.551   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1732:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R29C56B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1659:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R30C51C.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i3  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i3  (to CIC1_out_clkSin +)

   Delay:               0.552ns  (29.5% logic, 70.5% route), 1 logic levels.

 Constraint Details:

      0.552ns physical path delay SLICE_1731 to AMDemodulator1/SLICE_1658 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.771ns

 Physical Path Details:

      Data path SLICE_1731 to AMDemodulator1/SLICE_1658:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R30C56A.CLK to     R30C56A.Q1 SLICE_1731 (from clk_80mhz)
ROUTE         1     0.389     R30C56A.Q1 to     R30C46A.M1 CIC1_outCos_3 (to CIC1_out_clkSin)
                  --------
                    0.552   (29.5% logic, 70.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1731:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R30C56A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1658:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R30C46A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.770ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i2  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i2  (to CIC1_out_clkSin +)

   Delay:               0.553ns  (29.7% logic, 70.3% route), 1 logic levels.

 Constraint Details:

      0.553ns physical path delay SLICE_1731 to AMDemodulator1/SLICE_1658 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.770ns

 Physical Path Details:

      Data path SLICE_1731 to AMDemodulator1/SLICE_1658:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R30C56A.CLK to     R30C56A.Q0 SLICE_1731 (from clk_80mhz)
ROUTE         1     0.389     R30C56A.Q0 to     R30C46A.M0 CIC1_outCos_2 (to CIC1_out_clkSin)
                  --------
                    0.553   (29.7% logic, 70.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1731:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R30C56A.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1658:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R30C46A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.764ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i8  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i8  (to CIC1_out_clkSin +)

   Delay:               0.559ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:

      0.559ns physical path delay SLICE_1734 to AMDemodulator1/SLICE_1661 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.764ns

 Physical Path Details:

      Data path SLICE_1734 to AMDemodulator1/SLICE_1661:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R29C57D.CLK to     R29C57D.Q0 SLICE_1734 (from clk_80mhz)
ROUTE         1     0.395     R29C57D.Q0 to     R29C51A.M0 CIC1_outCos_8 (to CIC1_out_clkSin)
                  --------
                    0.559   (29.3% logic, 70.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1734:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R29C57D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1661:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R29C51A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.754ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i11  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i11  (to CIC1_out_clkSin +)

   Delay:               0.569ns  (28.8% logic, 71.2% route), 1 logic levels.

 Constraint Details:

      0.569ns physical path delay SLICE_1737 to AMDemodulator1/SLICE_1662 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.754ns

 Physical Path Details:

      Data path SLICE_1737 to AMDemodulator1/SLICE_1662:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R29C59D.CLK to     R29C59D.Q0 SLICE_1737 (from clk_80mhz)
ROUTE         1     0.405     R29C59D.Q0 to     R29C46B.M1 CIC1_outCos_11 (to CIC1_out_clkSin)
                  --------
                    0.569   (28.8% logic, 71.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1737:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R29C59D.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1662:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R29C46B.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.748ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i6  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i6  (to CIC1_out_clkSin +)

   Delay:               0.575ns  (28.5% logic, 71.5% route), 1 logic levels.

 Constraint Details:

      0.575ns physical path delay SLICE_1733 to AMDemodulator1/SLICE_1660 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.748ns

 Physical Path Details:

      Data path SLICE_1733 to AMDemodulator1/SLICE_1660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R29C55C.CLK to     R29C55C.Q0 SLICE_1733 (from clk_80mhz)
ROUTE         1     0.411     R29C55C.Q0 to     R30C47C.M0 CIC1_outCos_6 (to CIC1_out_clkSin)
                  --------
                    0.575   (28.5% logic, 71.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1733:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R29C55C.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1660:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R30C47C.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.


Error: The following path exceeds requirements by 0.744ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CIC1Cos/d_out_i0_i9  (from clk_80mhz +)
   Destination:    FF         Data in        AMDemodulator1/MultDataC_i9  (to CIC1_out_clkSin +)

   Delay:               0.579ns  (28.3% logic, 71.7% route), 1 logic levels.

 Constraint Details:

      0.579ns physical path delay SLICE_1735 to AMDemodulator1/SLICE_1661 exceeds
      (delay constraint based on source clock period of 12.000ns and destination clock period of 40.000ns)
      0.118ns M_HLD and
      0.000ns delay constraint less
     -1.205ns skew less
      0.000ns feedback compensation requirement (totaling 1.323ns) by 0.744ns

 Physical Path Details:

      Data path SLICE_1735 to AMDemodulator1/SLICE_1661:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R29C58B.CLK to     R29C58B.Q0 SLICE_1735 (from clk_80mhz)
ROUTE         1     0.415     R29C58B.Q0 to     R29C51A.M1 CIC1_outCos_9 (to CIC1_out_clkSin)
                  --------
                    0.579   (28.3% logic, 71.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_25mhz to SLICE_1735:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R29C58B.CLK clk_80mhz
                  --------
                    1.864   (39.7% logic, 60.3% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path clk_25mhz to AMDemodulator1/SLICE_1661:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         G2.PAD to       G2.PADDI clk_25mhz
ROUTE         1     0.232       G2.PADDI to   PLL_BL0.CLKI clk_25mhz_c
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.892  PLL_BL0.CLKOP to    R59C67A.CLK clk_80mhz
REG_DEL     ---     0.194    R59C67A.CLK to     R59C67A.Q0 CIC1Sin/SLICE_1747
ROUTE       153     1.011     R59C67A.Q0 to    R29C51A.CLK CIC1_out_clkSin
                  --------
                    3.069   (30.4% logic, 69.6% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP PLL1/PLLInst_0
ROUTE       999     0.936  PLL_BL0.CLKOP to  PLL_BL0.CLKFB clk_80mhz
                  --------
                    0.936   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_80mhz" 83.333333 MHz |             |             |
;                                       |     0.000 ns|     0.176 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_25mhz_c" 25.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "clk_25mhz" 25.000000    |             |             |
MHz ;                                   |            -|            -|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


Clock Domains Analysis
------------------------

Found 4 clocks:

Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_2551.Q0   Loads: 29
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

Clock Domain: clk_80mhz   Source: PLL1/PLLInst_0.CLKOP   Loads: 1584
   Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;

   Data transfers from:
   Clock Domain: uart_rx1/UartClk[2]   Source: uart_rx1/SLICE_2551.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 9

   Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_1747.Q0
      Covered under: FREQUENCY NET "clk_80mhz" 83.333333 MHz ;   Transfers: 10

Clock Domain: clk_25mhz_c   Source: clk_25mhz.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CIC1_out_clkSin   Source: CIC1Sin/SLICE_1747.Q0   Loads: 153
   Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_80mhz   Source: PLL1/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "clk_25mhz" 25.000000 MHz ;   Transfers: 24


Timing summary (Hold):
---------------

Timing errors: 24  Score: 14094
Cumulative negative slack: 14094

Constraints cover 2411374138 paths, 4 nets, and 17214 connections (99.87% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 22 (setup), 24 (hold)
Score: 39741 (setup), 14094 (hold)
Cumulative negative slack: 53835 (39741+14094)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

