--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33926 paths analyzed, 5748 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.898ns.
--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_39 (SLICE_X73Y52.A4), 560 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_173 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 6)
  Clock Path Skew:      -3.121ns (4.040 - 7.161)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_173 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y37.AQ     Tcko                  0.269   x_regs/regFile_0<176>
                                                       x_regs/regFile_0_173
    SLICE_X106Y29.B3     net (fanout=4)        0.887   x_regs/regFile_0<173>
    SLICE_X106Y29.B      Tilo                  0.053   x_regs/Mmux_dbgContent_912
                                                       x_regs/Mmux_dbgContent_913
    SLICE_X105Y31.D2     net (fanout=1)        0.671   x_regs/Mmux_dbgContent_913
    SLICE_X105Y31.CMUX   Topdc                 0.294   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_44
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.D2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X73Y52.B1      net (fanout=2)        0.567   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X73Y52.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X73Y52.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X73Y52.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (0.793ns logic, 4.949ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_77 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.626ns (Levels of Logic = 6)
  Clock Path Skew:      -3.123ns (4.040 - 7.163)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_77 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y41.AQ     Tcko                  0.308   x_regs/regFile_0<80>
                                                       x_regs/regFile_0_77
    SLICE_X105Y31.A2     net (fanout=4)        0.941   x_regs/regFile_0<77>
    SLICE_X105Y31.A      Tilo                  0.053   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_814
    SLICE_X105Y31.D1     net (fanout=1)        0.462   x_regs/Mmux_dbgContent_814
    SLICE_X105Y31.CMUX   Topdc                 0.294   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_44
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.D2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X73Y52.B1      net (fanout=2)        0.567   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X73Y52.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X73Y52.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X73Y52.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.626ns (0.832ns logic, 4.794ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_1005 (FF)
  Destination:          U3/M2/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.610ns (Levels of Logic = 6)
  Clock Path Skew:      -3.121ns (4.040 - 7.161)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_1005 to U3/M2/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y37.AQ     Tcko                  0.269   x_regs/regFile_0<1008>
                                                       x_regs/regFile_0_1005
    SLICE_X106Y29.D1     net (fanout=4)        0.755   x_regs/regFile_0<1005>
    SLICE_X106Y29.D      Tilo                  0.053   x_regs/Mmux_dbgContent_912
                                                       x_regs/Mmux_dbgContent_912
    SLICE_X105Y31.C2     net (fanout=1)        0.669   x_regs/Mmux_dbgContent_912
    SLICE_X105Y31.CMUX   Tilo                  0.296   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_34
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.D2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X73Y52.B1      net (fanout=2)        0.567   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X73Y52.B       Tilo                  0.053   U3/M2/buffer<40>
                                                       U3/SM1/HTS4/MSEG/XLXI_17
    SLICE_X73Y52.A4      net (fanout=1)        0.302   U3/SM1/HTS4/MSEG/XLXN_208
    SLICE_X73Y52.CLK     Tas                   0.018   U3/M2/buffer<40>
                                                       U3/M2/buffer_39_rstpot
                                                       U3/M2/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (0.795ns logic, 4.815ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_36 (SLICE_X72Y52.C5), 420 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_173 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.521ns (Levels of Logic = 6)
  Clock Path Skew:      -3.121ns (4.040 - 7.161)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_173 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y37.AQ     Tcko                  0.269   x_regs/regFile_0<176>
                                                       x_regs/regFile_0_173
    SLICE_X106Y29.B3     net (fanout=4)        0.887   x_regs/regFile_0<173>
    SLICE_X106Y29.B      Tilo                  0.053   x_regs/Mmux_dbgContent_912
                                                       x_regs/Mmux_dbgContent_913
    SLICE_X105Y31.D2     net (fanout=1)        0.671   x_regs/Mmux_dbgContent_913
    SLICE_X105Y31.CMUX   Topdc                 0.294   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_44
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.B2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.B       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_5
    SLICE_X72Y52.D3      net (fanout=2)        0.474   U3/SM1/HTS4/MSEG/XLXN_119
    SLICE_X72Y52.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X72Y52.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X72Y52.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.521ns (0.755ns logic, 4.766ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_77 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.405ns (Levels of Logic = 6)
  Clock Path Skew:      -3.123ns (4.040 - 7.163)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_77 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y41.AQ     Tcko                  0.308   x_regs/regFile_0<80>
                                                       x_regs/regFile_0_77
    SLICE_X105Y31.A2     net (fanout=4)        0.941   x_regs/regFile_0<77>
    SLICE_X105Y31.A      Tilo                  0.053   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_814
    SLICE_X105Y31.D1     net (fanout=1)        0.462   x_regs/Mmux_dbgContent_814
    SLICE_X105Y31.CMUX   Topdc                 0.294   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_44
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.B2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.B       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_5
    SLICE_X72Y52.D3      net (fanout=2)        0.474   U3/SM1/HTS4/MSEG/XLXN_119
    SLICE_X72Y52.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X72Y52.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X72Y52.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.405ns (0.794ns logic, 4.611ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_1005 (FF)
  Destination:          U3/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.389ns (Levels of Logic = 6)
  Clock Path Skew:      -3.121ns (4.040 - 7.161)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_1005 to U3/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y37.AQ     Tcko                  0.269   x_regs/regFile_0<1008>
                                                       x_regs/regFile_0_1005
    SLICE_X106Y29.D1     net (fanout=4)        0.755   x_regs/regFile_0<1005>
    SLICE_X106Y29.D      Tilo                  0.053   x_regs/Mmux_dbgContent_912
                                                       x_regs/Mmux_dbgContent_912
    SLICE_X105Y31.C2     net (fanout=1)        0.669   x_regs/Mmux_dbgContent_912
    SLICE_X105Y31.CMUX   Tilo                  0.296   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_34
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.B2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.B       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_5
    SLICE_X72Y52.D3      net (fanout=2)        0.474   U3/SM1/HTS4/MSEG/XLXN_119
    SLICE_X72Y52.D       Tilo                  0.053   U3/M2/buffer<36>
                                                       U3/SM1/HTS4/MSEG/XLXI_29
    SLICE_X72Y52.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_211
    SLICE_X72Y52.CLK     Tas                  -0.020   U3/M2/buffer<36>
                                                       U3/M2/buffer_36_rstpot
                                                       U3/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.389ns (0.757ns logic, 4.632ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point U3/M2/buffer_34 (SLICE_X72Y53.C5), 280 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_173 (FF)
  Destination:          U3/M2/buffer_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.421ns (Levels of Logic = 6)
  Clock Path Skew:      -3.122ns (4.039 - 7.161)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_173 to U3/M2/buffer_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y37.AQ     Tcko                  0.269   x_regs/regFile_0<176>
                                                       x_regs/regFile_0_173
    SLICE_X106Y29.B3     net (fanout=4)        0.887   x_regs/regFile_0<173>
    SLICE_X106Y29.B      Tilo                  0.053   x_regs/Mmux_dbgContent_912
                                                       x_regs/Mmux_dbgContent_913
    SLICE_X105Y31.D2     net (fanout=1)        0.671   x_regs/Mmux_dbgContent_913
    SLICE_X105Y31.CMUX   Topdc                 0.294   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_44
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.D2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X72Y53.D3      net (fanout=2)        0.374   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X72Y53.D       Tilo                  0.053   U3/M2/buffer<34>
                                                       U3/SM1/HTS4/MSEG/XLXI_41
    SLICE_X72Y53.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_213
    SLICE_X72Y53.CLK     Tas                  -0.020   U3/M2/buffer<34>
                                                       U3/M2/buffer_34_rstpot
                                                       U3/M2/buffer_34
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (0.755ns logic, 4.666ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_77 (FF)
  Destination:          U3/M2/buffer_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.305ns (Levels of Logic = 6)
  Clock Path Skew:      -3.124ns (4.039 - 7.163)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_77 to U3/M2/buffer_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y41.AQ     Tcko                  0.308   x_regs/regFile_0<80>
                                                       x_regs/regFile_0_77
    SLICE_X105Y31.A2     net (fanout=4)        0.941   x_regs/regFile_0<77>
    SLICE_X105Y31.A      Tilo                  0.053   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_814
    SLICE_X105Y31.D1     net (fanout=1)        0.462   x_regs/Mmux_dbgContent_814
    SLICE_X105Y31.CMUX   Topdc                 0.294   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_44
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.D2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X72Y53.D3      net (fanout=2)        0.374   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X72Y53.D       Tilo                  0.053   U3/M2/buffer<34>
                                                       U3/SM1/HTS4/MSEG/XLXI_41
    SLICE_X72Y53.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_213
    SLICE_X72Y53.CLK     Tas                  -0.020   U3/M2/buffer<34>
                                                       U3/M2/buffer_34_rstpot
                                                       U3/M2/buffer_34
    -------------------------------------------------  ---------------------------
    Total                                      5.305ns (0.794ns logic, 4.511ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               x_regs/regFile_0_1005 (FF)
  Destination:          U3/M2/buffer_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 6)
  Clock Path Skew:      -3.122ns (4.039 - 7.161)
  Source Clock:         clk_cpu_BUFG rising at 0.000ns
  Destination Clock:    clk_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: x_regs/regFile_0_1005 to U3/M2/buffer_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y37.AQ     Tcko                  0.269   x_regs/regFile_0<1008>
                                                       x_regs/regFile_0_1005
    SLICE_X106Y29.D1     net (fanout=4)        0.755   x_regs/regFile_0<1005>
    SLICE_X106Y29.D      Tilo                  0.053   x_regs/Mmux_dbgContent_912
                                                       x_regs/Mmux_dbgContent_912
    SLICE_X105Y31.C2     net (fanout=1)        0.669   x_regs/Mmux_dbgContent_912
    SLICE_X105Y31.CMUX   Tilo                  0.296   x_regs/Mmux_dbgContent_74
                                                       x_regs/Mmux_dbgContent_34
                                                       x_regs/Mmux_dbgContent_2_f7_3
    SLICE_X89Y50.C3      net (fanout=1)        1.253   dbgContent<13>
    SLICE_X89Y50.C       Tilo                  0.053   x_alu/result_17
                                                       Mmux_disp_num[31]_SW[4]_MUX_111_o1
    SLICE_X73Y53.D2      net (fanout=10)       1.269   disp_num[31]_SW[4]_MUX_111_o
    SLICE_X73Y53.D       Tilo                  0.053   U3/SM1/HTS4/MSEG/XLXN_27
                                                       U3/SM1/HTS4/MSEG/XLXI_7
    SLICE_X72Y53.D3      net (fanout=2)        0.374   U3/SM1/HTS4/MSEG/XLXN_27
    SLICE_X72Y53.D       Tilo                  0.053   U3/M2/buffer<34>
                                                       U3/SM1/HTS4/MSEG/XLXI_41
    SLICE_X72Y53.C5      net (fanout=1)        0.212   U3/SM1/HTS4/MSEG/XLXN_213
    SLICE_X72Y53.CLK     Tas                  -0.020   U3/M2/buffer<34>
                                                       U3/M2/buffer_34_rstpot
                                                       U3/M2/buffer_34
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (0.757ns logic, 4.532ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point x_regs/regFile_0_894 (SLICE_X75Y48.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_alu/ALUOut_30 (FF)
  Destination:          x_regs/regFile_0_894 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.753 - 0.489)
  Source Clock:         clk_cpu_BUFG rising at 10.000ns
  Destination Clock:    clk_cpu_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_alu/ALUOut_30 to x_regs/regFile_0_894
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y55.CQ      Tcko                  0.118   x_alu/ALUOut<31>
                                                       x_alu/ALUOut_30
    SLICE_X75Y48.B6      net (fanout=33)       0.245   x_alu/ALUOut<30>
    SLICE_X75Y48.CLK     Tah         (-Th)     0.032   x_regs/regFile_0<897>
                                                       x_regs/Mmux_regFile[27][31]_WriteData[31]_mux_14_OUT241
                                                       x_regs/regFile_0_894
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.086ns logic, 0.245ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point x_regs/regFile_0_639 (SLICE_X72Y49.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_alu/ALUOut_31 (FF)
  Destination:          x_regs/regFile_0_639 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.752 - 0.489)
  Source Clock:         clk_cpu_BUFG rising at 10.000ns
  Destination Clock:    clk_cpu_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_alu/ALUOut_31 to x_regs/regFile_0_639
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y55.DQ      Tcko                  0.118   x_alu/ALUOut<31>
                                                       x_alu/ALUOut_31
    SLICE_X72Y49.C5      net (fanout=33)       0.323   x_alu/ALUOut<31>
    SLICE_X72Y49.CLK     Tah         (-Th)     0.059   x_regs/regFile_0<641>
                                                       x_regs/Mmux_regFile[19][31]_WriteData[31]_mux_22_OUT251
                                                       x_regs/regFile_0_639
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.059ns logic, 0.323ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------

Paths for end point x_regs/regFile_0_767 (SLICE_X74Y47.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               x_alu/ALUOut_31 (FF)
  Destination:          x_regs/regFile_0_767 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.753 - 0.489)
  Source Clock:         clk_cpu_BUFG rising at 10.000ns
  Destination Clock:    clk_cpu_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: x_alu/ALUOut_31 to x_regs/regFile_0_767
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y55.DQ      Tcko                  0.118   x_alu/ALUOut<31>
                                                       x_alu/ALUOut_31
    SLICE_X74Y47.C5      net (fanout=33)       0.327   x_alu/ALUOut<31>
    SLICE_X74Y47.CLK     Tah         (-Th)     0.059   x_regs/regFile_0<769>
                                                       x_regs/Mmux_regFile[23][31]_WriteData[31]_mux_18_OUT251
                                                       x_regs/regFile_0_767
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.059ns logic, 0.327ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X5Y18.RDCLK
  Clock network: clk_cpu_BUFG
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: x_memory/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X5Y18.WRCLK
  Clock network: clk_cpu_BUFG
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_cpu_BUFG/I0
  Logical resource: clk_cpu_BUFG/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: clk_cpu
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SW<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    5.037|         |         |         |
clk            |    5.037|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    8.898|         |         |         |
clk            |    8.898|    0.955|    2.119|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33926 paths, 0 nets, and 6368 connections

Design statistics:
   Minimum period:   8.898ns{1}   (Maximum frequency: 112.385MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 13 13:57:43 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5054 MB



