Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 21 21:55:46 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |            1375 |          617 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                Enable Signal                |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | CPU/mymultdiv/mult/busy1_out                | CPU/mymultdiv/mult/count[5]_i_1__0_n_0     |                2 |              6 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                             | driveMotor/clear                           |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG |                                             |                                            |               13 |             27 |         2.08 |
|  CLK100MHZ_IBUF_BUFG | CPU/mymultdiv/div/E[0]                      | CPU/dx/insn/loop1[7].my_dff/dividend_neg   |                5 |             31 |         6.20 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[7].my_dff/busy_reg        | CPU/mymultdiv/div/divisor_copy[30]_i_1_n_0 |                6 |             31 |         5.17 |
|  CLK100MHZ_IBUF_BUFG | CPU/dx/insn/loop1[7].my_dff/busy_reg        |                                            |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[31].my_dff/reg17enable    |                                            |               14 |             32 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[31].my_dff/reg6enable     |                                            |               26 |             32 |         1.23 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[31].my_dff/reg7enable     |                                            |               26 |             32 |         1.23 |
|  CLK100MHZ_IBUF_BUFG | CPU/mymultdiv/div/E[0]                      |                                            |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg12enable    |                                            |                7 |             32 |         4.57 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg13enable    |                                            |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg14enable    |                                            |                6 |             32 |         5.33 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg26enable    |                                            |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg31enable    |                                            |               11 |             32 |         2.91 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg30enable    |                                            |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg25enable    |                                            |               18 |             32 |         1.78 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg27enable    |                                            |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg11enable    |                                            |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg9enable     |                                            |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg24enable    |                                            |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg28enable    |                                            |               19 |             32 |         1.68 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg8enable     |                                            |               14 |             32 |         2.29 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg10enable    |                                            |               23 |             32 |         1.39 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg15enable    |                                            |               21 |             32 |         1.52 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[24].my_dff/reg29enable    |                                            |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[31].my_dff/reg16enable    |                                            |               18 |             32 |         1.78 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[31].my_dff/reg19enable    |                                            |               12 |             32 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | CPU/mw/insn/loop1[31].my_dff/reg18enable    |                                            |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mymultdiv/mult/P[63]_i_1_n_0            |                                            |               20 |             64 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | CPU/mymultdiv/div/dividend_copy[63]_i_1_n_0 |                                            |               16 |             64 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | CPU/mymultdiv/mult/ctrl_MULT                |                                            |               27 |             81 |         3.00 |
| ~CLK100MHZ_IBUF_BUFG | CPU/mymultdiv/div/en0                       |                                            |              201 |            398 |         1.98 |
+----------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


