{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "AbacoPc821PciePhy",
    "component_reference": "xilinx.com:ip:axi_pcie3:3.0",
    "ip_revision": "26",
    "gen_directory": "../../../../AbacoPc821Ku115DmaLoopback_project.gen/sources_1/ip/AbacoPc821PciePhy",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "AbacoPc821PciePhy", "resolve_type": "user", "usage": "all" } ],
        "mode_selection": [ { "value": "Advanced", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "device_port_type": [ { "value": "PCI_Express_Endpoint_device", "resolve_type": "user", "usage": "all" } ],
        "pcie_blk_locn": [ { "value": "X0Y0", "resolve_type": "user", "usage": "all" } ],
        "pl_link_cap_max_link_width": [ { "value": "X8", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pl_link_cap_max_link_speed": [ { "value": "8.0_GT/s", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "ref_clk_freq": [ { "value": "100_MHz", "resolve_type": "user", "usage": "all" } ],
        "axi_addr_width": [ { "value": "64", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "axi_data_width": [ { "value": "256_bit", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "coreclk_freq": [ { "value": "500", "value_src": "user", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "plltype": [ { "value": "QPLL1", "value_src": "user", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axisten_freq": [ { "value": "250", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "en_axi_slave_if": [ { "value": "true", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "en_axi_master_if": [ { "value": "true", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "pipe_sim": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "en_ext_ch_gt_drp": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "en_pcie_drp": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "dedicate_perst": [ { "value": "true", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "sys_reset_polarity": [ { "value": "ACTIVE_LOW", "resolve_type": "user", "usage": "all" } ],
        "mcap_enablement": [ { "value": "None", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "mcap_fpga_bitstream_version": [ { "value": "00000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "en_debug_ports": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "vu9p_board": [ { "value": "false", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "type1_membase_memlimit_enable": [ { "value": "Disabled", "value_src": "user", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "type1_prefetchable_membase_memlimit": [ { "value": "Disabled", "value_src": "user", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "vcu118_board": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "enable_jtag_dbg": [ { "value": "false", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "en_dbg_descramble": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "enable_ibert": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "ext_startup_primitive": [ { "value": "false", "value_src": "user", "resolve_type": "user", "format": "bool", "enabled": false, "usage": "all" } ],
        "vendor_id": [ { "value": "1A4A", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_device_id": [ { "value": "2030", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_revision_id": [ { "value": "00", "resolve_type": "user", "usage": "all" } ],
        "pf0_subsystem_vendor_id": [ { "value": "1A4A", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_subsystem_id": [ { "value": "2030", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_Use_Class_Code_Lookup_Assistant": [ { "value": "false", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_base_class_menu": [ { "value": "Device_was_built_before_Class_Code_definitions_were_finalized", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_class_code_base": [ { "value": "11", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_sub_class_interface_menu": [ { "value": "VGA-compatible_devices", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_class_code_sub": [ { "value": "80", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_class_code_interface": [ { "value": "00", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_class_code": [ { "value": "118000", "value_src": "user", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar0_enabled": [ { "value": "true", "resolve_type": "user", "usage": "all" } ],
        "pf0_bar0_type": [ { "value": "Memory", "resolve_type": "user", "usage": "all" } ],
        "pf0_bar0_size": [ { "value": "16", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "pf0_bar0_scale": [ { "value": "Megabytes", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_bar0_64bit": [ { "value": "false", "resolve_type": "user", "usage": "all" } ],
        "pf0_bar0_prefetchable": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar1_enabled": [ { "value": "false", "resolve_type": "user", "usage": "all" } ],
        "pf0_bar1_type": [ { "value": "Memory", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar1_size": [ { "value": "4", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "pf0_bar1_scale": [ { "value": "Kilobytes", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar1_64bit": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar1_prefetchable": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar2_enabled": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar2_type": [ { "value": "Memory", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar2_size": [ { "value": "4", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "pf0_bar2_scale": [ { "value": "Kilobytes", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar2_64bit": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar2_prefetchable": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar3_enabled": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar3_type": [ { "value": "Memory", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar3_size": [ { "value": "4", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "pf0_bar3_scale": [ { "value": "Kilobytes", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar3_64bit": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar3_prefetchable": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar4_enabled": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar4_type": [ { "value": "Memory", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar4_size": [ { "value": "4", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "pf0_bar4_scale": [ { "value": "Kilobytes", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar4_64bit": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar4_prefetchable": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar5_enabled": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar5_type": [ { "value": "Memory", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar5_size": [ { "value": "4", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "pf0_bar5_scale": [ { "value": "Kilobytes", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar5_64bit": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_bar5_prefetchable": [ { "value": "false", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pciebar2axibar_0": [ { "value": "0x0000000000000000", "resolve_type": "user", "usage": "all" } ],
        "pciebar2axibar_1": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pciebar2axibar_2": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_interrupt_pin": [ { "value": "INTA", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_msi_enabled": [ { "value": "false", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "pf0_msi_cap_multimsgcap": [ { "value": "1_vector", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "comp_timeout": [ { "value": "50us", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "timeout0_sel": [ { "value": "14", "resolve_type": "user", "usage": "all" } ],
        "timeout1_sel": [ { "value": "15", "resolve_type": "user", "usage": "all" } ],
        "timeout_mult": [ { "value": "3", "resolve_type": "user", "usage": "all" } ],
        "old_bridge_timeout": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "AXIBAR_NUM": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "axibar_0": [ { "value": "0x0000000000000000", "resolve_type": "user", "usage": "all" } ],
        "axibar_1": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_2": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_3": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_4": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_5": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_highaddr_0": [ { "value": "0xFFFFFFFFFFFFFFFF", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "axibar_highaddr_1": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_highaddr_2": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_highaddr_3": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_highaddr_4": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar_highaddr_5": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar2pciebar_0": [ { "value": "0x0000000000000000", "resolve_type": "user", "usage": "all" } ],
        "axibar2pciebar_1": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar2pciebar_2": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar2pciebar_3": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar2pciebar_4": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "axibar2pciebar_5": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "include_baroffset_reg": [ { "value": "true", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "BASEADDR": [ { "value": "0x00001000", "resolve_type": "user", "usage": "all" } ],
        "HIGHADDR": [ { "value": "0x00001FFF", "resolve_type": "user", "usage": "all" } ],
        "s_axi_id_width": [ { "value": "4", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Shared_Logic": [ { "value": "1", "resolve_type": "user", "usage": "all" } ],
        "Shared_Logic_Clk": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Shared_Logic_Both": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "Shared_Logic_Gtc": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "silicon_rev": [ { "value": "Production", "resolve_type": "user", "usage": "all" } ],
        "en_transceiver_status_ports": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "c_m_axi_num_write": [ { "value": "8", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "c_m_axi_num_read": [ { "value": "8", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "c_s_axi_num_write": [ { "value": "8", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "c_s_axi_num_read": [ { "value": "8", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pciebar2axibar_3": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pciebar2axibar_4": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pciebar2axibar_5": [ { "value": "0x0000000000000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "SYS_RST_N_BOARD_INTERFACE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "PCIE_BOARD_INTERFACE": [ { "value": "Custom", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "en_gt_selection": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "select_quad": [ { "value": "GTH_Quad_225", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "RX_PPM_OFFSET": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "RX_SSC_PPM": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "INS_LOSS_NYQ": [ { "value": "15", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "PHY_LP_TXPRESET": [ { "value": "4", "resolve_type": "user", "usage": "all" } ],
        "pf0_msix_enabled": [ { "value": "false", "resolve_type": "user", "usage": "all" } ],
        "pf0_msix_impl_locn": [ { "value": "External", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "rx_detect": [ { "value": "Default", "resolve_type": "user", "usage": "all" } ],
        "pf0_link_status_slot_clock_config": [ { "value": "true", "resolve_type": "user", "usage": "all" } ],
        "pf0_msix_cap_table_size": [ { "value": "000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_msix_cap_table_offset": [ { "value": "00000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_msix_cap_table_bir": [ { "value": "BAR_0", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_msix_cap_pba_offset": [ { "value": "00000000", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "pf0_msix_cap_pba_bir": [ { "value": "BAR_0", "resolve_type": "user", "enabled": false, "usage": "all" } ],
        "c_ats_enable": [ { "value": "false", "resolve_type": "user", "usage": "all" } ],
        "c_pri_enable": [ { "value": "false", "resolve_type": "user", "usage": "all" } ],
        "ins_loss_profile": [ { "value": "Add-in_Card", "resolve_type": "user", "usage": "all" } ],
        "axi_aclk_loopback": [ { "value": "true", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "cfg_ext_if": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "c_s_axi_supports_narrow_burst": [ { "value": "true", "value_src": "user", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "en_l23_entry": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "xlnx_ref_board": [ { "value": "None", "value_src": "user", "resolve_type": "user", "usage": "all" } ],
        "no_slv_err": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "enable_auto_rxeq": [ { "value": "False", "resolve_type": "user", "usage": "all" } ],
        "usplus_es1_seqnum_bypass": [ { "value": "false", "resolve_type": "user", "usage": "all" } ],
        "bridge_registers_offset_enable": [ { "value": "false", "resolve_type": "user", "usage": "all" } ],
        "ext_xvc_vsec_enable": [ { "value": "false", "resolve_type": "user", "format": "bool", "enabled": false, "usage": "all" } ],
        "axsize_byte_access_en": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "disable_gt_loc": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "gt_tx_pd": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "gt_drp_clk_src": [ { "value": "Internal", "resolve_type": "user", "usage": "all" } ],
        "pciebar2axibar_0_sec": [ { "value": "0", "resolve_type": "user", "usage": "all" } ],
        "pciebar2axibar_1_sec": [ { "value": "0", "resolve_type": "user", "usage": "all" } ],
        "pciebar2axibar_2_sec": [ { "value": "0", "resolve_type": "user", "usage": "all" } ],
        "pciebar2axibar_3_sec": [ { "value": "0", "resolve_type": "user", "usage": "all" } ],
        "pciebar2axibar_4_sec": [ { "value": "0", "resolve_type": "user", "usage": "all" } ],
        "pciebar2axibar_5_sec": [ { "value": "0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "COMPONENT_NAME": [ { "value": "axi_pcie3_v3_0", "resolve_type": "generated", "usage": "all" } ],
        "PL_UPSTREAM_FACING": [ { "value": "true", "resolve_type": "generated", "usage": "all" } ],
        "TL_LEGACY_MODE_ENABLE": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "PCIE_BLK_LOCN": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "PL_LINK_CAP_MAX_LINK_WIDTH": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "PL_LINK_CAP_MAX_LINK_SPEED": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "REF_CLK_FREQ": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "AXI_ADDR_WIDTH": [ { "value": "64", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "AXI_DATA_WIDTH": [ { "value": "256", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "CORE_CLK_FREQ": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "PLL_TYPE": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "USER_CLK_FREQ": [ { "value": "3", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "EN_AXI_SLAVE_IF": [ { "value": "true", "resolve_type": "generated", "usage": "all" } ],
        "EN_AXI_MASTER_IF": [ { "value": "true", "resolve_type": "generated", "usage": "all" } ],
        "SILICON_REV": [ { "value": "Production", "resolve_type": "generated", "usage": "all" } ],
        "PIPE_SIM": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "EXT_CH_GT_DRP": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "PCIE3_DRP": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "DEDICATE_PERST": [ { "value": "true", "resolve_type": "generated", "usage": "all" } ],
        "SYS_RESET_POLARITY": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "MCAP_ENABLEMENT": [ { "value": "NONE", "resolve_type": "generated", "usage": "all" } ],
        "MCAP_FPGA_BITSTREAM_VERSION": [ { "value": "0x00000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "EXT_STARTUP_PRIMITIVE": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "PF0_VENDOR_ID": [ { "value": "0x1A4A", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_DEVICE_ID": [ { "value": "0x2030", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_REVISION_ID": [ { "value": "0x00", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_SUBSYSTEM_VENDOR_ID": [ { "value": "0x1A4A", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_SUBSYSTEM_ID": [ { "value": "0x2030", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_CLASS_CODE": [ { "value": "0x118000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR0_APERTURE_SIZE": [ { "value": "0x11", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR0_CONTROL": [ { "value": "0x4", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR1_APERTURE_SIZE": [ { "value": "0x05", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR1_CONTROL": [ { "value": "0x0", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR2_APERTURE_SIZE": [ { "value": "0x05", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR2_CONTROL": [ { "value": "0x0", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR3_APERTURE_SIZE": [ { "value": "0x05", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR3_CONTROL": [ { "value": "0x0", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR4_APERTURE_SIZE": [ { "value": "0x05", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR4_CONTROL": [ { "value": "0x0", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR5_APERTURE_SIZE": [ { "value": "0x05", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_BAR5_CONTROL": [ { "value": "0x0", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PCIEBAR_NUM": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_0": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_1": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_2": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_3": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_4": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_5": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_0_SEC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_1_SEC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_2_SEC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_3_SEC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_4_SEC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_PCIEBAR2AXIBAR_5_SEC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "PF0_INTERRUPT_PIN": [ { "value": "0x1", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "PF0_MSI_CAP_MULTIMSGCAP": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_COMP_TIMEOUT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_TIMEOUT0_SEL": [ { "value": "0xE", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_TIMEOUT1_SEL": [ { "value": "0xF", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_TIMEOUT_MULT": [ { "value": "0x3", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_OLD_BRIDGE_TIMEOUT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_AXIBAR_NUM": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_AXIBAR_0": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_1": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_2": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_3": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_4": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_5": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_HIGHADDR_0": [ { "value": "0xFFFFFFFFFFFFFFFF", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_HIGHADDR_1": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_HIGHADDR_2": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_HIGHADDR_3": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_HIGHADDR_4": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR_HIGHADDR_5": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR2PCIEBAR_0": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR2PCIEBAR_1": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR2PCIEBAR_2": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR2PCIEBAR_3": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR2PCIEBAR_4": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_AXIBAR2PCIEBAR_5": [ { "value": "0x0000000000000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_INCLUDE_BAROFFSET_REG": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_BASEADDR": [ { "value": "0x00001000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_HIGHADDR": [ { "value": "0x00001FFF", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "VU9P_BOARD": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "VCU118_BOARD": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "ENABLE_JTAG_DBG": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "ENABLE_IBERT": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "C_S_AXI_ID_WIDTH": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_M_AXI_ID_WIDTH": [ { "value": "3", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "SHARED_LOGIC": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "SHARED_LOGIC_CLK": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "SHARED_LOGIC_BOTH": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "SHARED_LOGIC_GTC": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "EN_TRANSCEIVER_STATUS_PORTS": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "C_S_AXI_NUM_READ": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_M_AXI_NUM_READ": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI_NUM_WRITE": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_M_AXI_NUM_WRITE": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "IS_BOARD_PROJECT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "EN_GT_SELECTION": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "SELECT_QUAD": [ { "value": "GTH_Quad_225", "resolve_type": "generated", "usage": "all" } ],
        "ULTRASCALE": [ { "value": "TRUE", "resolve_type": "generated", "usage": "all" } ],
        "ULTRASCALE_PLUS": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "MSI_ENABLED": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "DEV_PORT_TYPE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "MSIX_EN": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "MSIX_IMPL_EXT": [ { "value": "TRUE", "resolve_type": "generated", "usage": "all" } ],
        "RX_DETECT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_ATS_ENABLE": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "C_ATS_CAP_NEXTPTR": [ { "value": "0x000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PR_CAP_NEXTPTR": [ { "value": "0x000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_PRI_ENABLE": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "AXI_ACLK_LOOPBACK": [ { "value": "TRUE", "resolve_type": "generated", "usage": "all" } ],
        "CFG_EXT_IF": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "C_S_AXI_SUPPORTS_NARROW_BURST": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "xlnx_ref_board": [ { "value": "None", "resolve_type": "generated", "usage": "all" } ],
        "NO_SLV_ERR": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "C_LAST_CORE_CAP_ADDR": [ { "value": "0x100", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_VSEC_CAP_ADDR": [ { "value": "0x128", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "EXT_XVC_VSEC_ENABLE": [ { "value": "false", "resolve_type": "generated", "usage": "all" } ],
        "AXSIZE_BYTE_ACCESS_EN": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "GT_TX_PD": [ { "value": "FALSE", "resolve_type": "generated", "usage": "all" } ],
        "GT_DRP_CLK_SRC": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintexu" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xcku115" } ],
        "PACKAGE": [ { "value": "flvb1760" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Flow" } ],
        "IPREVISION": [ { "value": "26" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../AbacoPc821Ku115DmaLoopback_project.gen/sources_1/ip/AbacoPc821PciePhy" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "." } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "sys_rst_n": [ { "direction": "in" } ],
        "cfg_ltssm_state": [ { "direction": "out", "size_left": "5", "size_right": "0" } ],
        "user_link_up": [ { "direction": "out" } ],
        "axi_ctl_aclk": [ { "direction": "in", "driver_value": "0" } ],
        "sys_clk_gt": [ { "direction": "in", "driver_value": "0" } ],
        "intx_msi_request": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_awid": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awaddr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awregion": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awlen": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awsize": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awburst": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_wdata": [ { "direction": "in", "size_left": "255", "size_right": "0", "driver_value": "0" } ],
        "s_axi_wuser": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "s_axi_wstrb": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "s_axi_wlast": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_wvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_bready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_arid": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_araddr": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arregion": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arlen": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arsize": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arburst": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_rready": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_awready": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_wready": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_bid": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "m_axi_bresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "m_axi_bvalid": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_arready": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_rid": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "m_axi_rdata": [ { "direction": "in", "size_left": "255", "size_right": "0", "driver_value": "0" } ],
        "m_axi_ruser": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "m_axi_rresp": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "m_axi_rlast": [ { "direction": "in", "driver_value": "0" } ],
        "m_axi_rvalid": [ { "direction": "in", "driver_value": "0" } ],
        "pci_exp_rxp": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "pci_exp_rxn": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "refclk": [ { "direction": "in" } ],
        "s_axi_ctl_awaddr": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "s_axi_ctl_awvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_ctl_wdata": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "s_axi_ctl_wstrb": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_ctl_wvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_ctl_bready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_ctl_araddr": [ { "direction": "in", "size_left": "11", "size_right": "0", "driver_value": "0" } ],
        "s_axi_ctl_arvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_ctl_rready": [ { "direction": "in", "driver_value": "0" } ],
        "axi_aclk": [ { "direction": "out" } ],
        "axi_aresetn": [ { "direction": "out" } ],
        "axi_ctl_aresetn": [ { "direction": "out" } ],
        "interrupt_out": [ { "direction": "out" } ],
        "intx_msi_grant": [ { "direction": "out" } ],
        "s_axi_awready": [ { "direction": "out" } ],
        "s_axi_wready": [ { "direction": "out" } ],
        "s_axi_bid": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "s_axi_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_bvalid": [ { "direction": "out" } ],
        "s_axi_arready": [ { "direction": "out" } ],
        "s_axi_rid": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "s_axi_rdata": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "s_axi_ruser": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_rlast": [ { "direction": "out" } ],
        "s_axi_rvalid": [ { "direction": "out" } ],
        "m_axi_awid": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_awaddr": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "m_axi_awlen": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "m_axi_awsize": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_awburst": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "m_axi_awprot": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_awvalid": [ { "direction": "out" } ],
        "m_axi_awlock": [ { "direction": "out" } ],
        "m_axi_awcache": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "m_axi_wdata": [ { "direction": "out", "size_left": "255", "size_right": "0" } ],
        "m_axi_wuser": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "m_axi_wstrb": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "m_axi_wlast": [ { "direction": "out" } ],
        "m_axi_wvalid": [ { "direction": "out" } ],
        "m_axi_bready": [ { "direction": "out" } ],
        "m_axi_arid": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_araddr": [ { "direction": "out", "size_left": "63", "size_right": "0" } ],
        "m_axi_arlen": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "m_axi_arsize": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_arburst": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "m_axi_arprot": [ { "direction": "out", "size_left": "2", "size_right": "0" } ],
        "m_axi_arvalid": [ { "direction": "out" } ],
        "m_axi_arlock": [ { "direction": "out" } ],
        "m_axi_arcache": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "m_axi_rready": [ { "direction": "out" } ],
        "pci_exp_txp": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "pci_exp_txn": [ { "direction": "out", "size_left": "7", "size_right": "0" } ],
        "s_axi_ctl_awready": [ { "direction": "out" } ],
        "s_axi_ctl_wready": [ { "direction": "out" } ],
        "s_axi_ctl_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_ctl_bvalid": [ { "direction": "out" } ],
        "s_axi_ctl_arready": [ { "direction": "out" } ],
        "s_axi_ctl_rdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi_ctl_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_ctl_rvalid": [ { "direction": "out" } ],
        "int_qpll1lock_out": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "int_qpll1outrefclk_out": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "int_qpll1outclk_out": [ { "direction": "out", "size_left": "1", "size_right": "0" } ]
      },
      "interfaces": {
        "RST.sys_rst_n": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "BOARD.ASSOCIATED_PARAM": [ { "value": "SYS_RST_N_BOARD_INTERFACE", "value_src": "constant", "usage": "all" } ],
            "TYPE": [ { "value": "PCIE_PERST", "value_src": "constant", "usage": "all" } ],
            "POLARITY": [ { "value": "ACTIVE_LOW", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "sys_rst_n" } ]
          }
        },
        "CLK.axi_aclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "master",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "M_AXI:S_AXI:S_AXI_CTL", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "axi_aresetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "axi_aclk" } ]
          }
        },
        "CLK.axi_ctl_aclk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "S_AXI_CTL", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "125000000", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "axi_ctl_aresetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "axi_ctl_aclk" } ]
          }
        },
        "CLK.REFCLK": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "refclk" } ]
          }
        },
        "CLK.sys_clk_gt": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_BUSIF": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "sys_clk_gt" } ]
          }
        },
        "INTERRUPT.interrupt_out": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "LEVEL_HIGH", "value_src": "constant", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "interrupt_out" } ]
          }
        },
        "RST.axi_aresetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "axi_aresetn" } ]
          }
        },
        "RST.axi_ctl_aresetn": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "axi_ctl_aresetn" } ]
          }
        },
        "S_AXI_CTL": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S_AXI_CTL",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4LITE", "value_src": "constant", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "12", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "value_src": "constant", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "s_axi_ctl_araddr" } ],
            "ARREADY": [ { "physical_name": "s_axi_ctl_arready" } ],
            "ARVALID": [ { "physical_name": "s_axi_ctl_arvalid" } ],
            "AWADDR": [ { "physical_name": "s_axi_ctl_awaddr" } ],
            "AWREADY": [ { "physical_name": "s_axi_ctl_awready" } ],
            "AWVALID": [ { "physical_name": "s_axi_ctl_awvalid" } ],
            "BREADY": [ { "physical_name": "s_axi_ctl_bready" } ],
            "BRESP": [ { "physical_name": "s_axi_ctl_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi_ctl_bvalid" } ],
            "RDATA": [ { "physical_name": "s_axi_ctl_rdata" } ],
            "RREADY": [ { "physical_name": "s_axi_ctl_rready" } ],
            "RRESP": [ { "physical_name": "s_axi_ctl_rresp" } ],
            "RVALID": [ { "physical_name": "s_axi_ctl_rvalid" } ],
            "WDATA": [ { "physical_name": "s_axi_ctl_wdata" } ],
            "WREADY": [ { "physical_name": "s_axi_ctl_wready" } ],
            "WSTRB": [ { "physical_name": "s_axi_ctl_wstrb" } ],
            "WVALID": [ { "physical_name": "s_axi_ctl_wvalid" } ]
          }
        },
        "M_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "master",
          "address_space_ref": "M_AXI",
          "parameters": {
            "NUM_READ_OUTSTANDING": [ { "value": "8", "value_src": "constant", "format": "long", "usage": "all" } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "8", "value_src": "constant", "format": "long", "usage": "all" } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "0", "value_src": "constant", "format": "long", "usage": "all" } ],
            "HAS_BURST": [ { "value": "0", "value_src": "constant", "format": "long", "usage": "all" } ],
            "HAS_BURST.VALUE_SRC": [ { "value": "CONSTANT", "value_src": "constant", "usage": "all" } ],
            "DATA_WIDTH": [ { "value": "256", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "3", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "64", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "32", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "32", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "m_axi_araddr" } ],
            "ARBURST": [ { "physical_name": "m_axi_arburst" } ],
            "ARCACHE": [ { "physical_name": "m_axi_arcache" } ],
            "ARID": [ { "physical_name": "m_axi_arid" } ],
            "ARLEN": [ { "physical_name": "m_axi_arlen" } ],
            "ARLOCK": [ { "physical_name": "m_axi_arlock" } ],
            "ARPROT": [ { "physical_name": "m_axi_arprot" } ],
            "ARREADY": [ { "physical_name": "m_axi_arready" } ],
            "ARSIZE": [ { "physical_name": "m_axi_arsize" } ],
            "ARVALID": [ { "physical_name": "m_axi_arvalid" } ],
            "AWADDR": [ { "physical_name": "m_axi_awaddr" } ],
            "AWBURST": [ { "physical_name": "m_axi_awburst" } ],
            "AWCACHE": [ { "physical_name": "m_axi_awcache" } ],
            "AWID": [ { "physical_name": "m_axi_awid" } ],
            "AWLEN": [ { "physical_name": "m_axi_awlen" } ],
            "AWLOCK": [ { "physical_name": "m_axi_awlock" } ],
            "AWPROT": [ { "physical_name": "m_axi_awprot" } ],
            "AWREADY": [ { "physical_name": "m_axi_awready" } ],
            "AWSIZE": [ { "physical_name": "m_axi_awsize" } ],
            "AWVALID": [ { "physical_name": "m_axi_awvalid" } ],
            "BID": [ { "physical_name": "m_axi_bid" } ],
            "BREADY": [ { "physical_name": "m_axi_bready" } ],
            "BRESP": [ { "physical_name": "m_axi_bresp" } ],
            "BVALID": [ { "physical_name": "m_axi_bvalid" } ],
            "RDATA": [ { "physical_name": "m_axi_rdata" } ],
            "RID": [ { "physical_name": "m_axi_rid" } ],
            "RLAST": [ { "physical_name": "m_axi_rlast" } ],
            "RREADY": [ { "physical_name": "m_axi_rready" } ],
            "RRESP": [ { "physical_name": "m_axi_rresp" } ],
            "RUSER": [ { "physical_name": "m_axi_ruser" } ],
            "RVALID": [ { "physical_name": "m_axi_rvalid" } ],
            "WDATA": [ { "physical_name": "m_axi_wdata" } ],
            "WLAST": [ { "physical_name": "m_axi_wlast" } ],
            "WREADY": [ { "physical_name": "m_axi_wready" } ],
            "WSTRB": [ { "physical_name": "m_axi_wstrb" } ],
            "WUSER": [ { "physical_name": "m_axi_wuser" } ],
            "WVALID": [ { "physical_name": "m_axi_wvalid" } ]
          }
        },
        "S_AXI": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "S_AXI",
          "parameters": {
            "NUM_READ_OUTSTANDING": [ { "value": "8", "value_src": "constant", "format": "long", "usage": "all" } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "8", "value_src": "constant", "format": "long", "usage": "all" } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "1", "resolve_type": "dependent", "format": "long", "usage": "all" } ],
            "DATA_WIDTH": [ { "value": "256", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "4", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "64", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "32", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "32", "value_src": "auto", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "0", "value_src": "constant", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "s_axi_araddr" } ],
            "ARBURST": [ { "physical_name": "s_axi_arburst" } ],
            "ARID": [ { "physical_name": "s_axi_arid" } ],
            "ARLEN": [ { "physical_name": "s_axi_arlen" } ],
            "ARREADY": [ { "physical_name": "s_axi_arready" } ],
            "ARREGION": [ { "physical_name": "s_axi_arregion" } ],
            "ARSIZE": [ { "physical_name": "s_axi_arsize" } ],
            "ARVALID": [ { "physical_name": "s_axi_arvalid" } ],
            "AWADDR": [ { "physical_name": "s_axi_awaddr" } ],
            "AWBURST": [ { "physical_name": "s_axi_awburst" } ],
            "AWID": [ { "physical_name": "s_axi_awid" } ],
            "AWLEN": [ { "physical_name": "s_axi_awlen" } ],
            "AWREADY": [ { "physical_name": "s_axi_awready" } ],
            "AWREGION": [ { "physical_name": "s_axi_awregion" } ],
            "AWSIZE": [ { "physical_name": "s_axi_awsize" } ],
            "AWVALID": [ { "physical_name": "s_axi_awvalid" } ],
            "BID": [ { "physical_name": "s_axi_bid" } ],
            "BREADY": [ { "physical_name": "s_axi_bready" } ],
            "BRESP": [ { "physical_name": "s_axi_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi_bvalid" } ],
            "RDATA": [ { "physical_name": "s_axi_rdata" } ],
            "RID": [ { "physical_name": "s_axi_rid" } ],
            "RLAST": [ { "physical_name": "s_axi_rlast" } ],
            "RREADY": [ { "physical_name": "s_axi_rready" } ],
            "RRESP": [ { "physical_name": "s_axi_rresp" } ],
            "RUSER": [ { "physical_name": "s_axi_ruser" } ],
            "RVALID": [ { "physical_name": "s_axi_rvalid" } ],
            "WDATA": [ { "physical_name": "s_axi_wdata" } ],
            "WLAST": [ { "physical_name": "s_axi_wlast" } ],
            "WREADY": [ { "physical_name": "s_axi_wready" } ],
            "WSTRB": [ { "physical_name": "s_axi_wstrb" } ],
            "WUSER": [ { "physical_name": "s_axi_wuser" } ],
            "WVALID": [ { "physical_name": "s_axi_wvalid" } ]
          }
        },
        "pcie_7x_mgt": {
          "vlnv": "xilinx.com:interface:pcie_7x_mgt:1.0",
          "abstraction_type": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "BOARD.ASSOCIATED_PARAM": [ { "value": "PCIE_BOARD_INTERFACE", "value_src": "constant", "usage": "all" } ]
          },
          "port_maps": {
            "rxn": [ { "physical_name": "pci_exp_rxn" } ],
            "rxp": [ { "physical_name": "pci_exp_rxp" } ],
            "txn": [ { "physical_name": "pci_exp_txn" } ],
            "txp": [ { "physical_name": "pci_exp_txp" } ]
          }
        },
        "pcie3_us_int_shared_logic": {
          "vlnv": "xilinx.com:display_pcie3_ultrascale:int_shared_logic:1.0",
          "abstraction_type": "xilinx.com:display_pcie3_ultrascale:int_shared_logic_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "ints_qpll1lock_out": [ { "physical_name": "int_qpll1lock_out" } ],
            "ints_qpll1outclk_out": [ { "physical_name": "int_qpll1outclk_out" } ],
            "ints_qpll1outrefclk_out": [ { "physical_name": "int_qpll1outrefclk_out" } ]
          }
        }
      },
      "address_spaces": {
        "M_AXI": {
          "range": "16777216T",
          "width": "64"
        }
      },
      "memory_maps": {
        "S_AXI_CTL": {
          "address_blocks": {
            "CTL0": {
              "base_address": "0",
              "range": "256M",
              "usage": "memory",
              "access": "read-write",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "baseaddr" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "highaddr" } ]
              },
              "registers": {
                "PCIe cfg space header": {
                  "address_offset": "0x000",
                  "size": 32,
                  "display_name": "PCIe cfg space header",
                  "description": "Accessing The PCIe configuring space,",
                  "is_volatile": true,
                  "access": "read-only"
                },
                "Bridge_info": {
                  "address_offset": "0x130",
                  "size": 32,
                  "display_name": "Bridge info",
                  "description": "Provide general configuration info about AXI4-Stream Bridge.",
                  "access": "read-only",
                  "fields": {
                    "gen2_capable": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "gen2 capable",
                      "description": "If set underlying integrated block supports GEN2 speed\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "root_port_present": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "root port present",
                      "description": "Indicates the underlying integrated block is a Root Port when this bit is set.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "gen3_capable": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "gen3 capable",
                      "description": "If set underlying integrated block supports GEN3 speed\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "Bridge_status_control": {
                  "address_offset": "0x134",
                  "size": 32,
                  "display_name": "Bridge status and control",
                  "description": "Provides info how read and writes to the core config access aperture are handled",
                  "access": "read-only",
                  "fields": {
                    "global_disable": {
                      "bit_offset": 8,
                      "bit_width": 1,
                      "display_name": "global disable",
                      "description": "when set disables interrupts line from being asserted. doesn't prevents bitsin interrupt decode register from being set.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "interrupt_decode_register": {
                  "address_offset": "0x138",
                  "size": 32,
                  "display_name": "interrupt decode register",
                  "description": "provide info where Host processor ISR can determine what cause interrupt to be asserted  and how to clear it.",
                  "is_volatile": true,
                  "access": "read-write",
                  "fields": {
                    "Link_down": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Link down",
                      "description": "show link-up on PCIe Link was lost. not asserted unless linkup had previously been seen.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Hot_Reset": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Hot Reset",
                      "description": "indicates a hot reset was detected.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Cfg_Completion_Status": {
                      "bit_offset": 5,
                      "bit_width": 3,
                      "display_name": "Cfg Completion Status",
                      "description": "indicates Cfg Completion Status.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Cfg_Timeout": {
                      "bit_offset": 8,
                      "bit_width": 1,
                      "display_name": "Cfg timeout",
                      "description": "indicates timeout on an ECAM mechanism access. applicable for RP only.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Correctable": {
                      "bit_offset": 9,
                      "bit_width": 1,
                      "display_name": "Correctable",
                      "description": "indicates correctable error msg was received. Applicable for RP only\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Non_Fatal": {
                      "bit_offset": 10,
                      "bit_width": 1,
                      "display_name": "Non Fatal",
                      "description": "indicates Non-Fatal error msg was received. Applicable for RP only\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Fatal": {
                      "bit_offset": 11,
                      "bit_width": 1,
                      "display_name": "Fatal",
                      "description": "indicates Fatal error msg was received. Applicable for RP only\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Intx_interrupt_received": {
                      "bit_offset": 16,
                      "bit_width": 1,
                      "display_name": "Intx interrupt received",
                      "description": "indicates Intx interrupt was received. Applicable for RP only\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "MSI_interrupt_received": {
                      "bit_offset": 17,
                      "bit_width": 1,
                      "display_name": "MSI interrupt received",
                      "description": "indicates MSI(x) interrupt was received. Applicable for RP only\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Unsupported_request": {
                      "bit_offset": 20,
                      "bit_width": 1,
                      "display_name": "Slave Unsupported request",
                      "description": "indicates that a completion TLP was received with status 0b001- unsupported request.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Unexpected_completion": {
                      "bit_offset": 21,
                      "bit_width": 1,
                      "display_name": "Slave Unexpected completion",
                      "description": "indicates that a completion TLP was received that was unexpected.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Completion_timeout": {
                      "bit_offset": 22,
                      "bit_width": 1,
                      "display_name": "Slave Completion timeout",
                      "description": "indicates that a completion TLP for a read request for PCIe was not returned within C_COMP_TIMEOUT parameter.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Error_poison": {
                      "bit_offset": 23,
                      "bit_width": 1,
                      "display_name": "Slave Error Poison",
                      "description": "indicates that error poison[EP] bit was set in a completion TLP.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_completer_abort": {
                      "bit_offset": 24,
                      "bit_width": 1,
                      "display_name": "Slave completer abort",
                      "description": "indicates that  completion TLP was received with status of 0b100-completer abort.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Illegal_burst": {
                      "bit_offset": 25,
                      "bit_width": 1,
                      "display_name": "Slave Illegal Burst",
                      "description": "indicates that Burst type other than INCR was requested by AXI master.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Master_Decerr": {
                      "bit_offset": 26,
                      "bit_width": 1,
                      "display_name": "Master Decerr",
                      "description": "Indicates a Decoder Error response was received.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Master_Slverr": {
                      "bit_offset": 27,
                      "bit_width": 1,
                      "display_name": "Master Slverr",
                      "description": "Indicates a slaveError response was received.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "Interrupt_mask_register": {
                  "address_offset": "0x13C",
                  "size": 32,
                  "display_name": "Interrupt mask register",
                  "description": "control whether interrupt source can cause the interrupt line to be asserted.",
                  "is_volatile": true,
                  "access": "read-write",
                  "fields": {
                    "Link_down": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Link down",
                      "description": "enables interrupt for Link down events when bit is set.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Hot_Reset": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "Hot Reset",
                      "description": "enables interrupt for hot reset events when bit is set[writable for EP else =0]\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Cfg_Completion_Status": {
                      "bit_offset": 5,
                      "bit_width": 3,
                      "display_name": "Cfg Completion Status",
                      "description": "enables interrupt for Cfg Completion Status events when bit is set[writable for RP else =0]\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Cfg_Timeout": {
                      "bit_offset": 8,
                      "bit_width": 1,
                      "display_name": "Cfg timeout",
                      "description": "enables interrupt for cfg timeout events when bit is set[writable for RP else =0]\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Correctable": {
                      "bit_offset": 9,
                      "bit_width": 1,
                      "display_name": "Correctable",
                      "description": "enables interrupt for correctable events when bit is set[writable for RP else =0]\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Non_Fatal": {
                      "bit_offset": 10,
                      "bit_width": 1,
                      "display_name": "Non Fatal",
                      "description": "enables interrupt for non-fatal events when bit is set[writable for RP else =0]\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Fatal": {
                      "bit_offset": 11,
                      "bit_width": 1,
                      "display_name": "Fatal",
                      "description": "enables interrupt for fatal events when bit is set[writable for RP else =0]\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Intx_interrupt_received": {
                      "bit_offset": 16,
                      "bit_width": 1,
                      "display_name": "Intx interrupt received",
                      "description": "enables interrupt for intx interrupt events when bit is set[writable for RP else =0]\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "MSI_interrupt_received": {
                      "bit_offset": 17,
                      "bit_width": 1,
                      "display_name": "MSI interrupt received",
                      "description": "enables interrupt for MSI interrupt events when bit is set[writable for RP else =0]\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Slave_Unsupported_request": {
                      "bit_offset": 20,
                      "bit_width": 1,
                      "display_name": "Slave Unsupported request",
                      "description": "enables the slave unsupported request interrupt events when bit is set\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Unexpected_completion": {
                      "bit_offset": 21,
                      "bit_width": 1,
                      "display_name": "Slave Unexpected completion",
                      "description": "enables the slave unexpected completion interrupt when bit is set\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Completion_timeout": {
                      "bit_offset": 22,
                      "bit_width": 1,
                      "display_name": "Slave Completion timeout",
                      "description": "enables the slave completion timeout interrupt when bit is set\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Error_poison": {
                      "bit_offset": 23,
                      "bit_width": 1,
                      "display_name": "Slave Error Poison",
                      "description": "enables the slave completion poison interrupt when bit is set\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_completer_abort": {
                      "bit_offset": 24,
                      "bit_width": 1,
                      "display_name": "Slave completer abort",
                      "description": "enables the slave completion abort interrupt when bit is set\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Slave_Illegal_burst": {
                      "bit_offset": 25,
                      "bit_width": 1,
                      "display_name": "Slave Illegal Burst",
                      "description": "enables the slave illegal burst interrupt when bit is set\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Master_Decerr": {
                      "bit_offset": 26,
                      "bit_width": 1,
                      "display_name": "Master Decerr",
                      "description": "enables a master DECERR interrupt when bit is set.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Master_Slverr": {
                      "bit_offset": 27,
                      "bit_width": 1,
                      "display_name": "Master Slverr",
                      "description": "enables a master SLVERR interrupt when bit is set.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "bus_location_register": {
                  "address_offset": "0x140",
                  "size": 32,
                  "display_name": "bus location register",
                  "description": "report the busdevice and function number and the port number for PCIe port.",
                  "is_volatile": true,
                  "access": "read-only",
                  "fields": {
                    "function_number": {
                      "bit_offset": 0,
                      "bit_width": 3,
                      "display_name": "function number",
                      "description": "function number for the port for PCIe. hard wired to 0.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Device_number": {
                      "bit_offset": 3,
                      "bit_width": 5,
                      "display_name": "device number",
                      "description": "device number of port for pcie for EP and this is set by RP.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Bus_number": {
                      "bit_offset": 8,
                      "bit_width": 8,
                      "display_name": "Bus number",
                      "description": "bus number for the port for PCIe. this is set by RP.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Port_number": {
                      "bit_offset": 8,
                      "bit_width": 8,
                      "display_name": "Port number",
                      "description": "sets the port number field  of the link capabilities register\nEP- always read 0 and is not writable\nRP- is writable\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "Phy_status_control_register": {
                  "address_offset": "0x144",
                  "size": 32,
                  "display_name": "Phy status control register",
                  "description": "provide the status current PHY state as well as control of speed and rate switching for gen2 capable.",
                  "is_volatile": true,
                  "access": "read-only",
                  "fields": {
                    "Link_Rate_is_gen2": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Link Rate is gen2",
                      "description": "report the current link rate.\n  0 - 2.5 GT/s(if bit [12]=0),or 8.0 GT/s (if bit[12]=1)\n  1 - 5.0 GT/s \n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Link_Width": {
                      "bit_offset": 1,
                      "bit_width": 2,
                      "display_name": "Link Width",
                      "description": "report the current link width. 00 = x1, 01 =x2, 10 =x4, 11 =x8.  \n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Ltssm_State": {
                      "bit_offset": 3,
                      "bit_width": 6,
                      "display_name": "Ltssm State",
                      "description": "Report the current LTSSM state.   \n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Link_Up": {
                      "bit_offset": 11,
                      "bit_width": 1,
                      "display_name": "Link Up",
                      "description": "report the current PHY link up state. 1 = link up, 0 = link down  \n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Link_Rate_is_gen3": {
                      "bit_offset": 12,
                      "bit_width": 1,
                      "display_name": "Link Rate is gen3",
                      "description": "report the current link rate. 0 = see bit[0], 1 = 8.0 GT/s \n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Link_Width_is_x16": {
                      "bit_offset": 13,
                      "bit_width": 1,
                      "display_name": "Link Width is x16",
                      "description": "report the current link width. 0 = see bit[2:1], 1 = x16. \n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "Root_Port_status_control_register": {
                  "address_offset": "0x148",
                  "size": 32,
                  "display_name": "Root Port status control register",
                  "description": "provide the access to the RP specific status and control. applicable for RP for non-RP cores it return 0 and writes are ignored.",
                  "is_volatile": true,
                  "access": "read-only",
                  "fields": {
                    "Bridge_Enable": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Bridge Enable",
                      "description": "when set allows read/write to axibar. RP software nned to write 1 to this bit when enumeration is done. Bridge clear this when Link up to Link down tarnsition. \n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Error_FIFO_not_empty": {
                      "bit_offset": 16,
                      "bit_width": 1,
                      "display_name": "Error FIFO not empty",
                      "description": "Indicates that the Root port error FIFO has data to read. \n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Error_FIFO_overflow": {
                      "bit_offset": 17,
                      "bit_width": 1,
                      "display_name": "Error FIFO overflow",
                      "description": "Indicates that the Root port error FIFO overflowed and an error msg was dropped.  writing 1 clears the overflow status.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Interrupt_FIFO_not_empty": {
                      "bit_offset": 18,
                      "bit_width": 1,
                      "display_name": "Interrupt FIFO not empty",
                      "description": "Indicates that the Root port interrupt FIFO has data to read.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Interrupt_FIFO_overflow": {
                      "bit_offset": 19,
                      "bit_width": 1,
                      "display_name": "Interrupt FIFO overflow",
                      "description": "Indicates that the Root port interrupt FIFO overflowed and an interrupt msg was dropped. writting 1 to clear the overflow status.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "Root_Port_MSI_base_register_1": {
                  "address_offset": "0x14C",
                  "size": 32,
                  "display_name": "Root Port MSI base register 1",
                  "description": "provide the access to the RP specific status and control. applicable for RP for non-RP cores it return 0 and writes are ignored.",
                  "is_volatile": true,
                  "access": "read-write",
                  "fields": {
                    "MSI_Base": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "MSI Base",
                      "description": "4K alligned address for MSI interrupt.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "Root_Port_MSI_base_register_2": {
                  "address_offset": "0x150",
                  "size": 32,
                  "display_name": "Root Port MSI base register 2",
                  "description": "sets the address window in RP cores used for MSI interrupts. MemWr TLP to address in this range are interpreted as MSI interrupt.",
                  "is_volatile": true,
                  "access": "read-write",
                  "fields": {
                    "MSI_Base": {
                      "bit_offset": 0,
                      "bit_width": 32,
                      "display_name": "MSI Base",
                      "description": "4K alligned address for MSI interrupt.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "Root_Port_error_FIFO_read_register": {
                  "address_offset": "0x154",
                  "size": 32,
                  "display_name": "Root Port error FIFO read register",
                  "description": "reads from this location return a queued error(correctable/Non-fatal/Fatal) message.",
                  "is_volatile": true,
                  "access": "read-write",
                  "fields": {
                    "Requester_ID": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "Requester ID",
                      "description": "Requester ID belonging to the requester of the error message\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Error_Type": {
                      "bit_offset": 16,
                      "bit_width": 2,
                      "display_name": "Error Type",
                      "description": "Indicates the type of error 00b: correctable, 01b: Non-fatal, 10b: Fatal.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Error_Valid": {
                      "bit_offset": 16,
                      "bit_width": 2,
                      "display_name": "Error Valid",
                      "description": "Indicates whether read succeeded 1b: success, 0b: no msg to read.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "Root_Port_interrupt_FIFO_read_register_1": {
                  "address_offset": "0x158",
                  "size": 32,
                  "display_name": "Root Port interrupt FIFO read register 1",
                  "description": "Read from this location return queued interrupt msg. for MSI interrupt payload present in RP interrupt FIFO read 2 register.",
                  "is_volatile": true,
                  "access": "read-write",
                  "fields": {
                    "Requester_ID": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "Requester ID",
                      "description": "Requester ID belonging to the requester of the error message\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "MSI_Address": {
                      "bit_offset": 16,
                      "bit_width": 11,
                      "display_name": "MSI Address",
                      "description": "for MSI interrupts, contain address bits 12:2 from TLP address field.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Interrupt_Line": {
                      "bit_offset": 16,
                      "bit_width": 11,
                      "display_name": "Interrupt Line",
                      "description": "Indicate interrupt line is used. 00b = INTA, 01b = INTB, 10b = INTC, 11b = INTD\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Interrupt_Assert": {
                      "bit_offset": 29,
                      "bit_width": 1,
                      "display_name": "Interrupt Assert",
                      "description": "Interrupt Assert or deassert for INTx. 1b = assert, 0b = deassert\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "MSI_Interrupt": {
                      "bit_offset": 30,
                      "bit_width": 1,
                      "display_name": "MSI Interrupt",
                      "description": "indicates whether interrupt is MSI or INTx. 1b =  MSI, 0b = INTx\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Interrupt_Valid": {
                      "bit_offset": 31,
                      "bit_width": 1,
                      "display_name": "Interrupt Valid",
                      "description": "indicates whether read succeeded. 1b: success, 0b: no interrupt to read\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "Root_Port_interrupt_FIFO_read_register_2": {
                  "address_offset": "0x15C",
                  "size": 32,
                  "display_name": "Root Port interrupt FIFO read register 2",
                  "description": "Read from this location return queued interrupt msg. for MSI interrupt payload present in RP in this register.",
                  "is_volatile": true,
                  "access": "read-write",
                  "fields": {
                    "Message_Data": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "Message Data",
                      "description": "payload for MSI messages\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "Configuration_control_register": {
                  "address_offset": "0x168",
                  "size": 32,
                  "display_name": "Configuration control register",
                  "description": "allow user application to indicate if correctable or uncorrectable error has occured and report it is respective AER status.",
                  "is_volatile": true,
                  "access": "read-write",
                  "fields": {
                    "Uncorrectable_Error": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Uncorrectable Error",
                      "description": "user app writes 1 to this bit to indicate an uncorrectable error was detected within the user logic that need to reported as an internal error through PCIe AER. In response core set the uncorrected internal error status bit in AER uncorrectable error status register of all enabled function. this error is not considered function specfic.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "Correctable_Error": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Correctable Error",
                      "description": "user app writes 1 to this bit to indicate an correctable error was detected within the user logic that need to reported as an internal error through PCIe AER. In response core set the corrected internal error status bit in AER correctable error status register of all enabled function. this error is not considered function specfic.\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "VSEC_Capability_register_2": {
                  "address_offset": "0x200",
                  "size": 32,
                  "display_name": "VSEC_Capability_register_2",
                  "description": "VSEC capability register allows the memory space for the core to appear as though it is part of underlying PCIe configuration space.",
                  "is_volatile": true,
                  "access": "read-only",
                  "fields": {
                    "VSEC_Capability_ID": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "VSEC Capability ID",
                      "description": "PCI-SG defined ID identifying this enhanced capability as a Vendor-specific cabalility. HARDCODED to 0x000b\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Capability_Version": {
                      "bit_offset": 16,
                      "bit_width": 4,
                      "display_name": "Capability Version",
                      "description": "Version of this capability structure. HARDCODED to 0x01b\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Next_Capability_offset": {
                      "bit_offset": 20,
                      "bit_width": 12,
                      "display_name": "Next Capability offset",
                      "description": "offset of next capabilties.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                },
                "VSEC_Header_register_2": {
                  "address_offset": "0x204",
                  "size": 32,
                  "display_name": "VSEC_Header_register_2",
                  "description": "provides a unique identifier for the layout and contents of the VSEC structure as well as revision and length.",
                  "is_volatile": true,
                  "access": "read-only",
                  "fields": {
                    "VSEC_ID": {
                      "bit_offset": 0,
                      "bit_width": 16,
                      "display_name": "VSEC Capability",
                      "description": "ID value identifying the nature and format of this VSEC structure.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "VSEC_REV": {
                      "bit_offset": 16,
                      "bit_width": 4,
                      "display_name": "VSEC REV",
                      "description": "Version of this capability structure. Hardcoded to 0x0\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "VSEC_Lenght": {
                      "bit_offset": 20,
                      "bit_width": 11,
                      "display_name": "VSEC Lenght",
                      "description": "Length of entire VSEC structure in bytes. Hardcoded to 0x038\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                }
              }
            }
          }
        },
        "S_AXI": {
          "address_blocks": {
            "BAR0": {
              "base_address": "0",
              "range": "1048576",
              "usage": "memory",
              "access": "read-write",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "axibar_0" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "axibar_highaddr_0" } ]
              }
            }
          }
        }
      }
    }
  }
}