
Analog-Board-DAC-Test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  0000054e  000005e2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000054e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  0080010e  0080010e  000005f0  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000005f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000a0  00000000  00000000  00000d48  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000742  00000000  00000000  00000de8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000242  00000000  00000000  0000152a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000004a0  00000000  00000000  0000176c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000108  00000000  00000000  00001c0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000022b  00000000  00000000  00001d14  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000002dd  00000000  00000000  00001f3f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
   4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  14:	0c 94 14 01 	jmp	0x228	; 0x228 <__vector_5>
  18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  28:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  34:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
  64:	11 24       	eor	r1, r1
  66:	1f be       	out	0x3f, r1	; 63
  68:	cf ef       	ldi	r28, 0xFF	; 255
  6a:	d0 e1       	ldi	r29, 0x10	; 16
  6c:	de bf       	out	0x3e, r29	; 62
  6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
  70:	11 e0       	ldi	r17, 0x01	; 1
  72:	a0 e0       	ldi	r26, 0x00	; 0
  74:	b1 e0       	ldi	r27, 0x01	; 1
  76:	ee e4       	ldi	r30, 0x4E	; 78
  78:	f5 e0       	ldi	r31, 0x05	; 5
  7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
  7c:	05 90       	lpm	r0, Z+
  7e:	0d 92       	st	X+, r0
  80:	ae 30       	cpi	r26, 0x0E	; 14
  82:	b1 07       	cpc	r27, r17
  84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
  86:	11 e0       	ldi	r17, 0x01	; 1
  88:	ae e0       	ldi	r26, 0x0E	; 14
  8a:	b1 e0       	ldi	r27, 0x01	; 1
  8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
  8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
  90:	a9 32       	cpi	r26, 0x29	; 41
  92:	b1 07       	cpc	r27, r17
  94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
  96:	0e 94 3b 02 	call	0x476	; 0x476 <main>
  9a:	0c 94 a5 02 	jmp	0x54a	; 0x54a <_exit>

0000009e <__bad_interrupt>:
  9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <_Z8setupDACv>:
	0,
	0
};
void setupDAC(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
  a2:	83 b3       	in	r24, 0x13	; 19
  a4:	83 60       	ori	r24, 0x03	; 3
  a6:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
  a8:	8f ef       	ldi	r24, 0xFF	; 255
  aa:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
  ac:	97 b1       	in	r25, 0x07	; 7
  ae:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
  b0:	e9 ed       	ldi	r30, 0xD9	; 217
  b2:	f0 e0       	ldi	r31, 0x00	; 0
  b4:	80 81       	ld	r24, Z
  b6:	8f 60       	ori	r24, 0x0F	; 15
  b8:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers 
  ba:	ea ed       	ldi	r30, 0xDA	; 218
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	80 81       	ld	r24, Z
  c0:	80 7f       	andi	r24, 0xF0	; 240
  c2:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
  c4:	84 b3       	in	r24, 0x14	; 20
  c6:	83 60       	ori	r24, 0x03	; 3
  c8:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
  ca:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
  cc:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
  ce:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
  d0:	a0 9a       	sbi	0x14, 0	; 20
}
  d2:	08 95       	ret

000000d4 <_Z7set_dachj>:
void set_dac(uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
  d4:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
  d6:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
  d8:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
  da:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
  dc:	82 b9       	out	0x02, r24	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  de:	2d e0       	ldi	r18, 0x0D	; 13
  e0:	2a 95       	dec	r18
  e2:	f1 f7       	brne	.-4      	; 0xe0 <_Z7set_dachj+0xc>
  e4:	00 00       	nop
	} else {
		
		dac_mux_address = DAC_MUX_EN1;
	}
	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
  e6:	40 91 da 00 	lds	r20, 0x00DA
  ea:	21 e0       	ldi	r18, 0x01	; 1
  ec:	30 e0       	ldi	r19, 0x00	; 0
  ee:	88 30       	cpi	r24, 0x08	; 8
  f0:	10 f4       	brcc	.+4      	; 0xf6 <_Z7set_dachj+0x22>
  f2:	20 e0       	ldi	r18, 0x00	; 0
  f4:	30 e0       	ldi	r19, 0x00	; 0
  f6:	81 e0       	ldi	r24, 0x01	; 1
  f8:	90 e0       	ldi	r25, 0x00	; 0
  fa:	02 c0       	rjmp	.+4      	; 0x100 <_Z7set_dachj+0x2c>
  fc:	88 0f       	add	r24, r24
  fe:	99 1f       	adc	r25, r25
 100:	2a 95       	dec	r18
 102:	e2 f7       	brpl	.-8      	; 0xfc <_Z7set_dachj+0x28>
 104:	94 2f       	mov	r25, r20
 106:	98 2b       	or	r25, r24
 108:	ea ed       	ldi	r30, 0xDA	; 218
 10a:	f0 e0       	ldi	r31, 0x00	; 0
 10c:	90 83       	st	Z, r25
 10e:	22 e4       	ldi	r18, 0x42	; 66
 110:	2a 95       	dec	r18
 112:	f1 f7       	brne	.-4      	; 0x110 <_Z7set_dachj+0x3c>
 114:	00 c0       	rjmp	.+0      	; 0x116 <_Z7set_dachj+0x42>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
 116:	90 81       	ld	r25, Z
 118:	80 95       	com	r24
 11a:	89 23       	and	r24, r25
 11c:	80 83       	st	Z, r24
	
}
 11e:	08 95       	ret

00000120 <_Z11display_DECjh>:


void display_DEC(uint16_t number, uint8_t digit)
{
 120:	cf 93       	push	r28
 122:	df 93       	push	r29
 124:	cd b7       	in	r28, 0x3d	; 61
 126:	de b7       	in	r29, 0x3e	; 62
 128:	2a 97       	sbiw	r28, 0x0a	; 10
 12a:	0f b6       	in	r0, 0x3f	; 63
 12c:	f8 94       	cli
 12e:	de bf       	out	0x3e, r29	; 62
 130:	0f be       	out	0x3f, r0	; 63
 132:	cd bf       	out	0x3d, r28	; 61
		SEVEN,
		EIGHT,
		NINE,
		
		
	};
 134:	de 01       	movw	r26, r28
 136:	11 96       	adiw	r26, 0x01	; 1
 138:	e0 e0       	ldi	r30, 0x00	; 0
 13a:	f1 e0       	ldi	r31, 0x01	; 1
 13c:	3a e0       	ldi	r19, 0x0A	; 10
 13e:	01 90       	ld	r0, Z+
 140:	0d 92       	st	X+, r0
 142:	31 50       	subi	r19, 0x01	; 1
 144:	e1 f7       	brne	.-8      	; 0x13e <_Z11display_DECjh+0x1e>
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
 146:	3f ef       	ldi	r19, 0xFF	; 255
 148:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
 14a:	ea ed       	ldi	r30, 0xDA	; 218
 14c:	f0 e0       	ldi	r31, 0x00	; 0
 14e:	30 81       	ld	r19, Z
 150:	30 61       	ori	r19, 0x10	; 16
 152:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
 154:	30 81       	ld	r19, Z
 156:	3f 7e       	andi	r19, 0xEF	; 239
 158:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
 15a:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
 15c:	30 81       	ld	r19, Z
 15e:	30 62       	ori	r19, 0x20	; 32
 160:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
 162:	30 81       	ld	r19, Z
 164:	3f 7d       	andi	r19, 0xDF	; 223
 166:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
 168:	62 30       	cpi	r22, 0x02	; 2
 16a:	f9 f0       	breq	.+62     	; 0x1aa <_Z11display_DECjh+0x8a>
 16c:	63 30       	cpi	r22, 0x03	; 3
 16e:	18 f4       	brcc	.+6      	; 0x176 <_Z11display_DECjh+0x56>
 170:	61 30       	cpi	r22, 0x01	; 1
 172:	a1 f5       	brne	.+104    	; 0x1dc <_Z11display_DECjh+0xbc>
 174:	0d c0       	rjmp	.+26     	; 0x190 <_Z11display_DECjh+0x70>
 176:	64 30       	cpi	r22, 0x04	; 4
 178:	29 f1       	breq	.+74     	; 0x1c4 <_Z11display_DECjh+0xa4>
 17a:	68 30       	cpi	r22, 0x08	; 8
 17c:	79 f5       	brne	.+94     	; 0x1dc <_Z11display_DECjh+0xbc>
		
		case ONES:
		cathode_byte = DEC[(number % 10)]; //print first decimal digit
 17e:	6a e0       	ldi	r22, 0x0A	; 10
 180:	70 e0       	ldi	r23, 0x00	; 0
 182:	0e 94 91 02 	call	0x522	; 0x522 <__udivmodhi4>
 186:	fe 01       	movw	r30, r28
 188:	e8 0f       	add	r30, r24
 18a:	f9 1f       	adc	r31, r25
 18c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 18e:	26 c0       	rjmp	.+76     	; 0x1dc <_Z11display_DECjh+0xbc>
		
		case TENS:
		cathode_byte = DEC[((number % 100) / 10)]; //print second decimal digit
 190:	64 e6       	ldi	r22, 0x64	; 100
 192:	70 e0       	ldi	r23, 0x00	; 0
 194:	0e 94 91 02 	call	0x522	; 0x522 <__udivmodhi4>
 198:	6a e0       	ldi	r22, 0x0A	; 10
 19a:	70 e0       	ldi	r23, 0x00	; 0
 19c:	0e 94 91 02 	call	0x522	; 0x522 <__udivmodhi4>
 1a0:	fe 01       	movw	r30, r28
 1a2:	e6 0f       	add	r30, r22
 1a4:	f7 1f       	adc	r31, r23
 1a6:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 1a8:	19 c0       	rjmp	.+50     	; 0x1dc <_Z11display_DECjh+0xbc>
		
		case HUNDS:
		cathode_byte = DEC[((number % 1000) / 100)]; //print third decimal digit
 1aa:	68 ee       	ldi	r22, 0xE8	; 232
 1ac:	73 e0       	ldi	r23, 0x03	; 3
 1ae:	0e 94 91 02 	call	0x522	; 0x522 <__udivmodhi4>
 1b2:	64 e6       	ldi	r22, 0x64	; 100
 1b4:	70 e0       	ldi	r23, 0x00	; 0
 1b6:	0e 94 91 02 	call	0x522	; 0x522 <__udivmodhi4>
 1ba:	fe 01       	movw	r30, r28
 1bc:	e6 0f       	add	r30, r22
 1be:	f7 1f       	adc	r31, r23
 1c0:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 1c2:	0c c0       	rjmp	.+24     	; 0x1dc <_Z11display_DECjh+0xbc>
		
		case THOUS:
		cathode_byte = DEC[((number % 10000) / 1000)]; //print fourth decimal digit
 1c4:	60 e1       	ldi	r22, 0x10	; 16
 1c6:	77 e2       	ldi	r23, 0x27	; 39
 1c8:	0e 94 91 02 	call	0x522	; 0x522 <__udivmodhi4>
 1cc:	68 ee       	ldi	r22, 0xE8	; 232
 1ce:	73 e0       	ldi	r23, 0x03	; 3
 1d0:	0e 94 91 02 	call	0x522	; 0x522 <__udivmodhi4>
 1d4:	fe 01       	movw	r30, r28
 1d6:	e6 0f       	add	r30, r22
 1d8:	f7 1f       	adc	r31, r23
 1da:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
 1dc:	20 95       	com	r18
 1de:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
 1e0:	ea ed       	ldi	r30, 0xDA	; 218
 1e2:	f0 e0       	ldi	r31, 0x00	; 0
 1e4:	80 81       	ld	r24, Z
 1e6:	80 61       	ori	r24, 0x10	; 16
 1e8:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
 1ea:	80 81       	ld	r24, Z
 1ec:	8f 7e       	andi	r24, 0xEF	; 239
 1ee:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
 1f0:	2a 96       	adiw	r28, 0x0a	; 10
 1f2:	0f b6       	in	r0, 0x3f	; 63
 1f4:	f8 94       	cli
 1f6:	de bf       	out	0x3e, r29	; 62
 1f8:	0f be       	out	0x3f, r0	; 63
 1fa:	cd bf       	out	0x3d, r28	; 61
 1fc:	df 91       	pop	r29
 1fe:	cf 91       	pop	r28
 200:	08 95       	ret

00000202 <_Z8setupADCv>:

void setupADC(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
 202:	ea e7       	ldi	r30, 0x7A	; 122
 204:	f0 e0       	ldi	r31, 0x00	; 0
 206:	80 81       	ld	r24, Z
 208:	84 60       	ori	r24, 0x04	; 4
 20a:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
 20c:	ac e7       	ldi	r26, 0x7C	; 124
 20e:	b0 e0       	ldi	r27, 0x00	; 0
 210:	8c 91       	ld	r24, X
 212:	80 64       	ori	r24, 0x40	; 64
 214:	8c 93       	st	X, r24
	//MUX2:0 is 000 by default in ADMUX
	//ADMUX &= ~(1<<MUX0); //set ADC multiplexer to read ADC0 (PF0 on PORTF, pin 97)
	
	//ADCSRA |= (1<<ADATE); //set ADC in free running mode
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
 216:	ae e7       	ldi	r26, 0x7E	; 126
 218:	b0 e0       	ldi	r27, 0x00	; 0
 21a:	8c 91       	ld	r24, X
 21c:	81 60       	ori	r24, 0x01	; 1
 21e:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
 220:	80 81       	ld	r24, Z
 222:	80 68       	ori	r24, 0x80	; 128
 224:	80 83       	st	Z, r24
	//adc_value = ADCL;
	//adc_value = adc_value | (ADCH <<8);
	//adc_previous = adc_value;
	//PORTH |= (1<<POTMUX_EN0); //set POTMUX_EN0
	
}
 226:	08 95       	ret

00000228 <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
 228:	1f 92       	push	r1
 22a:	0f 92       	push	r0
 22c:	0f b6       	in	r0, 0x3f	; 63
 22e:	0f 92       	push	r0
 230:	11 24       	eor	r1, r1
 232:	8f 92       	push	r8
 234:	9f 92       	push	r9
 236:	af 92       	push	r10
 238:	bf 92       	push	r11
 23a:	cf 92       	push	r12
 23c:	df 92       	push	r13
 23e:	ef 92       	push	r14
 240:	ff 92       	push	r15
 242:	0f 93       	push	r16
 244:	1f 93       	push	r17
 246:	2f 93       	push	r18
 248:	3f 93       	push	r19
 24a:	4f 93       	push	r20
 24c:	5f 93       	push	r21
 24e:	6f 93       	push	r22
 250:	7f 93       	push	r23
 252:	8f 93       	push	r24
 254:	9f 93       	push	r25
 256:	af 93       	push	r26
 258:	bf 93       	push	r27
 25a:	cf 93       	push	r28
 25c:	df 93       	push	r29
 25e:	ef 93       	push	r30
 260:	ff 93       	push	r31
	
	display_DEC(tune_offset, digit[place]);
 262:	80 91 1e 01 	lds	r24, 0x011E
 266:	90 91 1f 01 	lds	r25, 0x011F
 26a:	e0 91 24 01 	lds	r30, 0x0124
 26e:	f0 e0       	ldi	r31, 0x00	; 0
 270:	e6 5f       	subi	r30, 0xF6	; 246
 272:	fe 4f       	sbci	r31, 0xFE	; 254
 274:	60 81       	ld	r22, Z
 276:	0e 94 90 00 	call	0x120	; 0x120 <_Z11display_DECjh>
			//adc_value = adc_sum>>2; //right shift by 2 to convert 14 bit sum to 12 bit result
	
				
	//	} else {
			//DATA_BUS = 0;
			for (int i = 0; i <=15; i++)
 27a:	00 e0       	ldi	r16, 0x00	; 0
 27c:	10 e0       	ldi	r17, 0x00	; 0
				//NEED TO HAVE ONE CHANNEL GROUNDED TO RESET MULTIPLEXER INPUT - NOT IF DELAY BETWEEN SETTING CHANNEL ADDRESS ON MUX AND 
				//READING POT IS SUFFICIENTLY LONG. 2us IS ENOUGH TO PRODUCE >1-2 mV OFFSET FROM FULL SWEEP OF PREVIOUS POT CHANNEL
				//DATA_BUS = 0; //set multiplexer to pot 0, kept at GND				

				//_delay_us(4); //2 us is minimum delay required to produce mux channel cross talk of <= 1 bit. Still need to see if this is affected by S&H			
				ADCSRA |= (1<<ADSC); //start ADC conversion
 27e:	ca e7       	ldi	r28, 0x7A	; 122
 280:	d0 e0       	ldi	r29, 0x00	; 0
				while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
				//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
								
				//adc_previous = adc_value;
				adc_value = ADCL;
 282:	0f 2e       	mov	r0, r31
 284:	f8 e7       	ldi	r31, 0x78	; 120
 286:	af 2e       	mov	r10, r31
 288:	bb 24       	eor	r11, r11
 28a:	f0 2d       	mov	r31, r0
				adc_value = adc_value | (ADCH <<8);
 28c:	0f 2e       	mov	r0, r31
 28e:	f9 e7       	ldi	r31, 0x79	; 121
 290:	8f 2e       	mov	r8, r31
 292:	99 24       	eor	r9, r9
 294:	f0 2d       	mov	r31, r0
				
				//set up mux for next ADC read
				POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
 296:	0f 2e       	mov	r0, r31
 298:	fa ed       	ldi	r31, 0xDA	; 218
 29a:	ef 2e       	mov	r14, r31
 29c:	ff 24       	eor	r15, r15
 29e:	f0 2d       	mov	r31, r0
				//NEED TO HAVE ONE CHANNEL GROUNDED TO RESET MULTIPLEXER INPUT - NOT IF DELAY BETWEEN SETTING CHANNEL ADDRESS ON MUX AND 
				//READING POT IS SUFFICIENTLY LONG. 2us IS ENOUGH TO PRODUCE >1-2 mV OFFSET FROM FULL SWEEP OF PREVIOUS POT CHANNEL
				//DATA_BUS = 0; //set multiplexer to pot 0, kept at GND				

				//_delay_us(4); //2 us is minimum delay required to produce mux channel cross talk of <= 1 bit. Still need to see if this is affected by S&H			
				ADCSRA |= (1<<ADSC); //start ADC conversion
 2a0:	88 81       	ld	r24, Y
 2a2:	80 64       	ori	r24, 0x40	; 64
 2a4:	88 83       	st	Y, r24
				while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
 2a6:	88 81       	ld	r24, Y
 2a8:	86 fd       	sbrc	r24, 6
 2aa:	fd cf       	rjmp	.-6      	; 0x2a6 <__vector_5+0x7e>
				//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
								
				//adc_previous = adc_value;
				adc_value = ADCL;
 2ac:	f5 01       	movw	r30, r10
 2ae:	80 81       	ld	r24, Z
 2b0:	90 e0       	ldi	r25, 0x00	; 0
 2b2:	90 93 21 01 	sts	0x0121, r25
 2b6:	80 93 20 01 	sts	0x0120, r24
				adc_value = adc_value | (ADCH <<8);
 2ba:	f4 01       	movw	r30, r8
 2bc:	20 81       	ld	r18, Z
 2be:	80 91 20 01 	lds	r24, 0x0120
 2c2:	90 91 21 01 	lds	r25, 0x0121
 2c6:	d2 2e       	mov	r13, r18
 2c8:	cc 24       	eor	r12, r12
 2ca:	8c 29       	or	r24, r12
 2cc:	9d 29       	or	r25, r13
 2ce:	90 93 21 01 	sts	0x0121, r25
 2d2:	80 93 20 01 	sts	0x0120, r24
				
				//set up mux for next ADC read
				POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
 2d6:	f7 01       	movw	r30, r14
 2d8:	80 81       	ld	r24, Z
 2da:	8f 7b       	andi	r24, 0xBF	; 191
 2dc:	80 83       	st	Z, r24
				DATA_BUS = i; //set pot mux address on databus				
 2de:	20 2f       	mov	r18, r16
 2e0:	02 b9       	out	0x02, r16	; 2
				//dac_channel[i] = adc_value << 4; //convert 10 bit ADC value to 14 bit DAC value
				//set_dac(i, dac_channel[i]); //set DAC
				//for testing, set one DAC S&H channel to a fixed value and measure it as flanking S&H channels are swept from 0-10V
				//currently using this to set OSCA_INIT_CV and do fine tuning
				if (i == 4 || i == 13) 
 2e2:	04 30       	cpi	r16, 0x04	; 4
 2e4:	11 05       	cpc	r17, r1
 2e6:	19 f0       	breq	.+6      	; 0x2ee <__vector_5+0xc6>
 2e8:	0d 30       	cpi	r16, 0x0D	; 13
 2ea:	11 05       	cpc	r17, r1
 2ec:	71 f5       	brne	.+92     	; 0x34a <__vector_5+0x122>
				{
					uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
					if (adc_value >= 512) {set_dac(i,(tune_value + (adc_value - 512))); tune_offset = adc_value - 512;} else {set_dac(i,(tune_value - (512- adc_value))); tune_offset = adc_value;}
 2ee:	80 91 20 01 	lds	r24, 0x0120
 2f2:	90 91 21 01 	lds	r25, 0x0121
 2f6:	f2 e0       	ldi	r31, 0x02	; 2
 2f8:	80 30       	cpi	r24, 0x00	; 0
 2fa:	9f 07       	cpc	r25, r31
 2fc:	a0 f0       	brcs	.+40     	; 0x326 <__vector_5+0xfe>
 2fe:	60 91 20 01 	lds	r22, 0x0120
 302:	70 91 21 01 	lds	r23, 0x0121
 306:	61 56       	subi	r22, 0x61	; 97
 308:	79 4e       	sbci	r23, 0xE9	; 233
 30a:	82 2f       	mov	r24, r18
 30c:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachj>
 310:	80 91 20 01 	lds	r24, 0x0120
 314:	90 91 21 01 	lds	r25, 0x0121
 318:	80 50       	subi	r24, 0x00	; 0
 31a:	92 40       	sbci	r25, 0x02	; 2
 31c:	90 93 1f 01 	sts	0x011F, r25
 320:	80 93 1e 01 	sts	0x011E, r24
 324:	1f c0       	rjmp	.+62     	; 0x364 <__vector_5+0x13c>
 326:	60 91 20 01 	lds	r22, 0x0120
 32a:	70 91 21 01 	lds	r23, 0x0121
 32e:	61 56       	subi	r22, 0x61	; 97
 330:	79 4e       	sbci	r23, 0xE9	; 233
 332:	82 2f       	mov	r24, r18
 334:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachj>
 338:	80 91 20 01 	lds	r24, 0x0120
 33c:	90 91 21 01 	lds	r25, 0x0121
 340:	90 93 1f 01 	sts	0x011F, r25
 344:	80 93 1e 01 	sts	0x011E, r24
 348:	0d c0       	rjmp	.+26     	; 0x364 <__vector_5+0x13c>
					//set_dac(i, tune_value);
					
				} else {set_dac(i, adc_value << 4);}
 34a:	60 91 20 01 	lds	r22, 0x0120
 34e:	70 91 21 01 	lds	r23, 0x0121
 352:	62 95       	swap	r22
 354:	72 95       	swap	r23
 356:	70 7f       	andi	r23, 0xF0	; 240
 358:	76 27       	eor	r23, r22
 35a:	60 7f       	andi	r22, 0xF0	; 240
 35c:	76 27       	eor	r23, r22
 35e:	80 2f       	mov	r24, r16
 360:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachj>
                //set_dac(i, adc_value << 4);
				POT_MUX |= (1<<POTMUX_EN0); //disable pot multiplexer U2
 364:	f7 01       	movw	r30, r14
 366:	80 81       	ld	r24, Z
 368:	80 64       	ori	r24, 0x40	; 64
 36a:	80 83       	st	Z, r24
			//adc_value = adc_sum>>2; //right shift by 2 to convert 14 bit sum to 12 bit result
	
				
	//	} else {
			//DATA_BUS = 0;
			for (int i = 0; i <=15; i++)
 36c:	0f 5f       	subi	r16, 0xFF	; 255
 36e:	1f 4f       	sbci	r17, 0xFF	; 255
 370:	00 31       	cpi	r16, 0x10	; 16
 372:	11 05       	cpc	r17, r1
 374:	09 f0       	breq	.+2      	; 0x378 <__vector_5+0x150>
 376:	94 cf       	rjmp	.-216    	; 0x2a0 <__vector_5+0x78>
                //set_dac(i, adc_value << 4);
				POT_MUX |= (1<<POTMUX_EN0); //disable pot multiplexer U2
				//POT_MUX |= (1<<POTMUX_EN1); //needed to set this for some reason otherwise was reading both pot demuxers at once - need to check this out.	
						
			}			
			DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
 378:	a1 98       	cbi	0x14, 1	; 20
			DAC_CTRL |= (1<<DAC_RS);	
 37a:	a1 9a       	sbi	0x14, 1	; 20
		//int deflection = adc_value - adc_previous;
		//if (deflection < 0 ) deflection = adc_previous - adc_value;
		//if (deflection <= 1) adc_value = adc_previous;
	//}				
	//toggle ARP_SYNC LED
	PINB = (1<<ARP_SYNC_LED);
 37c:	80 e8       	ldi	r24, 0x80	; 128
 37e:	83 b9       	out	0x03, r24	; 3
	SPI_PORT |= SPI_SW_LATCH;
 380:	2d 9a       	sbi	0x05, 5	; 5
		
	//SHIFT 5th BYTE
	SPDR =  ISW4_SW_ON << 1 | ISW8_SW_ON << 7; //ISW8_LED is MSB on 74XX595 U16
 382:	80 91 26 01 	lds	r24, 0x0126
 386:	90 91 25 01 	lds	r25, 0x0125
 38a:	97 95       	ror	r25
 38c:	99 27       	eor	r25, r25
 38e:	97 95       	ror	r25
 390:	88 0f       	add	r24, r24
 392:	89 2b       	or	r24, r25
 394:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
 396:	0d b4       	in	r0, 0x2d	; 45
 398:	07 fe       	sbrs	r0, 7
 39a:	fd cf       	rjmp	.-6      	; 0x396 <__vector_5+0x16e>
		
	//Now read SPDR for switch data shifted in from 74XX165 U14
	if (SPDR >> 7 & 1) //check if ISW4_SW bit is set (MSB on U14)
 39c:	0e b4       	in	r0, 0x2e	; 46
 39e:	07 fe       	sbrs	r0, 7
 3a0:	04 c0       	rjmp	.+8      	; 0x3aa <__vector_5+0x182>
	{
		ISW4_SW_ON = 1;
 3a2:	81 e0       	ldi	r24, 0x01	; 1
 3a4:	80 93 26 01 	sts	0x0126, r24
 3a8:	02 c0       	rjmp	.+4      	; 0x3ae <__vector_5+0x186>
	}
	else
	{
		ISW4_SW_ON = 0;
 3aa:	10 92 26 01 	sts	0x0126, r1
	}
	//SHIFT 4th BYTE
	SPDR = 0; //no LEDs connected in current test set up
 3ae:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
 3b0:	0d b4       	in	r0, 0x2d	; 45
 3b2:	07 fe       	sbrs	r0, 7
 3b4:	fd cf       	rjmp	.-6      	; 0x3b0 <__vector_5+0x188>
	//Now read SPDR for switch data shifted in from 74XX165 (U9)
	//check if ISW12_SW bit is set
	if (SPDR >> 5 & 1)
 3b6:	0e b4       	in	r0, 0x2e	; 46
 3b8:	05 fe       	sbrs	r0, 5
 3ba:	04 c0       	rjmp	.+8      	; 0x3c4 <__vector_5+0x19c>
	{
		ISW12_SW_ON = 1;
 3bc:	81 e0       	ldi	r24, 0x01	; 1
 3be:	80 93 28 01 	sts	0x0128, r24
 3c2:	02 c0       	rjmp	.+4      	; 0x3c8 <__vector_5+0x1a0>
	}
	else
	{
		ISW12_SW_ON = 0;
 3c4:	10 92 28 01 	sts	0x0128, r1
	}
	//check if ISW13_SW bit is set
	if (SPDR >> 6 & 1)
 3c8:	0e b4       	in	r0, 0x2e	; 46
 3ca:	06 fe       	sbrs	r0, 6
 3cc:	04 c0       	rjmp	.+8      	; 0x3d6 <__vector_5+0x1ae>
	{
		ISW13_SW_ON = 1;
 3ce:	81 e0       	ldi	r24, 0x01	; 1
 3d0:	80 93 27 01 	sts	0x0127, r24
 3d4:	02 c0       	rjmp	.+4      	; 0x3da <__vector_5+0x1b2>
	}
	else
	{
		ISW13_SW_ON = 0;
 3d6:	10 92 27 01 	sts	0x0127, r1
	}
		
	//SHIFT 3th BYTE
	SPDR = 0;
 3da:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
 3dc:	0d b4       	in	r0, 0x2d	; 45
 3de:	07 fe       	sbrs	r0, 7
 3e0:	fd cf       	rjmp	.-6      	; 0x3dc <__vector_5+0x1b4>

	//SHIFT 2th BYTE
	SPDR = 0;
 3e2:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
 3e4:	0d b4       	in	r0, 0x2d	; 45
 3e6:	07 fe       	sbrs	r0, 7
 3e8:	fd cf       	rjmp	.-6      	; 0x3e4 <__vector_5+0x1bc>
		
	//SHIFT 1st BYTE
	//SPDR = (ISW12_SW_ON << 2) | ISW11_LED; //TURN ON ISW12 (if ISW12_SW is ON) and ISW11 LEDs, both on 74XX595 U8, first shift register in chain
	SPDR = (ISW12_SW_ON <<2) | (ISW13_SW_ON << 7); //turn on ISW12 if ISW12_SW is ON, turn ISW11 (MSB of first shift register chain) if ISW13_SW is ON
 3ea:	80 91 28 01 	lds	r24, 0x0128
 3ee:	90 91 27 01 	lds	r25, 0x0127
 3f2:	97 95       	ror	r25
 3f4:	99 27       	eor	r25, r25
 3f6:	97 95       	ror	r25
 3f8:	88 0f       	add	r24, r24
 3fa:	88 0f       	add	r24, r24
 3fc:	89 2b       	or	r24, r25
 3fe:	8e bd       	out	0x2e, r24	; 46
	//Wait for SPI shift to complete
	while (!(SPSR & (1<<SPIF)));
 400:	0d b4       	in	r0, 0x2d	; 45
 402:	07 fe       	sbrs	r0, 7
 404:	fd cf       	rjmp	.-6      	; 0x400 <__vector_5+0x1d8>
		
	//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
	SPI_LATCH_PORT &= ~LED_LATCH;
 406:	ed ed       	ldi	r30, 0xDD	; 221
 408:	f0 e0       	ldi	r31, 0x00	; 0
 40a:	80 81       	ld	r24, Z
 40c:	87 7f       	andi	r24, 0xF7	; 247
 40e:	80 83       	st	Z, r24
	SPI_LATCH_PORT |= LED_LATCH;
 410:	80 81       	ld	r24, Z
 412:	88 60       	ori	r24, 0x08	; 8
 414:	80 83       	st	Z, r24
		
	//clear SPI_SW_LATCH
	SPI_PORT &= ~SPI_SW_LATCH;
 416:	2d 98       	cbi	0x05, 5	; 5
	
	//check it see if ISW8_SW is ON
	if (SWITCH_PORT & (1<<ISW8_SW))
 418:	7a 9b       	sbis	0x0f, 2	; 15
 41a:	04 c0       	rjmp	.+8      	; 0x424 <__vector_5+0x1fc>
	{
		ISW8_SW_ON = 1;
 41c:	81 e0       	ldi	r24, 0x01	; 1
 41e:	80 93 25 01 	sts	0x0125, r24
 422:	02 c0       	rjmp	.+4      	; 0x428 <__vector_5+0x200>
	} else {
		ISW8_SW_ON = 0;
 424:	10 92 25 01 	sts	0x0125, r1
			//display_value = (float(adc_value)/1024)*10000; //at the moment, only last read POT (0b111) value is displayed
		//}			
	//display_DEC(display_value, digit[place]);

	//increment digit display place
	if (place++ == 3) //post increment
 428:	80 91 24 01 	lds	r24, 0x0124
 42c:	98 2f       	mov	r25, r24
 42e:	9f 5f       	subi	r25, 0xFF	; 255
 430:	90 93 24 01 	sts	0x0124, r25
 434:	83 30       	cpi	r24, 0x03	; 3
 436:	11 f4       	brne	.+4      	; 0x43c <__vector_5+0x214>
	{
		place = 0;
 438:	10 92 24 01 	sts	0x0124, r1
	}
	

	
}	
 43c:	ff 91       	pop	r31
 43e:	ef 91       	pop	r30
 440:	df 91       	pop	r29
 442:	cf 91       	pop	r28
 444:	bf 91       	pop	r27
 446:	af 91       	pop	r26
 448:	9f 91       	pop	r25
 44a:	8f 91       	pop	r24
 44c:	7f 91       	pop	r23
 44e:	6f 91       	pop	r22
 450:	5f 91       	pop	r21
 452:	4f 91       	pop	r20
 454:	3f 91       	pop	r19
 456:	2f 91       	pop	r18
 458:	1f 91       	pop	r17
 45a:	0f 91       	pop	r16
 45c:	ff 90       	pop	r15
 45e:	ef 90       	pop	r14
 460:	df 90       	pop	r13
 462:	cf 90       	pop	r12
 464:	bf 90       	pop	r11
 466:	af 90       	pop	r10
 468:	9f 90       	pop	r9
 46a:	8f 90       	pop	r8
 46c:	0f 90       	pop	r0
 46e:	0f be       	out	0x3f, r0	; 63
 470:	0f 90       	pop	r0
 472:	1f 90       	pop	r1
 474:	18 95       	reti

00000476 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
 476:	80 e8       	ldi	r24, 0x80	; 128
 478:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
 47a:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
 47c:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
 47e:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
	//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
	//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
	DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
 480:	84 b1       	in	r24, 0x04	; 4
 482:	87 62       	ori	r24, 0x27	; 39
 484:	84 b9       	out	0x04, r24	; 4
	
	//SET SPI_EN and LED_LATCH and VCO_SW_LATCH pins as outputs
	DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH));
 486:	ec ed       	ldi	r30, 0xDC	; 220
 488:	f0 e0       	ldi	r31, 0x00	; 0
 48a:	80 81       	ld	r24, Z
 48c:	8c 64       	ori	r24, 0x4C	; 76
 48e:	80 83       	st	Z, r24
	
	//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
	SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
 490:	85 b1       	in	r24, 0x05	; 5
 492:	89 7d       	andi	r24, 0xD9	; 217
 494:	85 b9       	out	0x05, r24	; 5
	
	//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
	SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
 496:	cd ed       	ldi	r28, 0xDD	; 221
 498:	d0 e0       	ldi	r29, 0x00	; 0
 49a:	88 81       	ld	r24, Y
 49c:	83 7f       	andi	r24, 0xF3	; 243
 49e:	88 83       	st	Y, r24
	
	//SET UP SPI
	SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
 4a0:	80 e5       	ldi	r24, 0x50	; 80
 4a2:	8c bd       	out	0x2c, r24	; 44
	
	//Pull LED_LATCH LOW
	SPI_LATCH_PORT &= ~LED_LATCH;
 4a4:	88 81       	ld	r24, Y
 4a6:	87 7f       	andi	r24, 0xF7	; 247
 4a8:	88 83       	st	Y, r24
	////Wait for SPI shift to complete
	//while (!(SPSR & (1<<SPIF)));
	
	//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
	
	SPI_LATCH_PORT &= ~LED_LATCH;
 4aa:	88 81       	ld	r24, Y
 4ac:	87 7f       	andi	r24, 0xF7	; 247
 4ae:	88 83       	st	Y, r24
	SPI_LATCH_PORT |= LED_LATCH;
 4b0:	88 81       	ld	r24, Y
 4b2:	88 60       	ori	r24, 0x08	; 8
 4b4:	88 83       	st	Y, r24
	
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
 4b6:	a9 ed       	ldi	r26, 0xD9	; 217
 4b8:	b0 e0       	ldi	r27, 0x00	; 0
 4ba:	8c 91       	ld	r24, X
 4bc:	80 6c       	ori	r24, 0xC0	; 192
 4be:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
 4c0:	ea ed       	ldi	r30, 0xDA	; 218
 4c2:	f0 e0       	ldi	r31, 0x00	; 0
 4c4:	80 81       	ld	r24, Z
 4c6:	80 6c       	ori	r24, 0xC0	; 192
 4c8:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
 4ca:	81 b1       	in	r24, 0x01	; 1
 4cc:	8f ef       	ldi	r24, 0xFF	; 255
 4ce:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
 4d0:	92 b1       	in	r25, 0x02	; 2
 4d2:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
 4d4:	8c 91       	ld	r24, X
 4d6:	80 63       	ori	r24, 0x30	; 48
 4d8:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
 4da:	80 81       	ld	r24, Z
 4dc:	8f 7c       	andi	r24, 0xCF	; 207
 4de:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
 4e0:	82 98       	cbi	0x10, 2	; 16
	//setup ADC, free running for now. Not sure if this is the way it should be done. Look into benefits of one-shot ADC
    setupADC();	
 4e2:	0e 94 01 01 	call	0x202	; 0x202 <_Z8setupADCv>
	
	//setup DAC
	setupDAC();
 4e6:	0e 94 51 00 	call	0xa2	; 0xa2 <_Z8setupDACv>
	
	//set up main timer interrupt
	//this generates the main scanning interrupt
	TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
 4ea:	e0 eb       	ldi	r30, 0xB0	; 176
 4ec:	f0 e0       	ldi	r31, 0x00	; 0
 4ee:	80 81       	ld	r24, Z
 4f0:	86 60       	ori	r24, 0x06	; 6
 4f2:	80 83       	st	Z, r24
	TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms	
 4f4:	e0 e7       	ldi	r30, 0x70	; 112
 4f6:	f0 e0       	ldi	r31, 0x00	; 0
 4f8:	80 81       	ld	r24, Z
 4fa:	81 60       	ori	r24, 0x01	; 1
 4fc:	80 83       	st	Z, r24
	sei(); //enable global interrupts
 4fe:	78 94       	sei
	//POT_MUX |= (1<<POTMUX_EN1); //set pot mux en1 again - it is getting cleared somewhere	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
 500:	88 81       	ld	r24, Y
 502:	8f 7b       	andi	r24, 0xBF	; 191
 504:	88 83       	st	Y, r24
	//enable output on VCO analog switch latch:
	//switch latch: bit 0: A SAW 1: A PULSE 2: A TRI 3: SYNC 4: B MOD 5: B PULSE 6: SAW 7: B TRI
	DATA_BUS = 0b11010101; //enable VCO1 SAW
 506:	85 ed       	ldi	r24, 0xD5	; 213
 508:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
 50a:	88 81       	ld	r24, Y
 50c:	80 64       	ori	r24, 0x40	; 64
 50e:	88 83       	st	Y, r24
 510:	86 e0       	ldi	r24, 0x06	; 6
 512:	8a 95       	dec	r24
 514:	f1 f7       	brne	.-4      	; 0x512 <main+0x9c>
 516:	00 c0       	rjmp	.+0      	; 0x518 <main+0xa2>
	_delay_us(1);
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
 518:	88 81       	ld	r24, Y
 51a:	8f 7b       	andi	r24, 0xBF	; 191
 51c:	88 83       	st	Y, r24
	DATA_BUS = 0;
 51e:	12 b8       	out	0x02, r1	; 2
 520:	ff cf       	rjmp	.-2      	; 0x520 <main+0xaa>

00000522 <__udivmodhi4>:
 522:	aa 1b       	sub	r26, r26
 524:	bb 1b       	sub	r27, r27
 526:	51 e1       	ldi	r21, 0x11	; 17
 528:	07 c0       	rjmp	.+14     	; 0x538 <__udivmodhi4_ep>

0000052a <__udivmodhi4_loop>:
 52a:	aa 1f       	adc	r26, r26
 52c:	bb 1f       	adc	r27, r27
 52e:	a6 17       	cp	r26, r22
 530:	b7 07       	cpc	r27, r23
 532:	10 f0       	brcs	.+4      	; 0x538 <__udivmodhi4_ep>
 534:	a6 1b       	sub	r26, r22
 536:	b7 0b       	sbc	r27, r23

00000538 <__udivmodhi4_ep>:
 538:	88 1f       	adc	r24, r24
 53a:	99 1f       	adc	r25, r25
 53c:	5a 95       	dec	r21
 53e:	a9 f7       	brne	.-22     	; 0x52a <__udivmodhi4_loop>
 540:	80 95       	com	r24
 542:	90 95       	com	r25
 544:	bc 01       	movw	r22, r24
 546:	cd 01       	movw	r24, r26
 548:	08 95       	ret

0000054a <_exit>:
 54a:	f8 94       	cli

0000054c <__stop_program>:
 54c:	ff cf       	rjmp	.-2      	; 0x54c <__stop_program>
