Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu May 16 20:41:12 2024
| Host         : DESKTOP-4RDNORI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_top_control_sets_placed.rpt
| Design       : zynq_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   142 |
|    Minimum number of control sets                        |   142 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   412 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   142 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    38 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |    20 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             649 |          179 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            8575 |         2043 |
| Yes          | No                    | No                     |             622 |          150 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2910 |         1225 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                            |                                                                                                          Enable Signal                                                                                                          |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                            |                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                            |                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0[0]                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                          | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                             | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                              |                3 |              4 |         1.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11]_0[0]                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0] | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5[0]                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_index_counter/E[0]                                                                                                                                                                                                       | design_1_wrapper_i/p_0_in                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_1[0]                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                           | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_2[0]                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[3]_i_1_n_0                                                                                                                                        | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                     | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[33][0] | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[11][0]                                                        | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                      | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                 |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[41][0] | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                         | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                             |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0] | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1][0]  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[17][0] | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0] | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0] | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_3[0]                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_4[0]                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_6[0]                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                         | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                      | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                           | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                              |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                       | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              5 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                          | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                        | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_Chart/is_Chart                                                                                                                                                                            | design_1_wrapper_i/p_0_in                                                                                                                                                  |                5 |              5 |         1.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                         |                3 |              6 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                         |                3 |              6 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                | design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                              |                3 |              8 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                     | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |              8 |         2.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0                                                                                                                                            | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]_1                                                                                     |                2 |             10 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_state                                                                                                                                                      | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                4 |             10 |         2.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                    | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                |                3 |             10 |         3.33 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_TWDLROM/minResRX2FFTTwdlMapping_baseAddr[10]_i_2_n_0                                                                                                                             | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/SR[0]                                                                                                                    |                3 |             11 |         3.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_dMemOutReg_vld_reg_0                                                                                                                                   | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BTFSEL/minResRX2FFTBTFSEL_cnt[10]_i_1_n_0                                                                                   |                3 |             11 |         3.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/rdEnb1                                                                                                                                                                      | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                3 |             11 |         3.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/dMemOutDly_vld_reg[0]                                                                                                                                                       | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                7 |             11 |         1.57 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb3_Reg_reg_0[0]                                                                                                                                        | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                3 |             11 |         3.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_wrEnb2_Reg_reg_0[0]                                                                                                                                        | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTMEMCtrl_initCnt_reg[0]                                                                                       |                3 |             11 |         3.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/btfOut_vld                                                                                                                                                             | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_BUTTERFLY/SR[0]                                                                                                             |                2 |             11 |         5.50 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_procCnt                                                                                                                                                    | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                5 |             11 |         2.20 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_rdEnb3_Reg_reg_0[0]                                                                                                                                        | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                3 |             11 |         3.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/E[0]                                                                                                                                                                        | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                3 |             11 |         3.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_rvalid_i                                                                                                                | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_inSampleCnt                                                                                                                                                | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                5 |             12 |         2.40 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_outSampleCnt                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                         | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                              |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                             |                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                               |                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0            |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                   |                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                            | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                           |                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                |                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                |                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                         |                                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0][0]                                         |                                                                                                                                                                            |                4 |             13 |         3.25 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/fifo_sample_count[0]_i_1_n_0                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |                4 |             13 |         3.25 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FIFO_system3/u_Chart1/enable_pop_reg_reg_0                                                                                                                                                          | design_1_wrapper_i/p_0_in                                                                                                                                                  |                4 |             13 |         3.25 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                            |                2 |             13 |         6.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  clk_wiz_0_i/inst/clk_out1                                         |                                                                                                                                                                                                                                 | PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[30]_i_1_n_0                                                                                                      |                4 |             14 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                 |                                                                                                                                                                            |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |         4.67 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                   | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                          |                                                                                                                                                                            |                2 |             14 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                            |                2 |             14 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                  | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |         7.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                              |                6 |             16 |         2.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FIFO_system1/u_HDL_FIFO1/w_d1_reg_n_0                                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |                8 |             16 |         2.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                             |                                                                                                                                                                            |                3 |             16 |         5.33 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_xSample_re                                                                                                                                                 | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |                5 |             16 |         3.20 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FIFO_system3/u_HDL_FIFO1/E[0]                                                                                                                                                                       | design_1_wrapper_i/p_0_in                                                                                                                                                  |               10 |             16 |         1.60 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                6 |             21 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                 |                                                                                                                                                                            |                9 |             26 |         2.89 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                 |                                                                                                                                                                            |               10 |             26 |         2.60 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |               15 |             28 |         1.87 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                              |                8 |             30 |         3.75 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                          | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0            |                6 |             32 |         5.33 |
|  clk_wiz_0_i/inst/clk_out1                                         |                                                                                                                                                                                                                                 | PL_i/u_integration_block1/u_accumulator_scorer/Delay_out1[62]_i_1_n_0                                                                                                      |                5 |             32 |         6.40 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                            |                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                   |                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                        | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                              |                9 |             32 |         3.56 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                   |                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                         |                                                                                                                                                                            |               12 |             32 |         2.67 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_initICReg_reg_0                                                                                                                                            | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |               11 |             33 |         3.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 | design_1_wrapper_i/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                              |               15 |             33 |         2.20 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                        | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                6 |             36 |         6.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                        | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0] |                7 |             36 |         5.14 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                         |                                                                                                                                                                            |               14 |             45 |         3.21 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                            |                                                                                                                                                                            |               10 |             45 |         4.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                            |                9 |             45 |         5.00 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                     |                                                                                                                                                                            |               11 |             45 |         4.09 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                          |                                                                                                                                                                            |                6 |             45 |         7.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                            |                9 |             45 |         5.00 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg                                                                                                                                                | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |               14 |             56 |         4.00 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_OUTMUX/minResRX2FFTOutMux_doutReg_vld_next0_out                                                                                                                                  | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |               24 |             56 |         2.33 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_FFT/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut1Re_Reg                                                                                                                                                | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |               16 |             56 |         3.50 |
|  design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                 |                                                                                                                                                                            |               50 |            163 |         3.26 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_index_counter/Delay_out1_reg[1]_rep__1_2[0]                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |              116 |            231 |         1.99 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_index_counter/Delay_out1_reg[0]_0[0]                                                                                                                                                      | design_1_wrapper_i/p_0_in                                                                                                                                                  |              108 |            231 |         2.14 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_index_counter/Delay_out1_reg[1]_rep__1_1[0]                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |              110 |            231 |         2.10 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_index_counter/Delay_out1_reg[0]_rep__0_1[0]                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |              141 |            231 |         1.64 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_index_counter/E[0]                                                                                                                                                                        | design_1_wrapper_i/p_0_in                                                                                                                                                  |              146 |            231 |         1.58 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_index_counter/Delay_out1_reg[0]_rep__0_2[0]                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |              102 |            231 |         2.26 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_index_counter/Delay_out1_reg[1]_rep__0_3[0]                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |              109 |            231 |         2.12 |
|  clk_wiz_0_i/inst/clk_out1                                         | PL_i/u_integration_block1/u_GA_main/u_index_counter/Delay_out1_reg[1]_rep__0_2[0]                                                                                                                                               | design_1_wrapper_i/p_0_in                                                                                                                                                  |               90 |            231 |         2.57 |
|  clk_wiz_0_i/inst/clk_out1                                         |                                                                                                                                                                                                                                 |                                                                                                                                                                            |              284 |           1243 |         4.38 |
|  clk_wiz_0_i/inst/clk_out1                                         |                                                                                                                                                                                                                                 | PL_i/u_integration_block1/u_FIFO_system1/u_Chart1/minResRX2FFTOutMux_rdEnb3Dly                                                                                             |              303 |           1260 |         4.16 |
|  clk_wiz_0_i/inst/clk_out1                                         |                                                                                                                                                                                                                                 | design_1_wrapper_i/p_0_in                                                                                                                                                  |             1677 |           7148 |         4.26 |
+--------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


