{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 26 14:38:47 2017 " "Info: Processing started: Thu Jan 26 14:38:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SoftCpu -c SoftCpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } } { "d:/projects/quartus/80/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/projects/quartus/80/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] register alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[7\] 124.91 MHz 8.006 ns Internal " "Info: Clock \"clock\" has Internal fmax of 124.91 MHz between source memory \"rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]\" and destination register \"alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[7\]\" (period= 8.006 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.753 ns + Longest memory register " "Info: + Longest memory to register delay is 7.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] 1 MEM M4K_X41_Y11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y11; Fanout = 9; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.455 ns) 1.422 ns write_acum_en~240 2 COMB LCCOMB_X40_Y11_N14 6 " "Info: 2: + IC(0.869 ns) + CELL(0.455 ns) = 1.422 ns; Loc. = LCCOMB_X40_Y11_N14; Fanout = 6; COMB Node = 'write_acum_en~240'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 170 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.322 ns) 2.069 ns _~10226 3 COMB LCCOMB_X40_Y11_N8 8 " "Info: 3: + IC(0.325 ns) + CELL(0.322 ns) = 2.069 ns; Loc. = LCCOMB_X40_Y11_N8; Fanout = 8; COMB Node = '_~10226'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { write_acum_en~240 _~10226 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.178 ns) 3.158 ns calc_alu_en~3 4 COMB LCCOMB_X39_Y13_N12 18 " "Info: 4: + IC(0.911 ns) + CELL(0.178 ns) = 3.158 ns; Loc. = LCCOMB_X39_Y13_N12; Fanout = 18; COMB Node = 'calc_alu_en~3'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { _~10226 calc_alu_en~3 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 303 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 3.647 ns _~10298 5 COMB LCCOMB_X39_Y13_N6 1 " "Info: 5: + IC(0.311 ns) + CELL(0.178 ns) = 3.647 ns; Loc. = LCCOMB_X39_Y13_N6; Fanout = 1; COMB Node = '_~10298'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { calc_alu_en~3 _~10298 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.545 ns) 4.508 ns _~10299 6 COMB LCCOMB_X39_Y13_N0 9 " "Info: 6: + IC(0.316 ns) + CELL(0.545 ns) = 4.508 ns; Loc. = LCCOMB_X39_Y13_N0; Fanout = 9; COMB Node = '_~10299'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { _~10298 _~10299 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.178 ns) 5.580 ns alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|_~6 7 COMB LCCOMB_X40_Y12_N14 2 " "Info: 7: + IC(0.894 ns) + CELL(0.178 ns) = 5.580 ns; Loc. = LCCOMB_X40_Y12_N14; Fanout = 2; COMB Node = 'alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|_~6'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { _~10299 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|_~6 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "d:/projects/quartus/80/80/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.495 ns) 6.959 ns alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[3\]~61 8 COMB LCCOMB_X39_Y13_N22 2 " "Info: 8: + IC(0.884 ns) + CELL(0.495 ns) = 6.959 ns; Loc. = LCCOMB_X39_Y13_N22; Fanout = 2; COMB Node = 'alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[3\]~61'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|_~6 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[3]~61 } "NODE_NAME" } } { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.039 ns alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[4\]~63 9 COMB LCCOMB_X39_Y13_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.039 ns; Loc. = LCCOMB_X39_Y13_N24; Fanout = 2; COMB Node = 'alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[4\]~63'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[3]~61 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[4]~63 } "NODE_NAME" } } { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.119 ns alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[5\]~65 10 COMB LCCOMB_X39_Y13_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 7.119 ns; Loc. = LCCOMB_X39_Y13_N26; Fanout = 2; COMB Node = 'alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[5\]~65'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[4]~63 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[5]~65 } "NODE_NAME" } } { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.199 ns alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[6\]~67 11 COMB LCCOMB_X39_Y13_N28 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 7.199 ns; Loc. = LCCOMB_X39_Y13_N28; Fanout = 1; COMB Node = 'alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[6\]~67'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[5]~65 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[6]~67 } "NODE_NAME" } } { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.657 ns alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[7\]~68 12 COMB LCCOMB_X39_Y13_N30 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 7.657 ns; Loc. = LCCOMB_X39_Y13_N30; Fanout = 1; COMB Node = 'alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[7\]~68'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[6]~67 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7]~68 } "NODE_NAME" } } { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.753 ns alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[7\] 13 REG LCFF_X39_Y13_N31 3 " "Info: 13: + IC(0.000 ns) + CELL(0.096 ns) = 7.753 ns; Loc. = LCFF_X39_Y13_N31; Fanout = 3; REG Node = 'alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[7\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7]~68 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.243 ns ( 41.83 % ) " "Info: Total cell delay = 3.243 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.510 ns ( 58.17 % ) " "Info: Total interconnect delay = 4.510 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.753 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 _~10226 calc_alu_en~3 _~10298 _~10299 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|_~6 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[3]~61 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[4]~63 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[5]~65 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[6]~67 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7]~68 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "7.753 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} write_acum_en~240 {} _~10226 {} calc_alu_en~3 {} _~10298 {} _~10299 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|_~6 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[3]~61 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[4]~63 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[5]~65 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[6]~67 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7]~68 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.869ns 0.325ns 0.911ns 0.311ns 0.316ns 0.894ns 0.884ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.098ns 0.455ns 0.322ns 0.178ns 0.178ns 0.545ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.057 ns - Smallest " "Info: - Smallest clock skew is -0.057 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.830 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 150 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.830 ns alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[7\] 3 REG LCFF_X39_Y13_N31 3 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.830 ns; Loc. = LCFF_X39_Y13_N31; Fanout = 3; REG Node = 'alu8:alu\|lpm_add_sub:lpm_add_sub_component\|add_sub_g1j:auto_generated\|pipeline_dffe\[7\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clock~clkctrl alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.47 % ) " "Info: Total cell delay = 1.598 ns ( 56.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.53 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clock clock~clkctrl alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clock {} clock~combout {} clock~clkctrl {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.887 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 150 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.724 ns) 2.887 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\] 3 MEM M4K_X41_Y11 9 " "Info: 3: + IC(0.929 ns) + CELL(0.724 ns) = 2.887 ns; Loc. = M4K_X41_Y11; Fanout = 9; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[27\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 59.58 % ) " "Info: Total cell delay = 1.720 ns ( 59.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 40.42 % ) " "Info: Total interconnect delay = 1.167 ns ( 40.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clock clock~clkctrl alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clock {} clock~combout {} clock~clkctrl {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/add_sub_g1j.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/add_sub_g1j.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.753 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] write_acum_en~240 _~10226 calc_alu_en~3 _~10298 _~10299 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|_~6 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[3]~61 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[4]~63 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[5]~65 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[6]~67 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7]~68 alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "7.753 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} write_acum_en~240 {} _~10226 {} calc_alu_en~3 {} _~10298 {} _~10299 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|_~6 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[3]~61 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[4]~63 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[5]~65 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[6]~67 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7]~68 {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.869ns 0.325ns 0.911ns 0.311ns 0.316ns 0.894ns 0.884ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.098ns 0.455ns 0.322ns 0.178ns 0.178ns 0.545ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clock clock~clkctrl alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clock {} clock~combout {} clock~clkctrl {} alu8:alu|lpm_add_sub:lpm_add_sub_component|add_sub_g1j:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[27] {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock _out_buf2_ena rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[29\] 11.231 ns memory " "Info: tco from clock \"clock\" to destination pin \"_out_buf2_ena\" through memory \"rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[29\]\" is 11.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.887 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns clock 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns clock~clkctrl 2 COMB CLKCTRL_G3 150 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 150; COMB Node = 'clock~clkctrl'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.724 ns) 2.887 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[29\] 3 MEM M4K_X41_Y11 5 " "Info: 3: + IC(0.929 ns) + CELL(0.724 ns) = 2.887 ns; Loc. = M4K_X41_Y11; Fanout = 5; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[29\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 59.58 % ) " "Info: Total cell delay = 1.720 ns ( 59.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.167 ns ( 40.42 % ) " "Info: Total interconnect delay = 1.167 ns ( 40.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.110 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.098 ns) 0.098 ns rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[29\] 1 MEM M4K_X41_Y11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.098 ns) = 0.098 ns; Loc. = M4K_X41_Y11; Fanout = 5; MEM Node = 'rom32:rom\|altsyncram:altsyncram_component\|altsyncram_1371:auto_generated\|q_a\[29\]'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] } "NODE_NAME" } } { "db/altsyncram_1371.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/db/altsyncram_1371.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.322 ns) 1.270 ns _~10215 2 COMB LCCOMB_X40_Y11_N0 5 " "Info: 2: + IC(0.850 ns) + CELL(0.322 ns) = 1.270 ns; Loc. = LCCOMB_X40_Y11_N0; Fanout = 5; COMB Node = '_~10215'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] _~10215 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.485 ns) 2.073 ns _~10217 3 COMB LCCOMB_X40_Y11_N28 16 " "Info: 3: + IC(0.318 ns) + CELL(0.485 ns) = 2.073 ns; Loc. = LCCOMB_X40_Y11_N28; Fanout = 16; COMB Node = '_~10217'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.803 ns" { _~10215 _~10217 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.319 ns) 3.273 ns _out_buf2_ena~0 4 COMB LCCOMB_X39_Y10_N16 1 " "Info: 4: + IC(0.881 ns) + CELL(0.319 ns) = 3.273 ns; Loc. = LCCOMB_X39_Y10_N16; Fanout = 1; COMB Node = '_out_buf2_ena~0'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { _~10217 _out_buf2_ena~0 } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 236 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.027 ns) + CELL(2.810 ns) 8.110 ns _out_buf2_ena 5 PIN PIN_N13 0 " "Info: 5: + IC(2.027 ns) + CELL(2.810 ns) = 8.110 ns; Loc. = PIN_N13; Fanout = 0; PIN Node = '_out_buf2_ena'" {  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.837 ns" { _out_buf2_ena~0 _out_buf2_ena } "NODE_NAME" } } { "SoftCpu.tdf" "" { Text "D:/Projects/Quartus/Projects/SoftCpu/SoftCpu.tdf" 236 4 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.034 ns ( 49.74 % ) " "Info: Total cell delay = 4.034 ns ( 49.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.076 ns ( 50.26 % ) " "Info: Total interconnect delay = 4.076 ns ( 50.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] _~10215 _~10217 _out_buf2_ena~0 _out_buf2_ena } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] {} _~10215 {} _~10217 {} _out_buf2_ena~0 {} _out_buf2_ena {} } { 0.000ns 0.850ns 0.318ns 0.881ns 2.027ns } { 0.098ns 0.322ns 0.485ns 0.319ns 2.810ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock clock~clkctrl rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock {} clock~combout {} clock~clkctrl {} rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] {} } { 0.000ns 0.000ns 0.238ns 0.929ns } { 0.000ns 0.996ns 0.000ns 0.724ns } "" } } { "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/projects/quartus/80/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] _~10215 _~10217 _out_buf2_ena~0 _out_buf2_ena } "NODE_NAME" } } { "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/projects/quartus/80/80/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { rom32:rom|altsyncram:altsyncram_component|altsyncram_1371:auto_generated|q_a[29] {} _~10215 {} _~10217 {} _out_buf2_ena~0 {} _out_buf2_ena {} } { 0.000ns 0.850ns 0.318ns 0.881ns 2.027ns } { 0.098ns 0.322ns 0.485ns 0.319ns 2.810ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 26 14:38:47 2017 " "Info: Processing ended: Thu Jan 26 14:38:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
