Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 19 15:00:55 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #1                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.285 |                                                                                                                                                                         18.815 |                     0.402 |
| Logic Delay               | 0.097(35%)                | 4.109(22%)                                                                                                                                                                     | 0.096(24%)                |
| Net Delay                 | 0.188(65%)                | 14.706(78%)                                                                                                                                                                    | 0.306(76%)                |
| Clock Skew                |                    -0.485 |                                                                                                                                                                         -0.025 |                    -0.835 |
| Slack                     |                       inf |                                                                                                                                                                        -15.276 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 30% x 9%                                                                                                                                                                       | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                            133 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              6 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                             41 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[2541]/C   | sr_p.sr_1_rep_0[2540]/C                                                                                                                                                        | sr_1[1357]/C              |
| End Point Pin             | sr_p.sr_1_rep_0[2540]/D   | sr_1[1357]/D                                                                                                                                                                   | delay_block[0][1357]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #2                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.380 |                                                                                                                                                                         18.646 |                     0.559 |
| Logic Delay               | 0.095(25%)                | 3.740(21%)                                                                                                                                                                     | 0.096(18%)                |
| Net Delay                 | 0.285(75%)                | 14.906(79%)                                                                                                                                                                    | 0.463(82%)                |
| Clock Skew                |                    -0.498 |                                                                                                                                                                         -0.194 |                    -0.728 |
| Slack                     |                       inf |                                                                                                                                                                        -15.276 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 28% x 10%                                                                                                                                                                      | 1% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                            121 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                             43 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[2211]/C   | sr_p.sr_1_rep_110[2210]/C                                                                                                                                                      | sr_1[1062]/C              |
| End Point Pin             | sr_p.sr_1_rep_110[2210]/D | sr_1[1062]/D                                                                                                                                                                   | delay_block[0][1062]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                   Path #3                                                                   |     WorstPath from Dst    |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                       3.572 |                     0.000 |
| Path Delay                |                     0.366 |                                                                                                                                      18.839 |                     0.544 |
| Logic Delay               | 0.095(26%)                | 2.828(16%)                                                                                                                                  | 0.096(18%)                |
| Net Delay                 | 0.271(74%)                | 16.011(84%)                                                                                                                                 | 0.448(82%)                |
| Clock Skew                |                    -0.470 |                                                                                                                                       0.000 |                    -0.723 |
| Slack                     |                       inf |                                                                                                                                     -15.275 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                             | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 22% x 10%                                                                                                                                   | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 2)                                                                                                                                      | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                         602 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                           0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                           0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                           0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                           0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                          26 |                         0 |
| Routes                    |                         1 |                                                                                                                                          26 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                         | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                         | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                        | None                      |
| BRAM                      | None                      | None                                                                                                                                        | None                      |
| IO Crossings              |                         0 |                                                                                                                                           1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                           0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                           0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                          45 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                           0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                           0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                      | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                      | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[2481]/C   | sr_p.sr_1[2480]/C                                                                                                                           | sr_1[159]/C               |
| End Point Pin             | sr_p.sr_1[2480]/D         | sr_1[159]/D                                                                                                                                 | delay_block[0][159]/D     |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #4                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.754 |                                                                                                                                                                         18.731 |                     0.647 |
| Logic Delay               | 0.098(13%)                | 3.883(21%)                                                                                                                                                                     | 0.095(15%)                |
| Net Delay                 | 0.656(87%)                | 14.848(79%)                                                                                                                                                                    | 0.552(85%)                |
| Clock Skew                |                    -0.466 |                                                                                                                                                                         -0.105 |                    -0.702 |
| Slack                     |                       inf |                                                                                                                                                                        -15.272 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 20% x 18%                                                                                                                                                                      | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (1, 3)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                            129 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                             33 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1321]/C   | sr_p.sr_1_1320_rep1/C                                                                                                                                                          | sr_1[703]/C               |
| End Point Pin             | sr_p.sr_1_1320_rep1/D     | sr_1[703]/D                                                                                                                                                                    | delay_block[0][703]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                       Path #5                                                                                       |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                               3.572 |                     0.000 |
| Path Delay                |                     0.504 |                                                                                                                                                                              18.639 |                     0.561 |
| Logic Delay               | 0.093(19%)                | 3.843(21%)                                                                                                                                                                          | 0.096(18%)                |
| Net Delay                 | 0.411(81%)                | 14.796(79%)                                                                                                                                                                         | 0.465(82%)                |
| Clock Skew                |                    -0.503 |                                                                                                                                                                              -0.191 |                    -0.679 |
| Slack                     |                       inf |                                                                                                                                                                             -15.266 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                     | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 22% x 12%                                                                                                                                                                           | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                              | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                 127 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                        | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                  34 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                  34 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                 | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                 | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                   3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                                                                  31 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                              | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[2331]/C   | sr_p.sr_1_rep_324[2330]/C                                                                                                                                                           | sr_1[1994]/C              |
| End Point Pin             | sr_p.sr_1_rep_324[2330]/D | sr_1[1994]/D                                                                                                                                                                        | delay_block[0][1994]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #6                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.754 |                                                                                                                                                                         18.737 |                     0.606 |
| Logic Delay               | 0.098(13%)                | 3.964(22%)                                                                                                                                                                     | 0.095(16%)                |
| Net Delay                 | 0.656(87%)                | 14.773(78%)                                                                                                                                                                    | 0.511(84%)                |
| Clock Skew                |                    -0.466 |                                                                                                                                                                         -0.092 |                    -0.734 |
| Slack                     |                       inf |                                                                                                                                                                        -15.265 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 1% x 0%                   | 20% x 18%                                                                                                                                                                      | 2% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (1, 3)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                            129 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT3 LUT5 LUT5 LUT3 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                             33 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[1321]/C   | sr_p.sr_1_1320_rep1/C                                                                                                                                                          | sr_1[713]/C               |
| End Point Pin             | sr_p.sr_1_1320_rep1/D     | sr_1[713]/D                                                                                                                                                                    | delay_block[0][713]/D     |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                     Path #7                                                                                    |     WorstPath from Dst    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                          3.572 |                     0.000 |
| Path Delay                |                     0.285 |                                                                                                                                                                         18.915 |                     0.554 |
| Logic Delay               | 0.097(35%)                | 4.134(22%)                                                                                                                                                                     | 0.095(18%)                |
| Net Delay                 | 0.188(65%)                | 14.781(78%)                                                                                                                                                                    | 0.459(82%)                |
| Clock Skew                |                    -0.485 |                                                                                                                                                                          0.089 |                    -0.991 |
| Slack                     |                       inf |                                                                                                                                                                        -15.262 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 30% x 9%                                                                                                                                                                       | 0% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                         | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                            133 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                              0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                              0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                              0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                              0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                   | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                             33 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                             33 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT4 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                            | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                            | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                           | None                      |
| BRAM                      | None                      | None                                                                                                                                                                           | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                              6 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                              0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                              0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                             41 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                              0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                              0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                         | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                         | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[2541]/C   | sr_p.sr_1_rep_0[2540]/C                                                                                                                                                        | sr_1[1337]/C              |
| End Point Pin             | sr_p.sr_1_rep_0[2540]/D   | sr_1[1337]/D                                                                                                                                                                   | delay_block[0][1337]/D    |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                       Path #8                                                                                       |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                               3.572 |                     0.000 |
| Path Delay                |                     0.285 |                                                                                                                                                                              18.728 |                     0.546 |
| Logic Delay               | 0.097(35%)                | 4.098(22%)                                                                                                                                                                          | 0.096(18%)                |
| Net Delay                 | 0.188(65%)                | 14.630(78%)                                                                                                                                                                         | 0.450(82%)                |
| Clock Skew                |                    -0.485 |                                                                                                                                                                              -0.089 |                    -0.768 |
| Slack                     |                       inf |                                                                                                                                                                             -15.253 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                     | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 30% x 10%                                                                                                                                                                           | 2% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                              | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                                 132 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                        | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                  34 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                  34 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                 | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                 | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                   6 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                                  41 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                              | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[2541]/C   | sr_p.sr_1_rep_0[2540]/C                                                                                                                                                             | sr_1[1557]/C              |
| End Point Pin             | sr_p.sr_1_rep_0[2540]/D   | sr_1[1557]/D                                                                                                                                                                        | delay_block[0][1557]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                       Path #9                                                                                       |     WorstPath from Dst    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                               3.572 |                     0.000 |
| Path Delay                |                     0.284 |                                                                                                                                                                              18.882 |                     0.447 |
| Logic Delay               | 0.099(35%)                | 3.967(22%)                                                                                                                                                                          | 0.096(22%)                |
| Net Delay                 | 0.185(65%)                | 14.915(78%)                                                                                                                                                                         | 0.351(78%)                |
| Clock Skew                |                    -0.492 |                                                                                                                                                                               0.076 |                    -0.693 |
| Slack                     |                       inf |                                                                                                                                                                             -15.242 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                     | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 27% x 11%                                                                                                                                                                           | 1% x 1%                   |
| Clock Region Distance     | (0, 0)                    | (2, 2)                                                                                                                                                                              | (0, 0)                    |
| Cumulative Fanout         |                         3 |                                                                                                                                                                                 121 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                   0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                   0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                   0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                   0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                        | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                  34 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                  34 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                 | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                 | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                   1 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                   0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                   0 |                         0 |
| High Fanout               |                         3 |                                                                                                                                                                                  32 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                   0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                   0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                              | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                              | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[2531]/C   | sr_p.sr_1_rep_5[2530]/C                                                                                                                                                             | sr_1[793]/C               |
| End Point Pin             | sr_p.sr_1_rep_5[2530]/D   | sr_1[793]/D                                                                                                                                                                         | delay_block[0][793]/D     |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                         Path #10                                                                                         |     WorstPath from Dst    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                     0.000 |                                                                                                                                                                                    3.572 |                     0.000 |
| Path Delay                |                     0.504 |                                                                                                                                                                                   18.667 |                     0.668 |
| Logic Delay               | 0.093(19%)                | 4.082(22%)                                                                                                                                                                               | 0.096(15%)                |
| Net Delay                 | 0.411(81%)                | 14.585(78%)                                                                                                                                                                              | 0.572(85%)                |
| Clock Skew                |                    -0.503 |                                                                                                                                                                                   -0.138 |                    -0.764 |
| Slack                     |                       inf |                                                                                                                                                                                  -15.241 |                       inf |
| Timing Exception          | Asynchronous Clock Groups |                                                                                                                                                                                          | Asynchronous Clock Groups |
| Bounding Box Size         | 0% x 0%                   | 22% x 12%                                                                                                                                                                                | 1% x 0%                   |
| Clock Region Distance     | (0, 0)                    | (0, 2)                                                                                                                                                                                   | (0, 0)                    |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                      125 |                         1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                        0 |                         0 |
| Fixed Route               |                         0 |                                                                                                                                                                                        0 |                         0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                        0 |                         0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                        0 |                         0 |
| Clock Relationship        | No Common Primary Clock   | Safely Timed                                                                                                                                                                             | No Common Primary Clock   |
| Logic Levels              |                         0 |                                                                                                                                                                                       35 |                         0 |
| Routes                    |                         1 |                                                                                                                                                                                       35 |                         1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE                 |
| Start Point Clock         | clk_wrapper               | clk                                                                                                                                                                                      | clk                       |
| End Point Clock           | clk                       | clk                                                                                                                                                                                      | clk_wrapper               |
| DSP Block                 | None                      | None                                                                                                                                                                                     | None                      |
| BRAM                      | None                      | None                                                                                                                                                                                     | None                      |
| IO Crossings              |                         0 |                                                                                                                                                                                        3 |                         0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                        0 |                         0 |
| PBlocks                   |                         0 |                                                                                                                                                                                        0 |                         0 |
| High Fanout               |                         4 |                                                                                                                                                                                       31 |                         1 |
| Dont Touch                |                         0 |                                                                                                                                                                                        0 |                         0 |
| Mark Debug                |                         0 |                                                                                                                                                                                        0 |                         0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                   | FDRE/C                    |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                   | FDRE/D                    |
| Start Point Pin           | shiftreg_vector[2331]/C   | sr_p.sr_1_rep_324[2330]/C                                                                                                                                                                | sr_1[2484]/C              |
| End Point Pin             | sr_p.sr_1_rep_324[2330]/D | sr_1[2484]/D                                                                                                                                                                             | delay_block[0][2484]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+----+
| End Point Clock | Requirement | 24 | 25 | 26 | 27 | 28 | 29 | 30 |  31 |  32 |  33 |  34 |  35 | 36 |
+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+----+
| clk             | 3.572ns     |  9 | 32 | 62 | 13 |  1 | 16 | 50 | 121 | 244 | 168 | 166 | 101 | 17 |
+-----------------+-------------+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+--------------+------------+-----+------+------+------+
|     Instance     |                                     Module                                     | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+--------------+------------+-----+------+------+------+
| (top)            |                                                                        wrapper | 0.76 |           4.72 |           83935 | 0(0.0%) | 142(0.2%) | 3222(4.4%) | 7257(10.0%) | 25217(34.8%) | 36680(50.6%) |          0 |   0 |    0 |    0 |    0 |
|  dut_inst        | muon_sorter_I256_O256_D000_BITONIC_TOPVHDL_PT1BIT-freq280x400retfan10000_rev_1 | 0.78 |           5.08 |           71663 | 0(0.0%) | 140(0.2%) | 3221(4.5%) |  6405(8.9%) | 25217(35.2%) | 36680(51.2%) |          0 |   0 |    0 |    0 |    0 |
|  lsfr_1          |                                                                           lfsr | 0.00 |           2.12 |            2562 | 0(0.0%) | 1(100.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  reducer_1       |                                                                        reducer | 0.00 |           1.00 |            4268 | 0(0.0%) |   1(0.1%) |    1(0.1%) |  852(99.8%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                                           shift_reg_tap_2560_1 |   -^ |           7.01 |            2879 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                                           shift_reg_tap_4096_1 |   -^ |           1.00 |            2560 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |      0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -^ -> There is no trend between module partitions and external edges. Hence Rent is not computable


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window       |                                                     Cell Names                                                    | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       128% | (CLEL_R_X72Y465,NULL_X530Y514) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(82%)                                                                 |            0% |       4.69606 | 87%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                5 |       119% | (CLEM_X73Y461,CLEM_X88Y492)    | dut_inst/sorter_inst/genblk1.bitonic_merge_i(79%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(6%),dut_inst(6%) |            0% |       4.63251 | 86%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                3 |       114% | (CLEM_X57Y500,CLEM_X60Y507)    | dut_inst/sorter_inst/genblk1.bitonic_sort_low(94%)                                                                |            0% |       5.07031 | 96%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                2 |       101% | (CLEL_R_X62Y509,CLEM_X64Y512)  | dut_inst/sorter_inst/genblk1.bitonic_sort_low(88%),dut_inst(11%)                                                  |            0% |       5.33594 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |                                                                        Cell Names                                                                        | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           0.594% | (CLEM_X56Y460,CLEM_X63Y531)    | dut_inst/sorter_inst/genblk1.bitonic_sort_low(92%),dut_inst(6%)                                                                                          |            0% |       4.50284 | 84%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Global |                6 |           3.373% | (CLEM_X64Y394,CLEM_X95Y521)    | dut_inst/sorter_inst/genblk1.bitonic_sort_high(34%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(31%),wrapper(14%)                                       |            0% |       3.94494 | 74%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                6 |           2.458% | (CLEM_X40Y450,CLEM_R_X103Y513) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(42%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(28%),wrapper(15%)                                        |            0% |       2.91803 | 54%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           1.494% | (CLEM_X64Y420,CLEM_X95Y451)    | dut_inst/sorter_inst/genblk1.bitonic_sort_high(77%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%),dut_inst(6%)                                      |            0% |       4.15204 | 77%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.414% | (CLEM_X54Y454,CLEM_X61Y525)    | dut_inst/sorter_inst/genblk1.bitonic_sort_low(93%),dut_inst(6%)                                                                                          |            0% |       4.08058 | 76%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                6 |           2.311% | (CLEM_X64Y417,CLEM_X95Y512)    | dut_inst/sorter_inst/genblk1.bitonic_merge_i(38%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(31%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(13%) |            0% |       4.16722 | 77%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                6 |           1.230% | (CLEM_X64Y441,CLEM_X95Y504)    | dut_inst/sorter_inst/genblk1.bitonic_merge_i(50%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(21%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(13%) |            0% |       4.24076 | 79%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.474% | (CLEM_X80Y424,CLEM_X95Y455)    | dut_inst/sorter_inst/genblk1.bitonic_sort_high(92%),dut_inst(7%)                                                                                         |            0% |       4.20382 | 78%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| North     | Short  |                5 |           1.560% | (CLEM_X52Y476,CLEM_X67Y539)    | dut_inst/sorter_inst/genblk1.bitonic_sort_low(81%),wrapper(8%)                                                                                           |            0% |       3.41187 | 64%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                7 |           4.132% | (CLEL_R_X32Y388,CLEM_X95Y515)  | dut_inst/sorter_inst/genblk1.bitonic_sort_low(33%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(27%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(22%) |            0% |        2.7861 | 52%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           3.923% | (CLEM_X40Y392,CLEM_R_X103Y519) | dut_inst/sorter_inst/genblk1.bitonic_sort_low(30%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(28%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(22%) |            0% |       2.94463 | 55%          | 0%         |   3% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           3.460% | (CLEM_X58Y381,CLEM_R_X105Y540) | dut_inst/sorter_inst/genblk1.bitonic_sort_high(30%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(25%),dut_inst/sorter_inst/genblk1.bitonic_merge_i(23%) |            0% |       3.11327 | 58%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |                                                                        Cell Names                                                                       | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        87% | (CLEM_X58Y510,CLEM_X58Y510)     | dut_inst/sorter_inst/genblk1.bitonic_sort_low(100%)                                                                                                     |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |        87% | (CLEL_R_X72Y476,CLEL_R_X79Y483) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(90%)                                                                                                       |            0% |        5.1108 | 95%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                3 |        88% | (CLEL_R_X72Y468,CLEL_R_X79Y475) | dut_inst/sorter_inst/genblk1.bitonic_merge_i(81%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(11%)                                                    |            0% |        5.1108 | 94%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEM_X69Y463,CLEM_X84Y478)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(73%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(14%),dut_inst(6%)                                       |            0% |       4.58719 | 84%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEM_X69Y462,CLEM_X84Y477)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(71%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(16%),dut_inst(6%)                                       |            0% |         4.545 | 84%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEM_X69Y461,CLEM_X84Y476)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(69%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(17%),dut_inst(6%)                                       |            0% |       4.48844 | 82%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEM_X69Y460,CLEM_X84Y475)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(66%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(18%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(7%) |            0% |       4.41937 | 81%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     |                4 |         0% | (CLEM_X69Y459,CLEM_X84Y474)     | dut_inst/sorter_inst/genblk1.bitonic_merge_i(63%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(19%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(9%) |            0% |        4.3625 | 80%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                0 |        92% | (CLEM_X63Y513,CLEM_X63Y513)     | dut_inst/sorter_inst/genblk1.bitonic_sort_low(62%),dut_inst(37%)                                                                                        |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X81Y444,CLEM_X81Y444)     | dut_inst/sorter_inst/genblk1.bitonic_sort_high(100%)                                                                                                    |            0% |             5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        87% | (CLEM_X58Y406,CLEM_X58Y406)     | dut_inst/sorter_inst/genblk1.bitonic_sort_low(71%),dut_inst(28%)                                                                                        |            0% |          4.75 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                  Cell Names                                  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------+---------------------+
| CLEL_R_X81Y488 | 504             | 426          | 71%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(61%),wrapper(38%)               | Y                   |
| CLEM_X81Y490   | 502             | 424          | 70%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(61%),wrapper(38%)               | Y                   |
| CLEM_X81Y494   | 502             | 420          | 70%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(61%),wrapper(38%)               | Y                   |
| CLEM_X81Y491   | 502             | 423          | 69%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(72%),wrapper(27%)               | Y                   |
| CLEM_X81Y493   | 502             | 421          | 69%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(72%),wrapper(27%)               | Y                   |
| CLEL_R_X81Y489 | 504             | 425          | 68%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(70%),wrapper(20%),dut_inst(10%) | Y                   |
| CLEL_R_X81Y490 | 504             | 424          | 68%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(70%),wrapper(20%),dut_inst(10%) | Y                   |
| CLEM_X81Y496   | 502             | 418          | 68%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(66%),wrapper(33%)               | Y                   |
| CLEL_R_X80Y491 | 501             | 423          | 68%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(63%),wrapper(27%),dut_inst(9%)  | Y                   |
| CLEL_R_X80Y495 | 501             | 419          | 67%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(58%),wrapper(33%),dut_inst(8%)  | Y                   |
+----------------+-----------------+--------------+----------------------+------------------------------------------------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |                                                      Cell Names                                                     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------+
| CLEM_X77Y470   | 485             | 445          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%)                | Y                   |
| CLEL_R_X76Y470 | 483             | 445          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(57%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(28%),dut_inst(14%)  | Y                   |
| CLEL_R_X77Y469 | 487             | 446          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(62%),dut_inst(25%),dut_inst/sorter_inst/genblk1.bitonic_sort_high(12%) | Y                   |
| CLEM_X77Y469   | 485             | 446          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(71%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(14%),dut_inst(14%)  | Y                   |
| CLEL_R_X76Y469 | 483             | 446          | 73%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(62%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(37%)                | Y                   |
| CLEL_R_X77Y470 | 487             | 445          | 72%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%),dut_inst(12%)  | Y                   |
| CLEM_X78Y469   | 490             | 446          | 72%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(71%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(28%)                | Y                   |
| CLEL_R_X79Y469 | 496             | 446          | 71%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(87%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(12%)                | Y                   |
| CLEM_X78Y470   | 490             | 445          | 71%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(85%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(14%)                | Y                   |
| CLEM_X76Y469   | 481             | 446          | 70%                  | dut_inst/sorter_inst/genblk1.bitonic_merge_i(75%),dut_inst/sorter_inst/genblk1.bitonic_sort_low(25%)                | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------------------------------------------------------------------------------------------+---------------------+


