{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558125703795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558125703796 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 15:41:43 2019 " "Processing started: Fri May 17 15:41:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558125703796 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558125703796 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_CCD -c DE2_CCD " "Command: quartus_sta DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558125703796 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1558125704115 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "LCD_test 24 " "Ignored 24 assignments for entity \"LCD_test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1558125704479 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1558125704479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558125705181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558125705181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125705272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125705272 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125705988 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125705988 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558125705988 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125705988 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558125705988 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558125705988 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1558125705988 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1558125705999 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706005 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706006 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706007 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706007 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706008 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 OTG_DREQ0 port " "Ignored filter at DE2_CCD.out.sdc(217): OTG_DREQ0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706018 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706018 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706019 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706019 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 OTG_DREQ1 port " "Ignored filter at DE2_CCD.out.sdc(219): OTG_DREQ1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706019 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DREQ1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706020 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 OTG_INT0 port " "Ignored filter at DE2_CCD.out.sdc(221): OTG_INT0 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706021 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT0\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706021 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 OTG_INT1 port " "Ignored filter at DE2_CCD.out.sdc(223): OTG_INT1 could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706022 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_INT1\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706022 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 342 ENET_CLK port " "Ignored filter at DE2_CCD.out.sdc(342): ENET_CLK could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 342 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(342): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706028 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 342 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 343 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(343): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CLK\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706029 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 343 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 344 ENET_CMD port " "Ignored filter at DE2_CCD.out.sdc(344): ENET_CMD could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 344 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(344): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706029 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 344 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 345 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(345): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CMD\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706030 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 345 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 346 ENET_CS_N port " "Ignored filter at DE2_CCD.out.sdc(346): ENET_CS_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 346 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(346): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706030 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 346 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 347 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(347): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_CS_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706031 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 347 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706031 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 348 ENET_DATA\[0\] port " "Ignored filter at DE2_CCD.out.sdc(348): ENET_DATA\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 348 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(348): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706032 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 348 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 349 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(349): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706032 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 349 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 350 ENET_DATA\[1\] port " "Ignored filter at DE2_CCD.out.sdc(350): ENET_DATA\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 350 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(350): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706033 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 350 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 351 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(351): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706033 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 351 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706033 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 352 ENET_DATA\[2\] port " "Ignored filter at DE2_CCD.out.sdc(352): ENET_DATA\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 352 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(352): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706034 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 352 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 353 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(353): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706035 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 353 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 354 ENET_DATA\[3\] port " "Ignored filter at DE2_CCD.out.sdc(354): ENET_DATA\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 354 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(354): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706036 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 354 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706036 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 355 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(355): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706037 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 355 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 356 ENET_DATA\[4\] port " "Ignored filter at DE2_CCD.out.sdc(356): ENET_DATA\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 356 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(356): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706037 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 356 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 357 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(357): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706038 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 357 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 358 ENET_DATA\[5\] port " "Ignored filter at DE2_CCD.out.sdc(358): ENET_DATA\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 358 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(358): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706039 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 358 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 359 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(359): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706039 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 359 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706039 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 360 ENET_DATA\[6\] port " "Ignored filter at DE2_CCD.out.sdc(360): ENET_DATA\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706039 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 360 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(360): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706040 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 360 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 361 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(361): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706040 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 361 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706040 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 362 ENET_DATA\[7\] port " "Ignored filter at DE2_CCD.out.sdc(362): ENET_DATA\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 362 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(362): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706041 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 362 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 363 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(363): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706042 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 363 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 364 ENET_DATA\[8\] port " "Ignored filter at DE2_CCD.out.sdc(364): ENET_DATA\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 364 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(364): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706042 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 364 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 365 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(365): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706043 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 365 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706043 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 366 ENET_DATA\[9\] port " "Ignored filter at DE2_CCD.out.sdc(366): ENET_DATA\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706043 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 366 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(366): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706044 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 366 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706044 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 367 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(367): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706045 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 367 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706045 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 368 ENET_DATA\[10\] port " "Ignored filter at DE2_CCD.out.sdc(368): ENET_DATA\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 368 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(368): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706046 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 368 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 369 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(369): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706047 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 369 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706047 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 370 ENET_DATA\[11\] port " "Ignored filter at DE2_CCD.out.sdc(370): ENET_DATA\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706047 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 370 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(370): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706048 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 370 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706048 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 371 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(371): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706048 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 371 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706048 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 372 ENET_DATA\[12\] port " "Ignored filter at DE2_CCD.out.sdc(372): ENET_DATA\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 372 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(372): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706049 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 372 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 373 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(373): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706049 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 373 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 374 ENET_DATA\[13\] port " "Ignored filter at DE2_CCD.out.sdc(374): ENET_DATA\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 374 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(374): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706050 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 374 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 375 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(375): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706050 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 375 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 376 ENET_DATA\[14\] port " "Ignored filter at DE2_CCD.out.sdc(376): ENET_DATA\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 376 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(376): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706051 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 376 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 377 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(377): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706052 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 377 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 378 ENET_DATA\[15\] port " "Ignored filter at DE2_CCD.out.sdc(378): ENET_DATA\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 378 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(378): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706052 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 378 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706052 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 379 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(379): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_DATA\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706053 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 379 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 380 ENET_RD_N port " "Ignored filter at DE2_CCD.out.sdc(380): ENET_RD_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 380 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(380): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706053 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 380 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 381 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(381): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RD_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706054 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 381 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 382 ENET_RST_N port " "Ignored filter at DE2_CCD.out.sdc(382): ENET_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 382 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(382): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706055 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 382 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 383 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(383): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706055 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 383 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706055 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 384 ENET_WR_N port " "Ignored filter at DE2_CCD.out.sdc(384): ENET_WR_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 384 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(384): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706056 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 384 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 385 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(385): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{ENET_WR_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706056 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 385 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 386 FL_ADDR\[0\] port " "Ignored filter at DE2_CCD.out.sdc(386): FL_ADDR\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706056 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 386 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(386): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706057 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 386 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 387 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(387): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706057 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 387 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706057 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 388 FL_ADDR\[1\] port " "Ignored filter at DE2_CCD.out.sdc(388): FL_ADDR\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 388 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(388): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706058 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 388 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 389 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(389): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706058 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 389 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 390 FL_ADDR\[2\] port " "Ignored filter at DE2_CCD.out.sdc(390): FL_ADDR\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 390 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(390): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706059 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 390 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 391 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(391): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706059 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 391 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 392 FL_ADDR\[3\] port " "Ignored filter at DE2_CCD.out.sdc(392): FL_ADDR\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 392 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(392): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706060 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 392 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 393 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(393): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706060 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 393 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 394 FL_ADDR\[4\] port " "Ignored filter at DE2_CCD.out.sdc(394): FL_ADDR\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 394 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(394): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706061 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 394 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 395 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(395): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706062 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 395 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706062 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 396 FL_ADDR\[5\] port " "Ignored filter at DE2_CCD.out.sdc(396): FL_ADDR\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 396 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(396): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706063 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 396 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706063 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 397 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(397): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706064 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 397 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706064 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 398 FL_ADDR\[6\] port " "Ignored filter at DE2_CCD.out.sdc(398): FL_ADDR\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 398 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(398): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706065 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 398 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 399 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(399): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706066 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 399 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 400 FL_ADDR\[7\] port " "Ignored filter at DE2_CCD.out.sdc(400): FL_ADDR\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 400 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(400): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706068 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 400 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706068 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 401 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(401): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706068 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 401 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706068 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 402 FL_ADDR\[8\] port " "Ignored filter at DE2_CCD.out.sdc(402): FL_ADDR\[8\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706069 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 402 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(402): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706070 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 402 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 403 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(403): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[8\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706071 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 403 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 404 FL_ADDR\[9\] port " "Ignored filter at DE2_CCD.out.sdc(404): FL_ADDR\[9\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 404 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(404): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706072 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 404 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 405 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(405): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[9\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706073 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 405 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 406 FL_ADDR\[10\] port " "Ignored filter at DE2_CCD.out.sdc(406): FL_ADDR\[10\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 406 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(406): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706074 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 406 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 407 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(407): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[10\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706075 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 407 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 408 FL_ADDR\[11\] port " "Ignored filter at DE2_CCD.out.sdc(408): FL_ADDR\[11\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 408 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(408): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706077 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 408 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 409 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(409): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[11\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706078 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 409 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 410 FL_ADDR\[12\] port " "Ignored filter at DE2_CCD.out.sdc(410): FL_ADDR\[12\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 410 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(410): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706080 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 410 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 411 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(411): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[12\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706081 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 411 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 412 FL_ADDR\[13\] port " "Ignored filter at DE2_CCD.out.sdc(412): FL_ADDR\[13\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 412 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(412): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706082 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 412 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 413 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(413): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[13\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706083 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 413 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 414 FL_ADDR\[14\] port " "Ignored filter at DE2_CCD.out.sdc(414): FL_ADDR\[14\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 414 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(414): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706084 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 414 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 415 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(415): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[14\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706084 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 415 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 416 FL_ADDR\[15\] port " "Ignored filter at DE2_CCD.out.sdc(416): FL_ADDR\[15\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 416 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(416): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706085 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 416 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 417 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(417): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[15\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706085 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 417 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 418 FL_ADDR\[16\] port " "Ignored filter at DE2_CCD.out.sdc(418): FL_ADDR\[16\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 418 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(418): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706086 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 418 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 419 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(419): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[16\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706086 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 419 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 420 FL_ADDR\[17\] port " "Ignored filter at DE2_CCD.out.sdc(420): FL_ADDR\[17\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 420 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(420): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706087 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 420 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 421 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(421): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[17\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706088 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 421 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 422 FL_ADDR\[18\] port " "Ignored filter at DE2_CCD.out.sdc(422): FL_ADDR\[18\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 422 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(422): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706088 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 422 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 423 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(423): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[18\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706089 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 423 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 424 FL_ADDR\[19\] port " "Ignored filter at DE2_CCD.out.sdc(424): FL_ADDR\[19\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 424 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(424): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706090 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 424 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 425 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(425): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[19\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706090 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 425 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 426 FL_ADDR\[20\] port " "Ignored filter at DE2_CCD.out.sdc(426): FL_ADDR\[20\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 426 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(426): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706091 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 426 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706091 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 427 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(427): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[20\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706091 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 427 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706091 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 428 FL_ADDR\[21\] port " "Ignored filter at DE2_CCD.out.sdc(428): FL_ADDR\[21\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 428 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(428): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706092 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 428 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706092 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 429 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(429): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_ADDR\[21\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706093 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 429 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706093 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 430 FL_CE_N port " "Ignored filter at DE2_CCD.out.sdc(430): FL_CE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706093 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 430 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(430): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706094 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 430 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 431 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(431): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_CE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706095 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 431 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706095 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 432 FL_DQ\[0\] port " "Ignored filter at DE2_CCD.out.sdc(432): FL_DQ\[0\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 432 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(432): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706096 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 432 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 433 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(433): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[0\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706097 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 433 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 434 FL_DQ\[1\] port " "Ignored filter at DE2_CCD.out.sdc(434): FL_DQ\[1\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 434 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(434): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706098 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 434 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 435 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(435): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[1\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706098 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 435 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 436 FL_DQ\[2\] port " "Ignored filter at DE2_CCD.out.sdc(436): FL_DQ\[2\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 436 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(436): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706099 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 436 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 437 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(437): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[2\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706100 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 437 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 438 FL_DQ\[3\] port " "Ignored filter at DE2_CCD.out.sdc(438): FL_DQ\[3\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 438 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(438): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706101 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 438 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 439 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(439): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[3\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706102 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 439 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 440 FL_DQ\[4\] port " "Ignored filter at DE2_CCD.out.sdc(440): FL_DQ\[4\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 440 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(440): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706103 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 440 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706103 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 441 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(441): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[4\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706104 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 441 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706104 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 442 FL_DQ\[5\] port " "Ignored filter at DE2_CCD.out.sdc(442): FL_DQ\[5\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706104 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 442 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(442): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706105 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 442 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 443 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(443): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[5\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706105 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 443 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 444 FL_DQ\[6\] port " "Ignored filter at DE2_CCD.out.sdc(444): FL_DQ\[6\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 444 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(444): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706106 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 444 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 445 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(445): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[6\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706106 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 445 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 446 FL_DQ\[7\] port " "Ignored filter at DE2_CCD.out.sdc(446): FL_DQ\[7\] could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 446 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(446): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706107 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 446 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706107 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 447 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(447): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_DQ\[7\]\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706107 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 447 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706107 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 448 FL_OE_N port " "Ignored filter at DE2_CCD.out.sdc(448): FL_OE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 448 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(448): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706108 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 448 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 449 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(449): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_OE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706108 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 449 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706108 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 450 FL_RST_N port " "Ignored filter at DE2_CCD.out.sdc(450): FL_RST_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 450 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(450): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706109 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 450 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706109 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 451 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(451): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_RST_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706109 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 451 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706109 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 452 FL_WE_N port " "Ignored filter at DE2_CCD.out.sdc(452): FL_WE_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 452 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(452): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706110 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 452 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706110 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 453 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(453): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{FL_WE_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706110 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 453 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706110 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 702 OTG_DACK0_N port " "Ignored filter at DE2_CCD.out.sdc(702): OTG_DACK0_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706122 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK0_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706123 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706123 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 704 OTG_DACK1_N port " "Ignored filter at DE2_CCD.out.sdc(704): OTG_DACK1_N could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706123 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706123 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_DACK1_N\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706124 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706124 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 738 OTG_FSPEED port " "Ignored filter at DE2_CCD.out.sdc(738): OTG_FSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706126 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_FSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706126 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 740 OTG_LSPEED port " "Ignored filter at DE2_CCD.out.sdc(740): OTG_LSPEED could not be matched with a port" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706127 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{OTG_LSPEED\}\]" {  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558125706128 ""}  } { { "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" "" { Text "C:/Users/Harris Mohamed/Documents/College/Projects/Camera/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1558125706128 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125706149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125706149 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125706149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125706149 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125706149 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125706149 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125706159 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125706159 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125706159 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125706159 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125706159 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558125706159 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558125706161 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558125706225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.030 " "Worst-case setup slack is 5.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.030               0.000 clk  " "    5.030               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125706386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.207 " "Worst-case hold slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 clk  " "    0.207               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125706401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.552 " "Worst-case recovery slack is 12.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.552               0.000 clk  " "   12.552               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125706411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.653 " "Worst-case removal slack is 3.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.653               0.000 clk  " "    3.653               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125706513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.573 " "Worst-case minimum pulse width slack is 9.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.573               0.000 clk  " "    9.573               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125706521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125706521 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558125706589 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125706606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 42 " "Number of Synchronizer Chains Found: 42" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125706606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125706606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125706606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.767 ns " "Worst Case Available Settling Time: 34.767 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125706606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125706606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125706606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125706606 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125706606 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558125706616 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558125706652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558125707238 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125707391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125707391 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125707391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125707391 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125707391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125707391 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125707397 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125707397 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125707397 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125707397 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125707397 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558125707397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.830 " "Worst-case setup slack is 5.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.830               0.000 clk  " "    5.830               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.176 " "Worst-case hold slack is 0.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clk  " "    0.176               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.374 " "Worst-case recovery slack is 13.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.374               0.000 clk  " "   13.374               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.447 " "Worst-case removal slack is 3.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.447               0.000 clk  " "    3.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.551 " "Worst-case minimum pulse width slack is 9.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.551               0.000 clk  " "    9.551               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707481 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558125707551 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 42 " "Number of Synchronizer Chains Found: 42" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.192 ns " "Worst Case Available Settling Time: 35.192 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707568 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125707568 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558125707579 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] CCD_MCLK " "Register Sdram_Control_4Port:u6\|my_Sdram_RD_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_ssp1:auto_generated\|altsyncram_5u81:fifo_ram\|q_b\[2\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125707750 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125707750 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125707751 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125707751 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558125707751 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558125707751 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125707755 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558125707755 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125707755 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125707755 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558125707755 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558125707755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.100 " "Worst-case setup slack is 6.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.100               0.000 clk  " "    6.100               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 clk  " "    0.040               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.296 " "Worst-case recovery slack is 14.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.296               0.000 clk  " "   14.296               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.727 " "Worst-case removal slack is 2.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.727               0.000 clk  " "    2.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.152 " "Worst-case minimum pulse width slack is 9.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.152               0.000 clk  " "    9.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558125707837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558125707837 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1558125707921 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 42 " "Number of Synchronizer Chains Found: 42" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.443 ns " "Worst Case Available Settling Time: 37.443 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707936 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558125707936 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558125707936 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558125708718 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558125708718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 257 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558125708929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 15:41:48 2019 " "Processing ended: Fri May 17 15:41:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558125708929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558125708929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558125708929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558125708929 ""}
