

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Fri Dec  6 22:00:55 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9575425|  9575425| 95.754 ms | 95.754 ms |  9575425|  9575425|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2       |  9575424|  9575424|      6234|          -|          -|  1536|    no    |
        | + LINEAR_FORWARD_NO_MUL_LOOP_3      |     6156|     6156|      1026|          -|          -|     6|    no    |
        |  ++ LINEAR_FORWARD_NO_MUL_LOOP_4    |     1024|     1024|        16|          -|          -|    64|    no    |
        |   +++ LINEAR_FORWARD_NO_MUL_LOOP_5  |       12|       12|         3|          -|          -|     4|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 4 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%w_scale_V_read = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %w_scale_V)" [./layer.h:112]   --->   Operation 86 'read' 'w_scale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%scales_0_V_read_1 = call i40 @_ssdm_op_Read.ap_auto.i40(i40 %scales_0_V_read)" [./layer.h:112]   --->   Operation 87 'read' 'scales_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i22 %w_scale_V_read to i61" [./layer.h:119]   --->   Operation 88 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1834)" [./layer.h:119]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i40 %scales_0_V_read_1 to i61" [./layer.h:134]   --->   Operation 90 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (8.51ns)   --->   "%mul_ln1148 = mul i61 %zext_ln119, %sext_ln1148" [./layer.h:134]   --->   Operation 91 'mul' 'mul_ln1148' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i61 %mul_ln1148 to i72" [./layer.h:120]   --->   Operation 92 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 93 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%j_0_0 = phi i11 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln120, %LINEAR_FORWARD_NO_MUL_LOOP_2_end ]" [./layer.h:120]   --->   Operation 94 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.88ns)   --->   "%icmp_ln120 = icmp eq i11 %j_0_0, -512" [./layer.h:120]   --->   Operation 95 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 96 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln120 = add i11 %j_0_0, 1" [./layer.h:120]   --->   Operation 97 'add' 'add_ln120' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_2_begin" [./layer.h:120]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1835) nounwind" [./layer.h:120]   --->   Operation 99 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1835)" [./layer.h:120]   --->   Operation 100 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i11 %j_0_0 to i64" [./layer.h:124]   --->   Operation 101 'zext' 'zext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i11 %j_0_0 to i21" [./layer.h:130]   --->   Operation 102 'zext' 'zext_ln1265' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [1536 x i40]* %output_0_V, i64 0, i64 %zext_ln124" [./layer.h:130]   --->   Operation 103 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:121]   --->   Operation 104 'br' <Predicate = (!icmp_ln120)> <Delay = 1.76>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1834, i32 %tmp)" [./layer.h:136]   --->   Operation 105 'specregionend' 'empty' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [./layer.h:137]   --->   Operation 106 'ret' <Predicate = (icmp_ln120)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_2_begin ], [ %add_ln121, %LINEAR_FORWARD_NO_MUL_LOOP_3_end ]" [./layer.h:121]   --->   Operation 107 'phi' 'ko_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.13ns)   --->   "%icmp_ln121 = icmp eq i3 %ko_0_0, -2" [./layer.h:121]   --->   Operation 108 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 109 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.65ns)   --->   "%add_ln121 = add i3 %ko_0_0, 1" [./layer.h:121]   --->   Operation 110 'add' 'add_ln121' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121, label %LINEAR_FORWARD_NO_MUL_LOOP_2_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3_begin" [./layer.h:121]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1836) nounwind" [./layer.h:121]   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)" [./layer.h:121]   --->   Operation 113 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln2 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %ko_0_0, i6 0)" [./layer.h:123]   --->   Operation 114 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:122]   --->   Operation 115 'br' <Predicate = (!icmp_ln121)> <Delay = 1.76>
ST_3 : Operation 116 [2/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 116 'load' 'output_0_V_load' <Predicate = (icmp_ln121)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%ki_0_0 = phi i7 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_3_begin ], [ %add_ln122, %LINEAR_FORWARD_NO_MUL_LOOP_4_end ]" [./layer.h:122]   --->   Operation 117 'phi' 'ki_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i7 %ki_0_0 to i9" [./layer.h:122]   --->   Operation 118 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.48ns)   --->   "%icmp_ln122 = icmp eq i7 %ki_0_0, -64" [./layer.h:122]   --->   Operation 119 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 120 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.87ns)   --->   "%add_ln122 = add i7 %ki_0_0, 1" [./layer.h:122]   --->   Operation 121 'add' 'add_ln122' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %LINEAR_FORWARD_NO_MUL_LOOP_3_end, label %LINEAR_FORWARD_NO_MUL_LOOP_4_begin" [./layer.h:122]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.82ns)   --->   "%add_ln123 = add i9 %zext_ln122, %shl_ln2" [./layer.h:123]   --->   Operation 123 'add' 'add_ln123' <Predicate = (!icmp_ln122)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp_20)" [./layer.h:133]   --->   Operation 124 'specregionend' 'empty_97' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:121]   --->   Operation 125 'br' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_57 = call i20 @_ssdm_op_BitConcatenate.i20.i9.i11(i9 %add_ln123, i11 0)" [./layer.h:124]   --->   Operation 126 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i20 %tmp_57 to i21" [./layer.h:124]   --->   Operation 127 'zext' 'zext_ln124_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_58 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %add_ln123, i9 0)" [./layer.h:124]   --->   Operation 128 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i18 %tmp_58 to i21" [./layer.h:124]   --->   Operation 129 'zext' 'zext_ln124_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln124 = sub i21 %zext_ln124_2, %zext_ln124_3" [./layer.h:124]   --->   Operation 130 'sub' 'sub_ln124' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i21 %sub_ln124, %zext_ln1265" [./layer.h:124]   --->   Operation 131 'add' 'add_ln124' <Predicate = true> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i21 %add_ln124 to i64" [./layer.h:124]   --->   Operation 132 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%packed_weights_addr = getelementptr [589824 x i8]* %packed_weights, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 133 'getelementptr' 'packed_weights_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%packed_weights_load = load i8* %packed_weights_addr, align 1" [./layer.h:124]   --->   Operation 134 'load' 'packed_weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1837) nounwind" [./layer.h:122]   --->   Operation 135 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1837)" [./layer.h:122]   --->   Operation 136 'specregionbegin' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_56 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %add_ln123, i2 0)" [./layer.h:128]   --->   Operation 137 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i11 %tmp_56 to i12" [./layer.h:124]   --->   Operation 138 'zext' 'zext_ln124_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/2] (3.25ns)   --->   "%packed_weights_load = load i8* %packed_weights_addr, align 1" [./layer.h:124]   --->   Operation 139 'load' 'packed_weights_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_6 : Operation 140 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:125]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 4.89>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%l_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_4_begin ], [ %add_ln125, %_ifconv ]" [./layer.h:125]   --->   Operation 141 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.13ns)   --->   "%icmp_ln125 = icmp eq i3 %l_0_0, -4" [./layer.h:125]   --->   Operation 142 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 143 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (1.65ns)   --->   "%add_ln125 = add i3 %l_0_0, 1" [./layer.h:125]   --->   Operation 144 'add' 'add_ln125' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %LINEAR_FORWARD_NO_MUL_LOOP_4_end, label %_ifconv" [./layer.h:125]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln126)   --->   "%shl_ln126 = shl i3 %l_0_0, 1" [./layer.h:126]   --->   Operation 146 'shl' 'shl_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln126)   --->   "%zext_ln126 = zext i3 %shl_ln126 to i8" [./layer.h:126]   --->   Operation 147 'zext' 'zext_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (3.14ns) (out node of the LUT)   --->   "%lshr_ln126 = lshr i8 %packed_weights_load, %zext_ln126" [./layer.h:126]   --->   Operation 148 'lshr' 'lshr_ln126' <Predicate = (!icmp_ln125)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %lshr_ln126 to i2" [./layer.h:126]   --->   Operation 149 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i3 %l_0_0 to i12" [./layer.h:128]   --->   Operation 150 'zext' 'zext_ln700' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (1.63ns)   --->   "%add_ln700 = add i12 %zext_ln124_1, %zext_ln700" [./layer.h:128]   --->   Operation 151 'add' 'add_ln700' <Predicate = (!icmp_ln125)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i12 %add_ln700 to i64" [./layer.h:128]   --->   Operation 152 'zext' 'zext_ln700_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [1536 x i8]* %input_0_V, i64 0, i64 %zext_ln700_1" [./layer.h:128]   --->   Operation 153 'getelementptr' 'input_0_V_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 154 [2/2] (3.25ns)   --->   "%input_0_V_load = load i8* %input_0_V_addr, align 1" [./layer.h:128]   --->   Operation 154 'load' 'input_0_V_load' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_7 : Operation 155 [2/2] (3.25ns)   --->   "%output_0_V_load_1 = load i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 155 'load' 'output_0_V_load_1' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1837, i32 %tmp_21)" [./layer.h:132]   --->   Operation 156 'specregionend' 'empty_99' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:122]   --->   Operation 157 'br' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.04>
ST_8 : Operation 158 [1/1] (0.95ns)   --->   "%icmp_ln128 = icmp eq i2 %trunc_ln126, 1" [./layer.h:128]   --->   Operation 158 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/2] (3.25ns)   --->   "%input_0_V_load = load i8* %input_0_V_addr, align 1" [./layer.h:128]   --->   Operation 159 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_8 : Operation 160 [1/1] (0.95ns)   --->   "%icmp_ln129 = icmp eq i2 %trunc_ln126, -2" [./layer.h:129]   --->   Operation 160 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (1.91ns)   --->   "%sub_ln701 = sub i8 0, %input_0_V_load" [./layer.h:129]   --->   Operation 161 'sub' 'sub_ln701' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%xor_ln128 = xor i1 %icmp_ln128, true" [./layer.h:128]   --->   Operation 162 'xor' 'xor_ln128' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%and_ln129 = and i1 %icmp_ln129, %xor_ln128" [./layer.h:129]   --->   Operation 163 'and' 'and_ln129' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/2] (3.25ns)   --->   "%output_0_V_load_1 = load i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 164 'load' 'output_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %input_0_V_load, i8 0" [./layer.h:128]   --->   Operation 165 'select' 'select_ln128' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%select_ln129 = select i1 %and_ln129, i8 %sub_ln701, i8 %select_ln128" [./layer.h:129]   --->   Operation 166 'select' 'select_ln129' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%shl_ln4 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %select_ln129, i16 0)" [./layer.h:130]   --->   Operation 167 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln703)   --->   "%sext_ln703 = sext i24 %shl_ln4 to i40" [./layer.h:130]   --->   Operation 168 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (2.87ns) (out node of the LUT)   --->   "%add_ln703 = add i40 %sext_ln703, %output_0_V_load_1" [./layer.h:130]   --->   Operation 169 'add' 'add_ln703' <Predicate = true> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind" [./layer.h:125]   --->   Operation 170 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (3.25ns)   --->   "store i40 %add_ln703, i40* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 171 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:125]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 8.32>
ST_10 : Operation 173 [1/2] (3.25ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 173 'load' 'output_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln = call i72 @_ssdm_op_BitConcatenate.i72.i40.i32(i40 %output_0_V_load, i32 0)" [./layer.h:134]   --->   Operation 174 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [76/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 175 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 4> <Delay = 5.07>
ST_11 : Operation 176 [75/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 176 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 5.07>
ST_12 : Operation 177 [74/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 177 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 5.07>
ST_13 : Operation 178 [73/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 178 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 5.07>
ST_14 : Operation 179 [72/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 179 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 5.07>
ST_15 : Operation 180 [71/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 180 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 5.07>
ST_16 : Operation 181 [70/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 181 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 5.07>
ST_17 : Operation 182 [69/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 182 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 5.07>
ST_18 : Operation 183 [68/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 183 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 5.07>
ST_19 : Operation 184 [67/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 184 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 5.07>
ST_20 : Operation 185 [66/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 185 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 5.07>
ST_21 : Operation 186 [65/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 5.07>
ST_22 : Operation 187 [64/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 5.07>
ST_23 : Operation 188 [63/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 5.07>
ST_24 : Operation 189 [62/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 5.07>
ST_25 : Operation 190 [61/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 5.07>
ST_26 : Operation 191 [60/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 5.07>
ST_27 : Operation 192 [59/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 5.07>
ST_28 : Operation 193 [58/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 5.07>
ST_29 : Operation 194 [57/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 5.07>
ST_30 : Operation 195 [56/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 5.07>
ST_31 : Operation 196 [55/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 5.07>
ST_32 : Operation 197 [54/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 5.07>
ST_33 : Operation 198 [53/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 5.07>
ST_34 : Operation 199 [52/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 5.07>
ST_35 : Operation 200 [51/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 5.07>
ST_36 : Operation 201 [50/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 5.07>
ST_37 : Operation 202 [49/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 5.07>
ST_38 : Operation 203 [48/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 5.07>
ST_39 : Operation 204 [47/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 5.07>
ST_40 : Operation 205 [46/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 5.07>
ST_41 : Operation 206 [45/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 5.07>
ST_42 : Operation 207 [44/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 5.07>
ST_43 : Operation 208 [43/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 5.07>
ST_44 : Operation 209 [42/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 5.07>
ST_45 : Operation 210 [41/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 5.07>
ST_46 : Operation 211 [40/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 5.07>
ST_47 : Operation 212 [39/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 5.07>
ST_48 : Operation 213 [38/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 42> <Delay = 5.07>
ST_49 : Operation 214 [37/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 43> <Delay = 5.07>
ST_50 : Operation 215 [36/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 215 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 44> <Delay = 5.07>
ST_51 : Operation 216 [35/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 45> <Delay = 5.07>
ST_52 : Operation 217 [34/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 46> <Delay = 5.07>
ST_53 : Operation 218 [33/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 47> <Delay = 5.07>
ST_54 : Operation 219 [32/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 48> <Delay = 5.07>
ST_55 : Operation 220 [31/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 49> <Delay = 5.07>
ST_56 : Operation 221 [30/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 50> <Delay = 5.07>
ST_57 : Operation 222 [29/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 51> <Delay = 5.07>
ST_58 : Operation 223 [28/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 52> <Delay = 5.07>
ST_59 : Operation 224 [27/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 53> <Delay = 5.07>
ST_60 : Operation 225 [26/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 225 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 54> <Delay = 5.07>
ST_61 : Operation 226 [25/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 55> <Delay = 5.07>
ST_62 : Operation 227 [24/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 227 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 56> <Delay = 5.07>
ST_63 : Operation 228 [23/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 228 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 57> <Delay = 5.07>
ST_64 : Operation 229 [22/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 58> <Delay = 5.07>
ST_65 : Operation 230 [21/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 230 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 59> <Delay = 5.07>
ST_66 : Operation 231 [20/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 231 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 60> <Delay = 5.07>
ST_67 : Operation 232 [19/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 232 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 61> <Delay = 5.07>
ST_68 : Operation 233 [18/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 233 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 62> <Delay = 5.07>
ST_69 : Operation 234 [17/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 234 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 63> <Delay = 5.07>
ST_70 : Operation 235 [16/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 235 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 64> <Delay = 5.07>
ST_71 : Operation 236 [15/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 236 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 65> <Delay = 5.07>
ST_72 : Operation 237 [14/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 237 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 66> <Delay = 5.07>
ST_73 : Operation 238 [13/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 238 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 67> <Delay = 5.07>
ST_74 : Operation 239 [12/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 239 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 68> <Delay = 5.07>
ST_75 : Operation 240 [11/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 240 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 69> <Delay = 5.07>
ST_76 : Operation 241 [10/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 241 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 70> <Delay = 5.07>
ST_77 : Operation 242 [9/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 242 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 71> <Delay = 5.07>
ST_78 : Operation 243 [8/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 243 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 72> <Delay = 5.07>
ST_79 : Operation 244 [7/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 244 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 73> <Delay = 5.07>
ST_80 : Operation 245 [6/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 245 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 74> <Delay = 5.07>
ST_81 : Operation 246 [5/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 246 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 75> <Delay = 5.07>
ST_82 : Operation 247 [4/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 247 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 76> <Delay = 5.07>
ST_83 : Operation 248 [3/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 248 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 77> <Delay = 5.07>
ST_84 : Operation 249 [2/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 249 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 78> <Delay = 8.32>
ST_85 : Operation 250 [1/76] (5.07ns)   --->   "%sdiv_ln1148 = sdiv i72 %shl_ln, %sext_ln120" [./layer.h:134]   --->   Operation 250 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 5.07> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 75> <II = 40> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i72 %sdiv_ln1148 to i40" [./layer.h:134]   --->   Operation 251 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 252 [1/1] (3.25ns)   --->   "store i40 %trunc_ln703, i40* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 252 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_85 : Operation 253 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1835, i32 %tmp_s)" [./layer.h:135]   --->   Operation 253 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 254 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'w_scale_V' (./layer.h:112) [6]  (0 ns)
	'mul' operation ('mul_ln1148', ./layer.h:134) [11]  (8.51 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('j_0_0', ./layer.h:120) with incoming values : ('add_ln120', ./layer.h:120) [15]  (0 ns)
	'icmp' operation ('icmp_ln120', ./layer.h:120) [16]  (1.88 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('output_0_V_load', ./layer.h:134) on array 'output_0_V' [98]  (3.25 ns)

 <State 4>: 1.87ns
The critical path consists of the following:
	'phi' operation ('ki_0_0', ./layer.h:122) with incoming values : ('add_ln122', ./layer.h:122) [39]  (0 ns)
	'add' operation ('add_ln122', ./layer.h:122) [43]  (1.87 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'sub' operation ('sub_ln124', ./layer.h:124) [55]  (0 ns)
	'add' operation ('add_ln124', ./layer.h:124) [56]  (4.05 ns)
	'getelementptr' operation ('packed_weights_addr', ./layer.h:124) [58]  (0 ns)
	'load' operation ('packed_weights_load', ./layer.h:124) on array 'packed_weights' [59]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('packed_weights_load', ./layer.h:124) on array 'packed_weights' [59]  (3.25 ns)

 <State 7>: 4.89ns
The critical path consists of the following:
	'phi' operation ('l_0_0', ./layer.h:125) with incoming values : ('add_ln125', ./layer.h:125) [62]  (0 ns)
	'add' operation ('add_ln700', ./layer.h:128) [75]  (1.64 ns)
	'getelementptr' operation ('input_0_V_addr', ./layer.h:128) [77]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:128) on array 'input_0_V' [78]  (3.25 ns)

 <State 8>: 8.05ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:128) on array 'input_0_V' [78]  (3.25 ns)
	'sub' operation ('sub_ln701', ./layer.h:129) [80]  (1.92 ns)
	'select' operation ('select_ln129', ./layer.h:129) [85]  (0 ns)
	'add' operation ('add_ln703', ./layer.h:130) [88]  (2.88 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln130', ./layer.h:130) of variable 'add_ln703', ./layer.h:130 on array 'output_0_V' [89]  (3.25 ns)

 <State 10>: 8.32ns
The critical path consists of the following:
	'load' operation ('output_0_V_load', ./layer.h:134) on array 'output_0_V' [98]  (3.25 ns)
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 11>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 12>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 20>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 21>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 22>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 24>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 25>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 26>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 27>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 28>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 29>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 30>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 31>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 32>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 33>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 34>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 35>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 36>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 37>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 38>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 39>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 40>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 41>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 42>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 43>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 44>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 45>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 46>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 47>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 48>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 49>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 50>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 52>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 53>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 54>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 55>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 56>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 57>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 58>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 59>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 60>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 61>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 62>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 63>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 64>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 66>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 67>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 68>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 69>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 70>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 71>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 72>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 73>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 74>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 75>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 76>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 77>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 78>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 79>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 80>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 81>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 82>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 83>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 84>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)

 <State 85>: 8.32ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./layer.h:134) [100]  (5.07 ns)
	'store' operation ('store_ln134', ./layer.h:134) of variable 'trunc_ln703', ./layer.h:134 on array 'output_0_V' [102]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
