{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698094343006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698094343007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 14:52:22 2023 " "Processing started: Mon Oct 23 14:52:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698094343007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094343007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094343007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698094343129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698094343129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ArchALU " "Found design unit 1: ALU-ArchALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348974 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094348974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LeftShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter-ArchLeftShifter " "Found design unit 1: LeftShifter-ArchLeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348975 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094348975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithmeticShiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ArithmeticShiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ArchArithmeticShiftRight " "Found design unit 1: ArithmeticShiftRight-ArchArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348976 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094348976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complement2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Complement2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complement2-ArchComplement2 " "Found design unit 1: Complement2-ArchComplement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348977 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complement2 " "Found entity 1: Complement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094348977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348977 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094348977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchShifterDisplay " "Found design unit 1: Display-ArchShifterDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348978 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094348978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderBCD-ArchDecoder " "Found design unit 1: DecoderBCD-ArchDecoder" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348979 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderBCD " "Found entity 1: DecoderBCD" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094348979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder3-ArchFullAdder " "Found design unit 1: FullAdder3-ArchFullAdder" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348979 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder3 " "Found entity 1: FullAdder3" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094348979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094348979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698094349014 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B ALU.vhd(15) " "VHDL Signal Declaration warning at ALU.vhd(15): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cons ALU.vhd(22) " "VHDL Signal Declaration warning at ALU.vhd(22): used explicit default value for signal \"cons\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShifterOutput ALU.vhd(95) " "VHDL Process Statement warning at ALU.vhd(95): signal \"leftShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(95) " "VHDL Process Statement warning at ALU.vhd(95): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(95) " "VHDL Process Statement warning at ALU.vhd(95): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asrShifterOutput ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"asrShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complementOutput ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"complementOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSumABLSB ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"partialSumABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(115) " "VHDL Process Statement warning at ALU.vhd(115): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(116) " "VHDL Process Statement warning at ALU.vhd(116): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(121) " "VHDL Process Statement warning at ALU.vhd(121): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(121) " "VHDL Process Statement warning at ALU.vhd(121): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSubABLSB ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"partialSubABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(125) " "VHDL Process Statement warning at ALU.vhd(125): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "displayMessage2 ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): inferring latch(es) for signal or variable \"displayMessage2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "auxAdderCarryOut ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): inferring latch(es) for signal or variable \"auxAdderCarryOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arithResult ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): inferring latch(es) for signal or variable \"arithResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[0\] ALU.vhd(89) " "Inferred latch for \"arithResult\[0\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[1\] ALU.vhd(89) " "Inferred latch for \"arithResult\[1\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[2\] ALU.vhd(89) " "Inferred latch for \"arithResult\[2\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[3\] ALU.vhd(89) " "Inferred latch for \"arithResult\[3\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[4\] ALU.vhd(89) " "Inferred latch for \"arithResult\[4\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[5\] ALU.vhd(89) " "Inferred latch for \"arithResult\[5\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[6\] ALU.vhd(89) " "Inferred latch for \"arithResult\[6\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[7\] ALU.vhd(89) " "Inferred latch for \"arithResult\[7\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[8\] ALU.vhd(89) " "Inferred latch for \"arithResult\[8\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[9\] ALU.vhd(89) " "Inferred latch for \"arithResult\[9\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[0\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[0\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[1\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[1\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[2\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[2\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349017 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[3\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[3\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[4\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[4\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[5\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[5\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[6\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[6\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[7\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[7\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[8\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[8\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[9\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[9\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[10\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[10\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[11\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[11\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[12\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[12\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[13\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[13\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[14\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[14\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[15\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[15\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[16\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[16\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[17\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[17\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[18\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[18\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[19\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[19\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[20\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[20\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[21\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[21\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[22\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[22\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[23\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[23\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[24\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[24\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[25\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[25\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[26\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[26\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[27\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[27\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter LeftShifter:LfShift " "Elaborating entity \"LeftShifter\" for hierarchy \"LeftShifter:LfShift\"" {  } { { "ALU.vhd" "LfShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349018 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LeftShifter.vhd(19) " "VHDL Process Statement warning at LeftShifter.vhd(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349020 "|ALU|LeftShifter:LfShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRight ArithmeticShiftRight:ASRShift " "Elaborating entity \"ArithmeticShiftRight\" for hierarchy \"ArithmeticShiftRight:ASRShift\"" {  } { { "ALU.vhd" "ASRShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349020 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ArithmeticShiftRight.vhd(20) " "VHDL Process Statement warning at ArithmeticShiftRight.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349021 "|ALU|ArithmeticShiftRight:ASRShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement2 Complement2:Comp2 " "Elaborating entity \"Complement2\" for hierarchy \"Complement2:Comp2\"" {  } { { "ALU.vhd" "Comp2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349022 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Complement2.vhd(17) " "VHDL Process Statement warning at Complement2.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349023 "|ALU|Complement2:Comp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output Complement2.vhd(30) " "VHDL Process Statement warning at Complement2.vhd(30): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349023 "|ALU|Complement2:Comp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder3 FullAdder3:\\adder:0:FullAdder " "Elaborating entity \"FullAdder3\" for hierarchy \"FullAdder3:\\adder:0:FullAdder\"" {  } { { "ALU.vhd" "\\adder:0:FullAdder" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCD\"" {  } { { "ALU.vhd" "BCD" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderBCD DecoderBCD:Decoder " "Elaborating entity \"DecoderBCD\" for hierarchy \"DecoderBCD:Decoder\"" {  } { { "ALU.vhd" "Decoder" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349026 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter DecoderBCD.vhd(11) " "Verilog HDL or VHDL warning at DecoderBCD.vhd(11): object \"counter\" assigned a value but never read" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698094349027 "|ALU|DecoderBCD:Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decodedMessage DecoderBCD.vhd(39) " "VHDL Process Statement warning at DecoderBCD.vhd(39): signal \"decodedMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349027 "|ALU|DecoderBCD:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:PrintArithResult " "Elaborating entity \"Display\" for hierarchy \"Display:PrintArithResult\"" {  } { { "ALU.vhd" "PrintArithResult" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349028 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux Display.vhd(32) " "Verilog HDL or VHDL warning at Display.vhd(32): object \"aux\" assigned a value but never read" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputMessage Display.vhd(35) " "VHDL Process Statement warning at Display.vhd(35): signal \"inputMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "message Display.vhd(26) " "VHDL Process Statement warning at Display.vhd(26): inferring latch(es) for signal or variable \"message\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[0\] Display.vhd(26) " "Inferred latch for \"message\[0\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[1\] Display.vhd(26) " "Inferred latch for \"message\[1\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[2\] Display.vhd(26) " "Inferred latch for \"message\[2\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[3\] Display.vhd(26) " "Inferred latch for \"message\[3\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[4\] Display.vhd(26) " "Inferred latch for \"message\[4\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[5\] Display.vhd(26) " "Inferred latch for \"message\[5\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[6\] Display.vhd(26) " "Inferred latch for \"message\[6\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[7\] Display.vhd(26) " "Inferred latch for \"message\[7\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[8\] Display.vhd(26) " "Inferred latch for \"message\[8\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[9\] Display.vhd(26) " "Inferred latch for \"message\[9\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\] Display.vhd(26) " "Inferred latch for \"message\[10\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\] Display.vhd(26) " "Inferred latch for \"message\[11\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\] Display.vhd(26) " "Inferred latch for \"message\[12\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\] Display.vhd(26) " "Inferred latch for \"message\[13\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\] Display.vhd(26) " "Inferred latch for \"message\[14\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\] Display.vhd(26) " "Inferred latch for \"message\[15\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[16\] Display.vhd(26) " "Inferred latch for \"message\[16\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[17\] Display.vhd(26) " "Inferred latch for \"message\[17\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[18\] Display.vhd(26) " "Inferred latch for \"message\[18\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[19\] Display.vhd(26) " "Inferred latch for \"message\[19\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[20\] Display.vhd(26) " "Inferred latch for \"message\[20\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[21\] Display.vhd(26) " "Inferred latch for \"message\[21\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[22\] Display.vhd(26) " "Inferred latch for \"message\[22\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[23\] Display.vhd(26) " "Inferred latch for \"message\[23\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[24\] Display.vhd(26) " "Inferred latch for \"message\[24\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[25\] Display.vhd(26) " "Inferred latch for \"message\[25\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[26\] Display.vhd(26) " "Inferred latch for \"message\[26\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[27\] Display.vhd(26) " "Inferred latch for \"message\[27\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349032 "|ALU|Display:PrintArithResult"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094349452 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094349452 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094349452 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094349452 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094349452 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094349452 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698094349452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349482 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698094349482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349572 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698094349572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_ccm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349612 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698094349612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9km " "Found entity 1: lpm_divide_9km" {  } { { "db/lpm_divide_9km.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_9km.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094349641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349641 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698094349641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094349679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094349679 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintArithResult\|message\[24\] Display:PrintArithResult\|message\[21\] " "Duplicate LATCH primitive \"Display:PrintArithResult\|message\[24\]\" merged with LATCH primitive \"Display:PrintArithResult\|message\[21\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintArithResult\|message\[25\] Display:PrintArithResult\|message\[21\] " "Duplicate LATCH primitive \"Display:PrintArithResult\|message\[25\]\" merged with LATCH primitive \"Display:PrintArithResult\|message\[21\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintArithResult\|message\[26\] Display:PrintArithResult\|message\[21\] " "Duplicate LATCH primitive \"Display:PrintArithResult\|message\[26\]\" merged with LATCH primitive \"Display:PrintArithResult\|message\[21\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintArithResult\|message\[23\] Display:PrintArithResult\|message\[22\] " "Duplicate LATCH primitive \"Display:PrintArithResult\|message\[23\]\" merged with LATCH primitive \"Display:PrintArithResult\|message\[22\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[19\] displayMessage2\[14\] " "Duplicate LATCH primitive \"displayMessage2\[19\]\" merged with LATCH primitive \"displayMessage2\[14\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[26\] displayMessage2\[14\] " "Duplicate LATCH primitive \"displayMessage2\[26\]\" merged with LATCH primitive \"displayMessage2\[14\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[1\] displayMessage2\[0\] " "Duplicate LATCH primitive \"displayMessage2\[1\]\" merged with LATCH primitive \"displayMessage2\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[4\] displayMessage2\[0\] " "Duplicate LATCH primitive \"displayMessage2\[4\]\" merged with LATCH primitive \"displayMessage2\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[6\] displayMessage2\[0\] " "Duplicate LATCH primitive \"displayMessage2\[6\]\" merged with LATCH primitive \"displayMessage2\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[22\] displayMessage2\[21\] " "Duplicate LATCH primitive \"displayMessage2\[22\]\" merged with LATCH primitive \"displayMessage2\[21\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[3\] displayMessage2\[7\] " "Duplicate LATCH primitive \"displayMessage2\[3\]\" merged with LATCH primitive \"displayMessage2\[7\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[9\] displayMessage2\[8\] " "Duplicate LATCH primitive \"displayMessage2\[9\]\" merged with LATCH primitive \"displayMessage2\[8\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[5\] displayMessage2\[2\] " "Duplicate LATCH primitive \"displayMessage2\[5\]\" merged with LATCH primitive \"displayMessage2\[2\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[27\] displayMessage2\[23\] " "Duplicate LATCH primitive \"displayMessage2\[27\]\" merged with LATCH primitive \"displayMessage2\[23\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[20\] displayMessage2\[17\] " "Duplicate LATCH primitive \"displayMessage2\[20\]\" merged with LATCH primitive \"displayMessage2\[17\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[19\] Display:PrintMessage\|message\[14\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[19\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[14\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[26\] Display:PrintMessage\|message\[14\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[26\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[14\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[1\] Display:PrintMessage\|message\[0\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[1\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[0\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[4\] Display:PrintMessage\|message\[0\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[4\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[0\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[6\] Display:PrintMessage\|message\[0\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[6\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[0\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[22\] Display:PrintMessage\|message\[21\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[22\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[21\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[3\] Display:PrintMessage\|message\[7\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[3\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[7\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[9\] Display:PrintMessage\|message\[8\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[9\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[8\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[5\] Display:PrintMessage\|message\[2\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[5\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[2\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[27\] Display:PrintMessage\|message\[23\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[27\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[23\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[20\] Display:PrintMessage\|message\[17\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[20\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[17\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094349842 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1698094349842 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[14\] " "Latch displayMessage2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[0\] " "Latch displayMessage2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[21\] " "Latch displayMessage2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[7\] " "Latch displayMessage2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[15\] " "Latch displayMessage2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[8\] " "Latch displayMessage2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[16\] " "Latch displayMessage2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[2\] " "Latch displayMessage2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[23\] " "Latch displayMessage2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[17\] " "Latch displayMessage2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[24\] " "Latch displayMessage2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[10\] " "Latch displayMessage2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[18\] " "Latch displayMessage2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[25\] " "Latch displayMessage2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[11\] " "Latch displayMessage2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[12\] " "Latch displayMessage2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[13\] " "Latch displayMessage2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094349843 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094349843 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698094349845 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698094349845 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[0\] Complement2:Comp2\|output\[0\]~_emulated Complement2:Comp2\|output\[0\]~1 " "Register \"Complement2:Comp2\|output\[0\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[0\]~_emulated\" and latch \"Complement2:Comp2\|output\[0\]~1\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[1\] Complement2:Comp2\|output\[1\]~_emulated Complement2:Comp2\|output\[1\]~5 " "Register \"Complement2:Comp2\|output\[1\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[1\]~_emulated\" and latch \"Complement2:Comp2\|output\[1\]~5\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[2\] Complement2:Comp2\|output\[2\]~_emulated Complement2:Comp2\|output\[2\]~9 " "Register \"Complement2:Comp2\|output\[2\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[2\]~_emulated\" and latch \"Complement2:Comp2\|output\[2\]~9\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[3\] Complement2:Comp2\|output\[3\]~_emulated Complement2:Comp2\|output\[3\]~13 " "Register \"Complement2:Comp2\|output\[3\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[3\]~_emulated\" and latch \"Complement2:Comp2\|output\[3\]~13\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[4\] Complement2:Comp2\|output\[4\]~_emulated Complement2:Comp2\|output\[4\]~17 " "Register \"Complement2:Comp2\|output\[4\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[4\]~_emulated\" and latch \"Complement2:Comp2\|output\[4\]~17\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[5\] Complement2:Comp2\|output\[5\]~_emulated Complement2:Comp2\|output\[5\]~21 " "Register \"Complement2:Comp2\|output\[5\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[5\]~_emulated\" and latch \"Complement2:Comp2\|output\[5\]~21\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[6\] Complement2:Comp2\|output\[6\]~_emulated Complement2:Comp2\|output\[6\]~25 " "Register \"Complement2:Comp2\|output\[6\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[6\]~_emulated\" and latch \"Complement2:Comp2\|output\[6\]~25\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[7\] Complement2:Comp2\|output\[7\]~_emulated Complement2:Comp2\|output\[7\]~29 " "Register \"Complement2:Comp2\|output\[7\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[7\]~_emulated\" and latch \"Complement2:Comp2\|output\[7\]~29\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[8\] Complement2:Comp2\|output\[8\]~_emulated Complement2:Comp2\|output\[8\]~33 " "Register \"Complement2:Comp2\|output\[8\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[8\]~_emulated\" and latch \"Complement2:Comp2\|output\[8\]~33\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[9\] Complement2:Comp2\|output\[9\]~_emulated Complement2:Comp2\|output\[9\]~37 " "Register \"Complement2:Comp2\|output\[9\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[9\]~_emulated\" and latch \"Complement2:Comp2\|output\[9\]~37\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|Complement2:Comp2|output[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[0\] ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[0\] LeftShifter:LfShift\|shifterOutput\[0\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1 " "Register \"LeftShifter:LfShift\|shifterOutput\[0\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[0\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[1\] ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[1\] LeftShifter:LfShift\|shifterOutput\[1\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5 " "Register \"LeftShifter:LfShift\|shifterOutput\[1\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[1\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[2\] ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[2\] LeftShifter:LfShift\|shifterOutput\[2\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9 " "Register \"LeftShifter:LfShift\|shifterOutput\[2\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[2\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[3\] ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[3\] LeftShifter:LfShift\|shifterOutput\[3\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13 " "Register \"LeftShifter:LfShift\|shifterOutput\[3\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[3\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[4\] ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[4\] LeftShifter:LfShift\|shifterOutput\[4\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17 " "Register \"LeftShifter:LfShift\|shifterOutput\[4\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[4\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[5\] ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[5\] LeftShifter:LfShift\|shifterOutput\[5\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21 " "Register \"LeftShifter:LfShift\|shifterOutput\[5\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[5\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[6\] ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[6\] LeftShifter:LfShift\|shifterOutput\[6\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25 " "Register \"LeftShifter:LfShift\|shifterOutput\[6\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[6\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[7\] ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[7\] LeftShifter:LfShift\|shifterOutput\[7\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29 " "Register \"LeftShifter:LfShift\|shifterOutput\[7\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[7\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[8\] ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[8\] LeftShifter:LfShift\|shifterOutput\[8\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33 " "Register \"LeftShifter:LfShift\|shifterOutput\[8\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[8\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[9\] ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[9\] LeftShifter:LfShift\|shifterOutput\[9\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37 " "Register \"LeftShifter:LfShift\|shifterOutput\[9\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[9\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094349846 "|ALU|LeftShifter:LfShift|shifterOutput[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1698094349846 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698094350082 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|op_8~0 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094350658 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094350658 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094350658 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094350658 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094350658 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1698094350658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698094350756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094350756 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputSelector " "No output dependent on input pin \"inputSelector\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094350846 "|ALU|inputSelector"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698094350846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1157 " "Implemented 1157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698094350847 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698094350847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1119 " "Implemented 1119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698094350847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698094350846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698094350858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 14:52:30 2023 " "Processing ended: Mon Oct 23 14:52:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698094350858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698094350858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698094350858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094350858 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1698094351921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698094351922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 14:52:31 2023 " "Processing started: Mon Oct 23 14:52:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698094351922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698094351922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698094351922 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698094351991 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1698094351992 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1698094351992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1698094352021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698094352021 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALU EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design ALU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1698094352085 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1698094352106 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1698094352106 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698094352189 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698094352193 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698094352249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698094352249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1698094352249 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698094352249 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698094352254 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698094352254 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698094352254 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698094352254 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1698094352254 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698094352254 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698094352256 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 38 " "No exact pin location assignment(s) for 1 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1698094352384 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "87 " "The Timing Analyzer is analyzing 87 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1698094352572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698094352573 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698094352574 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698094352581 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1698094352582 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698094352582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698094352646 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698094352646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node reset~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|counter2\[1\] " "Destination node ArithmeticShiftRight:ASRShift\|counter2\[1\]" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|counter2\[0\] " "Destination node ArithmeticShiftRight:ASRShift\|counter2\[0\]" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|counter2\[2\] " "Destination node ArithmeticShiftRight:ASRShift\|counter2\[2\]" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|counter2\[3\] " "Destination node ArithmeticShiftRight:ASRShift\|counter2\[3\]" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|shifterResult\[5\]~0 " "Destination node ArithmeticShiftRight:ASRShift\|shifterResult\[5\]~0" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|counter2\[1\] " "Destination node LeftShifter:LfShift\|counter2\[1\]" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|counter2\[0\] " "Destination node LeftShifter:LfShift\|counter2\[0\]" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|counter2\[2\] " "Destination node LeftShifter:LfShift\|counter2\[2\]" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|counter2\[3\] " "Destination node LeftShifter:LfShift\|counter2\[3\]" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|shifterResult\[0\]~0 " "Destination node LeftShifter:LfShift\|shifterResult\[0\]~0" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352646 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1698094352646 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698094352646 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698094352646 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:PrintArithResult\|thirdClock  " "Automatically promoted node Display:PrintArithResult\|thirdClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698094352647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:PrintArithResult\|thirdClock~0 " "Destination node Display:PrintArithResult\|thirdClock~0" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698094352647 ""}  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698094352647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:PrintMessage\|thirdClock  " "Automatically promoted node Display:PrintMessage\|thirdClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698094352647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:PrintMessage\|thirdClock~0 " "Destination node Display:PrintMessage\|thirdClock~0" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698094352647 ""}  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698094352647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ArithmeticShiftRight:ASRShift\|secondClock  " "Automatically promoted node ArithmeticShiftRight:ASRShift\|secondClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698094352647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArithmeticShiftRight:ASRShift\|secondClock~0 " "Destination node ArithmeticShiftRight:ASRShift\|secondClock~0" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698094352647 ""}  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698094352647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LeftShifter:LfShift\|secondClock  " "Automatically promoted node LeftShifter:LfShift\|secondClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698094352647 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LeftShifter:LfShift\|secondClock~0 " "Destination node LeftShifter:LfShift\|secondClock~0" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1698094352647 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1698094352647 ""}  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698094352647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux35~0  " "Automatically promoted node Mux35~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698094352647 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 1576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698094352647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux23~1  " "Automatically promoted node Mux23~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1698094352647 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 0 { 0 ""} 0 2179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698094352647 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698094352826 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698094352827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698094352827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698094352829 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698094352830 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698094352832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698094352832 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698094352832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698094352833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1698094352834 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698094352834 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1698094352837 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1698094352837 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698094352837 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 8 3 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698094352837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 4 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698094352837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 6 5 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698094352837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 5 9 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698094352837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698094352837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698094352837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 5 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698094352837 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 10 2 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1698094352837 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1698094352837 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698094352837 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698094352869 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698094352875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698094353241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698094353482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698094353493 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698094354779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698094354779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698094354995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1698094355621 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698094355621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1698094356760 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698094356760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698094356762 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698094356849 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698094356860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698094357035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698094357036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698094357179 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698094357666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/output_files/ALU.fit.smsg " "Generated suppressed messages file /mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/output_files/ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698094357827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698094358036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 14:52:38 2023 " "Processing ended: Mon Oct 23 14:52:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698094358036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698094358036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698094358036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698094358036 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698094359140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698094359140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 14:52:39 2023 " "Processing started: Mon Oct 23 14:52:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698094359140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698094359140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698094359140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1698094359249 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698094359453 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698094359470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698094359526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 14:52:39 2023 " "Processing ended: Mon Oct 23 14:52:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698094359526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698094359526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698094359526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698094359526 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698094360236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698094360635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698094360635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 14:52:40 2023 " "Processing started: Mon Oct 23 14:52:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698094360635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698094360635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698094360635 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698094360658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698094360712 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698094360712 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1698094360734 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1698094360734 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "87 " "The Timing Analyzer is analyzing 87 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698094360841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698094360863 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094360864 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:PrintMessage\|thirdClock Display:PrintMessage\|thirdClock " "create_clock -period 1.000 -name Display:PrintMessage\|thirdClock Display:PrintMessage\|thirdClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698094360867 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698094360867 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Display:PrintArithResult\|thirdClock Display:PrintArithResult\|thirdClock " "create_clock -period 1.000 -name Display:PrintArithResult\|thirdClock Display:PrintArithResult\|thirdClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698094360867 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name selector\[1\] selector\[1\] " "create_clock -period 1.000 -name selector\[1\] selector\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698094360867 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ArithmeticShiftRight:ASRShift\|secondClock ArithmeticShiftRight:ASRShift\|secondClock " "create_clock -period 1.000 -name ArithmeticShiftRight:ASRShift\|secondClock ArithmeticShiftRight:ASRShift\|secondClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698094360867 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698094360867 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LeftShifter:LfShift\|secondClock LeftShifter:LfShift\|secondClock " "create_clock -period 1.000 -name LeftShifter:LfShift\|secondClock LeftShifter:LfShift\|secondClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1698094360867 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698094360867 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1698094360870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698094360871 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698094360872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698094360875 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698094360899 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698094360899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.709 " "Worst-case setup slack is -16.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.709            -414.303 clock  " "  -16.709            -414.303 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.173            -262.173 Display:PrintArithResult\|thirdClock  " "   -6.173            -262.173 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.355            -212.860 Display:PrintMessage\|thirdClock  " "   -5.355            -212.860 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.654             -59.082 reset  " "   -2.654             -59.082 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078             -21.793 selector\[1\]  " "   -2.078             -21.793 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.680             -33.531 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.680             -33.531 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644             -32.639 LeftShifter:LfShift\|secondClock  " "   -1.644             -32.639 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094360900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.478 " "Worst-case hold slack is -0.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478              -0.478 selector\[1\]  " "   -0.478              -0.478 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 LeftShifter:LfShift\|secondClock  " "    0.050               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.051               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 Display:PrintMessage\|thirdClock  " "    0.102               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 clock  " "    0.210               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 Display:PrintArithResult\|thirdClock  " "    0.357               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 reset  " "    0.446               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094360903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.006 " "Worst-case recovery slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 clock  " "    0.006               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 LeftShifter:LfShift\|secondClock  " "    0.195               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.209               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 Display:PrintMessage\|thirdClock  " "    0.366               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 Display:PrintArithResult\|thirdClock  " "    0.388               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094360904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.481 " "Worst-case removal slack is -0.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481             -24.979 Display:PrintArithResult\|thirdClock  " "   -0.481             -24.979 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.469             -24.258 Display:PrintMessage\|thirdClock  " "   -0.469             -24.258 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -2.941 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.295              -2.941 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -2.817 LeftShifter:LfShift\|secondClock  " "   -0.282              -2.817 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081             -10.440 clock  " "   -0.081             -10.440 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094360905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -149.000 clock  " "   -3.000            -149.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selector\[1\]  " "   -3.000              -3.000 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 Display:PrintArithResult\|thirdClock  " "   -1.000             -52.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 Display:PrintMessage\|thirdClock  " "   -1.000             -52.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.000             -25.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 LeftShifter:LfShift\|secondClock  " "   -1.000             -24.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094360905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094360905 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698094360998 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698094360998 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698094361002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698094361016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698094361314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698094361355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698094361368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698094361368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.843 " "Worst-case setup slack is -14.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.843            -355.701 clock  " "  -14.843            -355.701 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.481            -231.884 Display:PrintArithResult\|thirdClock  " "   -5.481            -231.884 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.714            -186.929 Display:PrintMessage\|thirdClock  " "   -4.714            -186.929 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.347             -50.135 reset  " "   -2.347             -50.135 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705             -18.234 selector\[1\]  " "   -1.705             -18.234 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435             -29.121 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.435             -29.121 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.398             -29.010 LeftShifter:LfShift\|secondClock  " "   -1.398             -29.010 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.397 " "Worst-case hold slack is -0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397              -0.397 selector\[1\]  " "   -0.397              -0.397 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.058               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.064               0.000 LeftShifter:LfShift\|secondClock  " "    0.064               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 Display:PrintMessage\|thirdClock  " "    0.117               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clock  " "    0.185               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 Display:PrintArithResult\|thirdClock  " "    0.312               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 reset  " "    0.413               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.077 " "Worst-case recovery slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 clock  " "    0.077               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 LeftShifter:LfShift\|secondClock  " "    0.222               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.236               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 Display:PrintMessage\|thirdClock  " "    0.379               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 Display:PrintArithResult\|thirdClock  " "    0.399               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.418 " "Worst-case removal slack is -0.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.418             -21.693 Display:PrintArithResult\|thirdClock  " "   -0.418             -21.693 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407             -21.039 Display:PrintMessage\|thirdClock  " "   -0.407             -21.039 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.500 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.250              -2.500 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -2.359 LeftShifter:LfShift\|secondClock  " "   -0.236              -2.359 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081             -10.482 clock  " "   -0.081             -10.482 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -149.000 clock  " "   -3.000            -149.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 selector\[1\]  " "   -3.000              -3.000 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 Display:PrintArithResult\|thirdClock  " "   -1.000             -52.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 Display:PrintMessage\|thirdClock  " "   -1.000             -52.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.000             -25.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 LeftShifter:LfShift\|secondClock  " "   -1.000             -24.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361399 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698094361577 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698094361577 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698094361585 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698094361641 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698094361644 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698094361644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.485 " "Worst-case setup slack is -9.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.485            -178.923 clock  " "   -9.485            -178.923 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.134            -128.548 Display:PrintArithResult\|thirdClock  " "   -3.134            -128.548 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.523             -95.253 Display:PrintMessage\|thirdClock  " "   -2.523             -95.253 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.476             -15.742 selector\[1\]  " "   -1.476             -15.742 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.058             -18.003 reset  " "   -1.058             -18.003 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.807             -15.239 LeftShifter:LfShift\|secondClock  " "   -0.807             -15.239 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.738             -14.551 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.738             -14.551 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.257 " "Worst-case hold slack is -0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -0.257 selector\[1\]  " "   -0.257              -0.257 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.041 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.021              -0.041 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.017 LeftShifter:LfShift\|secondClock  " "   -0.017              -0.017 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.003               0.000 Display:PrintMessage\|thirdClock  " "    0.003               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 clock  " "    0.076               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Display:PrintArithResult\|thirdClock  " "    0.187               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 reset  " "    0.216               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.097 " "Worst-case recovery slack is -0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097             -12.532 clock  " "   -0.097             -12.532 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 LeftShifter:LfShift\|secondClock  " "    0.029               0.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 ArithmeticShiftRight:ASRShift\|secondClock  " "    0.038               0.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 Display:PrintMessage\|thirdClock  " "    0.134               0.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 Display:PrintArithResult\|thirdClock  " "    0.139               0.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.308 " "Worst-case removal slack is -0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308             -15.952 Display:PrintMessage\|thirdClock  " "   -0.308             -15.952 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306             -15.903 Display:PrintArithResult\|thirdClock  " "   -0.306             -15.903 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.202              -2.014 ArithmeticShiftRight:ASRShift\|secondClock  " "   -0.202              -2.014 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -1.929 LeftShifter:LfShift\|secondClock  " "   -0.193              -1.929 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -8.866 clock  " "   -0.068              -8.866 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -158.808 clock  " "   -3.000            -158.808 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.122 selector\[1\]  " "   -3.000              -5.122 selector\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 Display:PrintArithResult\|thirdClock  " "   -1.000             -52.000 Display:PrintArithResult\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -52.000 Display:PrintMessage\|thirdClock  " "   -1.000             -52.000 Display:PrintMessage\|thirdClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 ArithmeticShiftRight:ASRShift\|secondClock  " "   -1.000             -25.000 ArithmeticShiftRight:ASRShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 LeftShifter:LfShift\|secondClock  " "   -1.000             -24.000 LeftShifter:LfShift\|secondClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698094361679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698094361679 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698094361903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698094361903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698094361903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698094361903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.453 ns " "Worst Case Available Settling Time: 0.453 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698094361903 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698094361903 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698094361903 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698094362166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698094362166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698094362243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 14:52:42 2023 " "Processing ended: Mon Oct 23 14:52:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698094362243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698094362243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698094362243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698094362243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1698094363308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698094363308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 14:52:43 2023 " "Processing started: Mon Oct 23 14:52:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698094363308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698094363308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1698094363308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1698094363443 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo /mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/simulation/questa/ simulation " "Generated file ALU.vo in folder \"/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1698094363574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698094363586 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 14:52:43 2023 " "Processing ended: Mon Oct 23 14:52:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698094363586 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698094363586 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698094363586 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698094363586 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Quartus Prime Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1698094364201 ""}
