Fitter report for SoCKit_Audio
Tue Dec 19 11:46:33 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Optimized GXB Elements
 21. PLL Usage Summary
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Fitter DSP Block Usage Summary
 30. DSP Block Details
 31. Routing Usage Summary
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Tue Dec 19 11:46:32 2017      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; SoCKit_Audio                               ;
; Top-level Entity Name           ; SoCKit_Audio                               ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSXFC6D6F31C8ES                           ;
; Timing Models                   ; Preliminary                                ;
; Logic utilization (in ALMs)     ; 5,460 / 41,910 ( 13 % )                    ;
; Total registers                 ; 8859                                       ;
; Total pins                      ; 238 / 499 ( 48 % )                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 1,863,552 / 5,662,720 ( 33 % )             ;
; Total RAM Blocks                ; 251 / 553 ( 45 % )                         ;
; Total DSP Blocks                ; 2 / 112 ( 2 % )                            ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                              ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                              ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                              ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                              ;
; Total PLLs                      ; 3 / 15 ( 20 % )                            ;
; Total DLLs                      ; 1 / 4 ( 25 % )                             ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C8ES                      ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                        ; 2                                     ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  32.6%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; I/O Assignment Warnings                                 ;
+------------------+--------------------------------------+
; Pin Name         ; Reason                               ;
+------------------+--------------------------------------+
; DDR3_A[0]        ; Missing slew rate                    ;
; DDR3_A[1]        ; Missing slew rate                    ;
; DDR3_A[2]        ; Missing slew rate                    ;
; DDR3_A[3]        ; Missing slew rate                    ;
; DDR3_A[4]        ; Missing slew rate                    ;
; DDR3_A[5]        ; Missing slew rate                    ;
; DDR3_A[6]        ; Missing slew rate                    ;
; DDR3_A[7]        ; Missing slew rate                    ;
; DDR3_A[8]        ; Missing slew rate                    ;
; DDR3_A[9]        ; Missing slew rate                    ;
; DDR3_A[10]       ; Missing slew rate                    ;
; DDR3_A[11]       ; Missing slew rate                    ;
; DDR3_A[12]       ; Missing slew rate                    ;
; DDR3_A[13]       ; Missing slew rate                    ;
; DDR3_A[14]       ; Missing slew rate                    ;
; DDR3_BA[0]       ; Missing slew rate                    ;
; DDR3_BA[1]       ; Missing slew rate                    ;
; DDR3_BA[2]       ; Missing slew rate                    ;
; DDR3_CAS_n       ; Missing slew rate                    ;
; DDR3_CKE         ; Missing slew rate                    ;
; DDR3_CS_n        ; Missing slew rate                    ;
; DDR3_ODT         ; Missing slew rate                    ;
; DDR3_RAS_n       ; Missing slew rate                    ;
; DDR3_RESET_n     ; Missing slew rate                    ;
; DDR3_WE_n        ; Missing slew rate                    ;
; AUD_I2C_SCLK     ; Missing drive strength and slew rate ;
; AUD_XCK          ; Missing drive strength and slew rate ;
; LED[0]           ; Missing drive strength and slew rate ;
; LED[1]           ; Missing drive strength and slew rate ;
; LED[2]           ; Missing drive strength and slew rate ;
; LED[3]           ; Missing drive strength and slew rate ;
; AUD_DACDAT       ; Missing drive strength and slew rate ;
; AUD_MUTE         ; Missing drive strength and slew rate ;
; FAN_CTRL         ; Missing drive strength and slew rate ;
; HSMC_CLKOUT_n[1] ; Missing drive strength and slew rate ;
; HSMC_CLKOUT_n[2] ; Missing drive strength and slew rate ;
; HSMC_CLKOUT_p[1] ; Missing drive strength and slew rate ;
; HSMC_CLKOUT_p[2] ; Missing drive strength and slew rate ;
; HSMC_CLK_OUT0    ; Missing drive strength and slew rate ;
; HSMC_SCL         ; Missing drive strength and slew rate ;
; TEMP_CS_n        ; Missing drive strength and slew rate ;
; TEMP_DIN         ; Missing drive strength and slew rate ;
; TEMP_SCLK        ; Missing drive strength and slew rate ;
; USB_EMPTY        ; Missing drive strength and slew rate ;
; USB_FULL         ; Missing drive strength and slew rate ;
; VGA_B[0]         ; Missing drive strength and slew rate ;
; VGA_B[1]         ; Missing drive strength and slew rate ;
; VGA_B[2]         ; Missing drive strength and slew rate ;
; VGA_B[3]         ; Missing drive strength and slew rate ;
; VGA_B[4]         ; Missing drive strength and slew rate ;
; VGA_B[5]         ; Missing drive strength and slew rate ;
; VGA_B[6]         ; Missing drive strength and slew rate ;
; VGA_B[7]         ; Missing drive strength and slew rate ;
; VGA_BLANK_n      ; Missing drive strength and slew rate ;
; VGA_CLK          ; Missing drive strength and slew rate ;
; VGA_G[0]         ; Missing drive strength and slew rate ;
; VGA_G[1]         ; Missing drive strength and slew rate ;
; VGA_G[2]         ; Missing drive strength and slew rate ;
; VGA_G[3]         ; Missing drive strength and slew rate ;
; VGA_G[4]         ; Missing drive strength and slew rate ;
; VGA_G[5]         ; Missing drive strength and slew rate ;
; VGA_G[6]         ; Missing drive strength and slew rate ;
; VGA_G[7]         ; Missing drive strength and slew rate ;
; VGA_HS           ; Missing drive strength and slew rate ;
; VGA_R[0]         ; Missing drive strength and slew rate ;
; VGA_R[1]         ; Missing drive strength and slew rate ;
; VGA_R[2]         ; Missing drive strength and slew rate ;
; VGA_R[3]         ; Missing drive strength and slew rate ;
; VGA_R[4]         ; Missing drive strength and slew rate ;
; VGA_R[5]         ; Missing drive strength and slew rate ;
; VGA_R[6]         ; Missing drive strength and slew rate ;
; VGA_R[7]         ; Missing drive strength and slew rate ;
; VGA_SYNC_n       ; Missing drive strength and slew rate ;
; VGA_VS           ; Missing drive strength and slew rate ;
; AUD_I2C_SDAT     ; Missing drive strength and slew rate ;
; AUD_ADCLRCK      ; Missing drive strength and slew rate ;
; AUD_BCLK         ; Missing drive strength and slew rate ;
; AUD_DACLRCK      ; Missing drive strength and slew rate ;
; HSMC_D[0]        ; Missing drive strength and slew rate ;
; HSMC_D[1]        ; Missing drive strength and slew rate ;
; HSMC_D[2]        ; Missing drive strength and slew rate ;
; HSMC_D[3]        ; Missing drive strength and slew rate ;
; HSMC_RX_n[0]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[1]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[2]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[3]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[4]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[5]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[6]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[7]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[8]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[9]     ; Missing drive strength and slew rate ;
; HSMC_RX_n[10]    ; Missing drive strength and slew rate ;
; HSMC_RX_n[11]    ; Missing drive strength and slew rate ;
; HSMC_RX_n[12]    ; Missing drive strength and slew rate ;
; HSMC_RX_n[13]    ; Missing drive strength and slew rate ;
; HSMC_RX_n[14]    ; Missing drive strength and slew rate ;
; HSMC_RX_n[15]    ; Missing drive strength and slew rate ;
; HSMC_RX_n[16]    ; Missing drive strength and slew rate ;
; HSMC_RX_p[0]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[1]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[2]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[3]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[4]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[5]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[6]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[7]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[8]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[9]     ; Missing drive strength and slew rate ;
; HSMC_RX_p[10]    ; Missing drive strength and slew rate ;
; HSMC_RX_p[11]    ; Missing drive strength and slew rate ;
; HSMC_RX_p[12]    ; Missing drive strength and slew rate ;
; HSMC_RX_p[13]    ; Missing drive strength and slew rate ;
; HSMC_RX_p[14]    ; Missing drive strength and slew rate ;
; HSMC_RX_p[15]    ; Missing drive strength and slew rate ;
; HSMC_RX_p[16]    ; Missing drive strength and slew rate ;
; HSMC_SDA         ; Missing drive strength and slew rate ;
; HSMC_TX_n[0]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[1]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[2]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[3]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[4]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[5]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[6]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[7]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[8]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[9]     ; Missing drive strength and slew rate ;
; HSMC_TX_n[10]    ; Missing drive strength and slew rate ;
; HSMC_TX_n[11]    ; Missing drive strength and slew rate ;
; HSMC_TX_n[12]    ; Missing drive strength and slew rate ;
; HSMC_TX_n[13]    ; Missing drive strength and slew rate ;
; HSMC_TX_n[14]    ; Missing drive strength and slew rate ;
; HSMC_TX_n[15]    ; Missing drive strength and slew rate ;
; HSMC_TX_n[16]    ; Missing drive strength and slew rate ;
; HSMC_TX_p[0]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[1]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[2]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[3]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[4]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[5]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[6]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[7]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[8]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[9]     ; Missing drive strength and slew rate ;
; HSMC_TX_p[10]    ; Missing drive strength and slew rate ;
; HSMC_TX_p[11]    ; Missing drive strength and slew rate ;
; HSMC_TX_p[12]    ; Missing drive strength and slew rate ;
; HSMC_TX_p[13]    ; Missing drive strength and slew rate ;
; HSMC_TX_p[14]    ; Missing drive strength and slew rate ;
; HSMC_TX_p[15]    ; Missing drive strength and slew rate ;
; HSMC_TX_p[16]    ; Missing drive strength and slew rate ;
; SI5338_SCL       ; Missing drive strength and slew rate ;
; SI5338_SDA       ; Missing drive strength and slew rate ;
; USB_B2_DATA[0]   ; Missing drive strength and slew rate ;
; USB_B2_DATA[1]   ; Missing drive strength and slew rate ;
; USB_B2_DATA[2]   ; Missing drive strength and slew rate ;
; USB_B2_DATA[3]   ; Missing drive strength and slew rate ;
; USB_B2_DATA[4]   ; Missing drive strength and slew rate ;
; USB_B2_DATA[5]   ; Missing drive strength and slew rate ;
; USB_B2_DATA[6]   ; Missing drive strength and slew rate ;
; USB_B2_DATA[7]   ; Missing drive strength and slew rate ;
; USB_SCL          ; Missing drive strength and slew rate ;
; USB_SDA          ; Missing drive strength and slew rate ;
+------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Destination Port         ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQS_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQS_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQS_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQS_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQS_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQS_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQS_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                         ; SERIESTERMINATIONCONTROL ;                       ;
; AUD_BCLK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; AUD_DACLRCK~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; OSC_50_B3B~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                                             ; OUTCLK                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                                             ; OUTCLK                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                                                            ; CLKOUT                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                                             ; CLKOUT                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                                             ; OUTCLK                   ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                                                                                                                                                             ; OUTCLK                   ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3j1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3j1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3j1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3j1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[64]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[65]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[66]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[67]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[68]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[69]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[70]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[71]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[72]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[73]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[74]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[75]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[76]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[77]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[78]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[79]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[80]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[81]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[82]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[83]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[84]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[85]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[86]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[87]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[88]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[89]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[90]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[91]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[92]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[93]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[94]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[95]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[96]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a96                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[97]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a97                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[98]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a98                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[99]                                                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a99                                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[100]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a100                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[101]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a101                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[102]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a102                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[103]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a103                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[104]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a104                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[105]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a105                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[106]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a106                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[107]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a107                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[108]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a108                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[109]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a109                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[110]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a110                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[111]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a111                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[112]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a112                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[113]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a113                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[114]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a114                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[115]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a115                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[116]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a116                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[117]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a117                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[118]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a118                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[119]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a119                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[120]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a120                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[121]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a121                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[122]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a122                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[123]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a123                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[124]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a124                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[125]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a125                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[126]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a126                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[127]                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ram_block1a127                                                                                                                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[16]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[17]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[18]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[19]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[20]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[21]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[22]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[23]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[24]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[25]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[26]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[27]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[28]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[29]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[30]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[31]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[16]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[17]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[18]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[19]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[20]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[21]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[22]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[23]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[24]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[25]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[26]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[27]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[28]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[29]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[30]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[31]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[16]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[17]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[18]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[19]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[20]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[21]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[22]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[23]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[24]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[25]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[26]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[27]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[28]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[29]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[30]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[31]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[0]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[1]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[2]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[3]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[4]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[5]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[6]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[7]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[8]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[9]                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]                            ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[10]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[11]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[12]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[13]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[14]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[15]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[16]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[17]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[18]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[19]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[20]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[21]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[22]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[23]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[24]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[25]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[26]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[27]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[28]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[29]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[30]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[31]                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31]                           ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[0]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[1]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[2]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[3]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[4]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[5]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[6]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[7]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[8]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[9]                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[10]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[11]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[12]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[0]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[13]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[1]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[14]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[2]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|int_encoder_output_dm_r[15]                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|q_b[3]                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                                              ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                                ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; AY                       ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                                                                                                               ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_bht_module:audio_nios_cpu_bht|altsyncram:the_altsyncram|altsyncram_44n1:auto_generated|q_b[0]                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_bht_module:audio_nios_cpu_bht|altsyncram:the_altsyncram|altsyncram_44n1:auto_generated|q_b[1]                                                                                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                                                                                                                           ; RESULTA                  ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdemp_eq_comp_msb_aeb~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrfull_eq_comp_lsb_mux_reg~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe12|dffe14a[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdemp_eq_comp_msb_aeb~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|wrptr_g[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|out_valid                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|old_read                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|old_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[34]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[34]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[35]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[35]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[36]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[36]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[42]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[42]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[44]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[44]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[46]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[46]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[47]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[47]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[49]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[49]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[52]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[52]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[56]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[56]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[58]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[58]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[63]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[63]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[65]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[65]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[67]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[67]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[70]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[70]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[72]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[72]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[73]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[73]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[79]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[79]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[86]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[86]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[89]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[89]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[92]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[92]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:audio_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:audio_avalon_slave_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_scl_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_scl_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_scl_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_sda_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_sda_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|afi_mux_ddr3_ddrx:m0|seq_mux_addr_r[7]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|afi_mux_ddr3_ddrx:m0|seq_mux_addr_r[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|do_power_down_r[0]                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|do_power_down_r[0]~DUPLICATE                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|diff[0]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|diff[0]~DUPLICATE                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|doing_write_count[0]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|doing_write_count[0]~DUPLICATE                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|doing_write_count[1]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|doing_write_count[1]~DUPLICATE                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|or_col_grant~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[1]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|row_grant[3]~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_power_down[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_power_down[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_precharge[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_precharge[0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_read[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_read[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_write[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_do_write[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_to_chip[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|bg_to_chip[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[0]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[2]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[3]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|burst_left[3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|delayed_doing~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|max_burst_left[3]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[0]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[2]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[3]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|deassert_ready                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|deassert_ready~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[0]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[1]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_bank_addr[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[1]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[2]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[2]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[3]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[4]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[4]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[7]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[7]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[9]                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[9]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[10]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[10]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[11]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[11]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[14]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_row_addr[14]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|split_size[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1]~DUPLICATE                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[4]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[18]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[19]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[45]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[45]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[54]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_shift_reg[54]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[1]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_write_ready~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[12]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].rdwr_state[12]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[0]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[0]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[1]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[3]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[3]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[5]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_diff_chip[5]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[2]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[4]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].write_cnt_this_chip[5]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|sel_act_tfaw_shift_out_point[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|sel_act_tfaw_shift_out_point[1]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb|counter_reg_bit[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb|counter_reg_bit[0]~DUPLICATE ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|empty_dff                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|empty_dff~DUPLICATE                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|low_addressa[2]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|low_addressa[2]~DUPLICATE                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|usedw_is_1_dff                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|usedw_is_1_dff~DUPLICATE                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|wrreq_delaya[1]                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|wrreq_delaya[1]~DUPLICATE                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[1]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[1]~DUPLICATE                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[2]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[2]~DUPLICATE                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[3]                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[3]~DUPLICATE                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|usedw_is_2_dff                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|usedw_is_2_dff~DUPLICATE                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][1]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][1]~DUPLICATE                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]~DUPLICATE                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[0]~DUPLICATE                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[6]~DUPLICATE                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[8]                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[8]~DUPLICATE                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[10]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[10]~DUPLICATE                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[11]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[11]~DUPLICATE                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[14]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[14]~DUPLICATE                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[15]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v[15]~DUPLICATE                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[2]~DUPLICATE                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[3]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[3]~DUPLICATE                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[4]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[4]~DUPLICATE                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[6]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[6]~DUPLICATE                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[7]~DUPLICATE                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[8]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[8]~DUPLICATE                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[9]                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[9]~DUPLICATE                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[10]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[10]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[11]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[11]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[12]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[12]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[13]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[13]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[15]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[15]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][1]~DUPLICATE                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][3]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][3]~DUPLICATE                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][0]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][0]~DUPLICATE                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][2]~DUPLICATE                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][2]~DUPLICATE                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[0]~DUPLICATE                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[3]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[3]~DUPLICATE                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[6]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v[6]~DUPLICATE                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[0]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[0]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|ecc_rdata_counter[2]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[0]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[0]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter[2]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter_plus_1[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter_plus_1[1]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter_plus_1[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|inordr_data_counter_plus_1[2]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][4]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][4]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][5]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][5]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][7]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|dataid_vector_pipe[0][7]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|doing_write_pipe_eq_afi_wlat_minus_2[0]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|rdwr_data_valid_pipe_eq_afi_wlat_minus_2[0]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[0]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[6]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[7]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|cs_refresh_req[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|cs_refresh_req[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_pch_all_req[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_refresh_req[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|do_refresh_req[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|init_req[0]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|init_req[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].disable_clk_cnt[1]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].disable_clk_cnt[1]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].disable_clk_cnt[2]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].disable_clk_cnt[2]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].disable_clk_state[1]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].disable_clk_state[1]~DUPLICATE                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].disable_clk_state[10]                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].disable_clk_state[10]~DUPLICATE                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].int_enter_power_saving_ready~DUPLICATE                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[1]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[2]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[9]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[9]~DUPLICATE                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_exit_cnt[1]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_exit_cnt[1]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_exit_cnt[4]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_exit_cnt[4]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_exit_cnt[5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_exit_cnt[5]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[2]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[8]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[8]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[10]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[10]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[12]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[12]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[13]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[13]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[17]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[17]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[18]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[18]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[27]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[27]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[28]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].state[28]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|sb_do_precharge_all[0]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|stall_arbiter[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[1]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[2]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[2]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|activated[3]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[1][3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[2][3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|age[3][1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvc[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|apvo[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[1][1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[1][1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][2]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[2][2]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][1]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|bank[3][1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_act[0]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_act[0]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_act[3]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_act[3]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|can_rd[3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[0][3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[1][4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[2][3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|col_timer[3][3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_act_to_rdwr_less_than_offset~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_pch_to_valid_less_than_offset                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_pch_to_valid_less_than_offset~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_rd_to_pch_greater_than_row_timer[0]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[2]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[2]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[3]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|compare_t_param_wr_to_pch_greater_than_row_timer[3]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_rd[3]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_rd[3]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[2]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|complete_wr[2]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|done[3]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|int_tbp_full                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|int_tbp_full~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|load_tbp_index[3]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|load_tbp_index[3]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[0]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[0]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[1]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[3]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[3]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[4]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_act_to_rdwr[4]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[1]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[1]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[4]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[4]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[5]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_ap_to_valid[5]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[0]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[3]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[4]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_rd_to_pch[4]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[3]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[5]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_ap_to_valid[5]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_to_pch[3]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_to_pch[3]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_to_pch[4]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|offset_t_param_wr_to_pch[4]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[0]                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|open_row_pass_r[0]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|precharged[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|precharged[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[2]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|require_flush[2]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][6]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][6]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][8]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][8]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][14]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[0][14]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][1]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][6]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[2][6]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][3]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][4]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][4]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][6]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][6]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][10]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row[3][10]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][5]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][5]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[0]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[3]                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer_pre_ready[3]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[1]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[1]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[2]                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|ssb[2]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[0][4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][5]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[1][5]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][5]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[2][5]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|trc_timer[3][3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[1]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|valid[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[2]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|wst_p[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_pch[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_act_to_pch[1]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_arf_period[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_arf_period[4]~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_arf_to_valid[5]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_arf_to_valid[5]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_pch_to_valid[0]                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_pch_to_valid[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_ap_to_valid[2]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_ap_to_valid[2]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_pch[1]                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_rd_to_pch[1]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_ap_to_valid[1]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_ap_to_valid[1]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_ap_to_valid[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_ap_to_valid[3]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_diff_chip[2]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|t_param_wr_to_rd_diff_chip[2]~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|temp_wr_to_rd_diff_chip[0]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst|temp_wr_to_rd_diff_chip[0]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[0]~DUPLICATE                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[2]~DUPLICATE                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[3]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[3]~DUPLICATE                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]~DUPLICATE                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[6]~DUPLICATE                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][0]                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][0]~DUPLICATE                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[0]~DUPLICATE                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[2]~DUPLICATE                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[3]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[3]~DUPLICATE                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[4]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[4]~DUPLICATE                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[5]~DUPLICATE                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list_v[6]~DUPLICATE                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][3]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][4]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][3]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][4]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][5]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][5]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][3]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][4]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[2][5]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][3]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][5]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][4]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][3]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][4]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][3]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[6][4]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[7][2]~DUPLICATE                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[1][0]~DUPLICATE                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][0]~DUPLICATE                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][0]~DUPLICATE                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]~DUPLICATE                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[2]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_valid[2]~DUPLICATE                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_nextaddress_r[2]~DUPLICATE                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_ready                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|update_cmd_if_ready~DUPLICATE                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[0]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[0]~DUPLICATE                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[1]~DUPLICATE                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[2]~DUPLICATE                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[3]~DUPLICATE                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[4]~DUPLICATE                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_address[5]~DUPLICATE                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[0]~DUPLICATE                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[1]~DUPLICATE                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[3]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[3]~DUPLICATE                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_nextaddress[4]~DUPLICATE                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[2]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[3]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[3]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[6]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_v[7]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[5]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[5]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][0]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][2]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][1]                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][1]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[0]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[3]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[4]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[4]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list_v[5]~DUPLICATE                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|afi_rdata_valid[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|afi_rdata_valid[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[3]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[3]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[5]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[5]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[8]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[8]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[17]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[17]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[20]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[20]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[23]                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|selector_reg[23]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|latency_shifter[0][2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|latency_shifter[0][2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|latency_shifter[1][0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|latency_shifter[1][0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|latency_shifter[1][2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|latency_shifter[1][2]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[0].rdata_en_r[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[0].rdata_en_r[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[2].rdata_en_r[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[2].rdata_en_r[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[3].rdata_en_r[1]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[3].rdata_en_r[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[3].rdata_en_r[3]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[3].rdata_en_r[3]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[5].rdata_en_r[2]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[5].rdata_en_r[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[7].rdata_en_r[4]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|oct_gen[7].rdata_en_r[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[11]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[18]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[19]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[21]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[24]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src2[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_exception                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_exception~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_ld                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_logic                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_logic~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_rdctl_inst~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_shift_rot~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[1]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[3]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[5]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_align_cycle[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[7]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte2_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[12]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[20]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|cmd_done_avl~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[1]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[2]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|PC[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[8]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[9]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[10]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[10]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[11]~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[3]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[6]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[6]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[7]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[16]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_writedata_afi[16]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_write_afi                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_write_afi~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[0]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|loopback_mode                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|loopback_mode~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4t1:auto_generated|rdaddr_reg[5]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4t1:auto_generated|rdaddr_reg[5]~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][2]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][3]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][4]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][5]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][6]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][7]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][6]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][3]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][4]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][4]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][5]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][5]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][7]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][7]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][2]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][2]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][3]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][3]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][6]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][6]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[3]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[3]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[1]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[3]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[3]~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|enable_r                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i|enable_r~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[1]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[1]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[2]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[2]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[3]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[3]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[2]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[5]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[5]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[0]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[0]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[3]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[3]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[8]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[11]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[15]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[15]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[23]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[23]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[24]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[24]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|do_lfsr_r                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|do_lfsr_r~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[1]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder|code_R[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[5]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i|word[5]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[4]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[4]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[9]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[9]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[10]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[10]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[13]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[22]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[22]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[26]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i|word[26]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_DONE                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_DONE~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_IDLE                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|state.RW_MGR_STATE_IDLE~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_rfile_wr                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_rfile_wr~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ2                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|state.READ2~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_go_ena_r[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[3]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_group_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_DONE~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_bstatus_reg_pie                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_bstatus_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ctrl_ld_bypass                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ctrl_ld_bypass~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ctrl_ld_signed~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_hit                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_hit~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_rd_data_cnt[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_valid_st_cache_hit                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_valid_st_cache_hit~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_wb_active                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_wb_active~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_wb_wr_active~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_wr_data_cnt[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_xfer_rd_addr_offset[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_xfer_wr_offset[1]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_xfer_wr_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dst_regnum_from_M[3]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dst_regnum_from_M[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dst_regnum_from_M[4]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dst_regnum_from_M[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ienable_reg_irq1                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ienable_reg_irq1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[16]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[18]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[19]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[22]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[23]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[24]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[26]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[30]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_inst_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ld_align_sh8~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ld_align_sh16                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ld_align_sh16~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mem_baddr[7]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mem_baddr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mem_baddr[10]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_cnt[0]                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_partial_prod[10]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_partial_prod[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_partial_prod[27]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_partial_prod[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[7]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[10]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[15]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[20]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[29]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[30]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[31]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_rot_pass3                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_rot_pass3~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_wr_dst_reg_from_M~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_taken_waddr_partial[1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_taken_waddr_partial[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_taken_waddr_partial[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_taken_waddr_partial[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_taken_waddr_partial[4]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_taken_waddr_partial[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_taken_waddr_partial[6]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_taken_waddr_partial[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_ic_fill_starting_d1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_issue                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_issue~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_iw[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_iw[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_iw[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_iw[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_iw[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_kill                                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_kill~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[19]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[20]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[24]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[25]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_ctrl_crst                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_ctrl_crst~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_dst_regnum[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_dst_regnum[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_iw[13]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_iw[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src1[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_valid_from_D                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_valid_from_D~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_pc[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_pc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_alu_result[5]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_alu_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_alu_result[27]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_alu_result[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_ctrl_crst                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_ctrl_crst~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_ctrl_exception                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_ctrl_exception~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[13]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[14]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[23]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_st_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|address[3]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|address[6]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|address[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|address[7]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|address[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[36]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[36]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_avalon_reg:the_audio_nios_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_avalon_reg:the_audio_nios_cpu_nios2_avalon_reg|oci_ienable[23]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[19]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[23]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[29]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[30]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|waitrequest                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_offset_field[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_offset_field[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_offset_field[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_tag_field[9]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_tag_field[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_tag_field[14]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_tag_field[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_tag_field[15]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_tag_field[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_tag_field[16]                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_tag_field[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_read~reg0                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_read~reg0DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_writedata[15]~reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_writedata[15]~reg0DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_write~reg0                                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_write~reg0DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|i_readdatavalid_d1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_tag[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|read~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_key:key|irq_mask[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_key:key|irq_mask[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; audio_nios:nios_audio_ins|audio_nios_pio_led:pio_led|data_out[0]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; audio_nios:nios_audio_ins|audio_nios_pio_led:pio_led|data_out[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|BMIN0175[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[6]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------------------------------+
; Name                                                      ; Ignored Entity          ; Ignored From ; Ignored To                                                                                              ; Ignored Value                   ; Ignored Source                                              ;
+-----------------------------------------------------------+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------------------------------+
; Location                                                  ;                         ;              ; HPS_CLOCK_25                                                                                            ; PIN_F25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_CLOCK_50                                                                                            ; PIN_D25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_CONV_USB_n                                                                                          ; PIN_B15                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[0]                                                                                           ; PIN_F26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[10]                                                                                          ; PIN_D29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[11]                                                                                          ; PIN_C30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[12]                                                                                          ; PIN_B30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[13]                                                                                          ; PIN_C29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[14]                                                                                          ; PIN_H25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[1]                                                                                           ; PIN_G30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[2]                                                                                           ; PIN_F28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[3]                                                                                           ; PIN_F30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[4]                                                                                           ; PIN_J25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[5]                                                                                           ; PIN_J27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[6]                                                                                           ; PIN_F29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[7]                                                                                           ; PIN_E28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[8]                                                                                           ; PIN_H27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_A[9]                                                                                           ; PIN_G26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_BA[0]                                                                                          ; PIN_E29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_BA[1]                                                                                          ; PIN_J24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_BA[2]                                                                                          ; PIN_J23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_CAS_n                                                                                          ; PIN_E27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_CKE                                                                                            ; PIN_L29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_CK_n                                                                                           ; PIN_L23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_CK_p                                                                                           ; PIN_M23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_CS_n                                                                                           ; PIN_H24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DM[0]                                                                                          ; PIN_K28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DM[1]                                                                                          ; PIN_M28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DM[2]                                                                                          ; PIN_R28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DM[3]                                                                                          ; PIN_W30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQS_n[0]                                                                                       ; PIN_M19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQS_n[1]                                                                                       ; PIN_N24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQS_n[2]                                                                                       ; PIN_R18                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQS_n[3]                                                                                       ; PIN_R21                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQS_p[0]                                                                                       ; PIN_N18                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQS_p[1]                                                                                       ; PIN_N25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQS_p[2]                                                                                       ; PIN_R19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQS_p[3]                                                                                       ; PIN_R22                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[0]                                                                                          ; PIN_K23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[10]                                                                                         ; PIN_K29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[11]                                                                                         ; PIN_K27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[12]                                                                                         ; PIN_M26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[13]                                                                                         ; PIN_M27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[14]                                                                                         ; PIN_L28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[15]                                                                                         ; PIN_M30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[16]                                                                                         ; PIN_U26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[17]                                                                                         ; PIN_T26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[18]                                                                                         ; PIN_N29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[19]                                                                                         ; PIN_N28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[1]                                                                                          ; PIN_K22                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[20]                                                                                         ; PIN_P26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[21]                                                                                         ; PIN_P27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[22]                                                                                         ; PIN_N27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[23]                                                                                         ; PIN_R29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[24]                                                                                         ; PIN_P24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[25]                                                                                         ; PIN_P25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[26]                                                                                         ; PIN_T29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[27]                                                                                         ; PIN_T28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[28]                                                                                         ; PIN_R27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[29]                                                                                         ; PIN_R26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[2]                                                                                          ; PIN_H30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[30]                                                                                         ; PIN_V30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[31]                                                                                         ; PIN_W29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[3]                                                                                          ; PIN_G28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[4]                                                                                          ; PIN_L25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[5]                                                                                          ; PIN_L24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[6]                                                                                          ; PIN_J30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[7]                                                                                          ; PIN_J29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[8]                                                                                          ; PIN_K26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_DQ[9]                                                                                          ; PIN_L26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_ODT                                                                                            ; PIN_H28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_RAS_n                                                                                          ; PIN_D30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_RESET_n                                                                                        ; PIN_P30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_RZQ                                                                                            ; PIN_D27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_DDR3_WE_n                                                                                           ; PIN_C28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_GTX_CLK                                                                                        ; PIN_H19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_INT_n                                                                                          ; PIN_C19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_MDC                                                                                            ; PIN_B21                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_MDIO                                                                                           ; PIN_E21                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_RESET_n                                                                                        ; PIN_E18                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_RX_CLK                                                                                         ; PIN_G20                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_RX_DATA[0]                                                                                     ; PIN_A21                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_RX_DATA[1]                                                                                     ; PIN_B20                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_RX_DATA[2]                                                                                     ; PIN_B18                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_RX_DATA[3]                                                                                     ; PIN_D21                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_RX_DV                                                                                          ; PIN_K17                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_TX_DATA[0]                                                                                     ; PIN_F20                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_TX_DATA[1]                                                                                     ; PIN_J19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_TX_DATA[2]                                                                                     ; PIN_F21                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_TX_DATA[3]                                                                                     ; PIN_F19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_ENET_TX_EN                                                                                          ; PIN_A20                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_FLASH_DATA[0]                                                                                       ; PIN_C20                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_FLASH_DATA[1]                                                                                       ; PIN_H18                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_FLASH_DATA[2]                                                                                       ; PIN_A19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_FLASH_DATA[3]                                                                                       ; PIN_E19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_FLASH_DCLK                                                                                          ; PIN_D19                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_FLASH_NCSO                                                                                          ; PIN_A18                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_GSENSOR_INT                                                                                         ; PIN_B22                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_I2C_CLK                                                                                             ; PIN_H23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_I2C_SDA                                                                                             ; PIN_A25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_KEY[0]                                                                                              ; PIN_T30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_KEY[1]                                                                                              ; PIN_U28                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_KEY[2]                                                                                              ; PIN_T21                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_KEY[3]                                                                                              ; PIN_U20                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LCM_D_C                                                                                             ; PIN_G22                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LCM_RST_N                                                                                           ; PIN_B26                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LCM_SPIM_CLK                                                                                        ; PIN_C23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LCM_SPIM_MISO                                                                                       ; PIN_E24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LCM_SPIM_MOSI                                                                                       ; PIN_D22                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LCM_SPIM_SS                                                                                         ; PIN_D24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LED[0]                                                                                              ; PIN_A24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LED[1]                                                                                              ; PIN_G21                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LED[2]                                                                                              ; PIN_C24                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LED[3]                                                                                              ; PIN_E23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_LTC_GPIO                                                                                            ; PIN_F16                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_RESET_n                                                                                             ; PIN_F23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SD_CLK                                                                                              ; PIN_A16                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SD_CMD                                                                                              ; PIN_F18                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SD_DATA[0]                                                                                          ; PIN_G18                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SD_DATA[1]                                                                                          ; PIN_C17                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SD_DATA[2]                                                                                          ; PIN_D17                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SD_DATA[3]                                                                                          ; PIN_B16                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SPIM_CLK                                                                                            ; PIN_A23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SPIM_MISO                                                                                           ; PIN_B23                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SPIM_MOSI                                                                                           ; PIN_C22                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SPIM_SS                                                                                             ; PIN_H20                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SW[0]                                                                                               ; PIN_V20                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SW[1]                                                                                               ; PIN_P22                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SW[2]                                                                                               ; PIN_P29                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_SW[3]                                                                                               ; PIN_N30                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_UART_RX                                                                                             ; PIN_B25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_UART_TX                                                                                             ; PIN_C25                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_CLKOUT                                                                                          ; PIN_N16                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DATA[0]                                                                                         ; PIN_E16                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DATA[1]                                                                                         ; PIN_G16                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DATA[2]                                                                                         ; PIN_D16                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DATA[3]                                                                                         ; PIN_D14                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DATA[4]                                                                                         ; PIN_A15                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DATA[5]                                                                                         ; PIN_C14                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DATA[6]                                                                                         ; PIN_D15                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DATA[7]                                                                                         ; PIN_M17                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_DIR                                                                                             ; PIN_E14                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_NXT                                                                                             ; PIN_A14                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_RESET_PHY                                                                                       ; PIN_G17                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_USB_STP                                                                                             ; PIN_C15                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HPS_WARM_RST_n                                                                                          ; PIN_C27                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_RX_p[0]                                                                                        ; PIN_AE2                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_RX_p[1]                                                                                        ; PIN_AC2                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_RX_p[2]                                                                                        ; PIN_AA2                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_RX_p[3]                                                                                        ; PIN_W2                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_RX_p[4]                                                                                        ; PIN_U2                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_RX_p[5]                                                                                        ; PIN_R2                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_RX_p[6]                                                                                        ; PIN_N2                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_RX_p[7]                                                                                        ; PIN_J2                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_TX_p[0]                                                                                        ; PIN_AD4                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_TX_p[1]                                                                                        ; PIN_AB4                         ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_TX_p[2]                                                                                        ; PIN_Y4                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_TX_p[3]                                                                                        ; PIN_V4                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_TX_p[4]                                                                                        ; PIN_T4                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_TX_p[5]                                                                                        ; PIN_P4                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_TX_p[6]                                                                                        ; PIN_M4                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_GXB_TX_p[7]                                                                                        ; PIN_H4                          ; QSF Assignment                                              ;
; Location                                                  ;                         ;              ; HSMC_REF_CLK_p                                                                                          ; PIN_P9                          ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_CLOCK_25                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_CLOCK_50                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_CONV_USB_n                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[0]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[10]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[11]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[12]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[13]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[14]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[1]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[2]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[3]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[4]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[5]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[6]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[7]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[8]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_A[9]                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_BA[0]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_BA[1]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_BA[2]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_CAS_n                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_CKE                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_CK_n                                                                                           ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_CK_p                                                                                           ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_CS_n                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DM[0]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DM[1]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DM[2]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DM[3]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQS_n[0]                                                                                       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQS_n[1]                                                                                       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQS_n[2]                                                                                       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQS_n[3]                                                                                       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQS_p[0]                                                                                       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQS_p[1]                                                                                       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQS_p[2]                                                                                       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQS_p[3]                                                                                       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[0]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[10]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[11]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[12]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[13]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[14]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[15]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[16]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[17]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[18]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[19]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[1]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[20]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[21]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[22]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[23]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[24]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[25]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[26]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[27]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[28]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[29]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[2]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[30]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[31]                                                                                         ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[3]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[4]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[5]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[6]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[7]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[8]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_DQ[9]                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_ODT                                                                                            ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_RAS_n                                                                                          ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_RESET_n                                                                                        ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_RZQ                                                                                            ; 1.5 V                           ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_DDR3_WE_n                                                                                           ; SSTL-15 CLASS I                 ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_GTX_CLK                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_INT_n                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_MDC                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_MDIO                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_RESET_n                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_RX_CLK                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_RX_DATA[0]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_RX_DATA[1]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_RX_DATA[2]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_RX_DATA[3]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_RX_DV                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_TX_DATA[0]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_TX_DATA[1]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_TX_DATA[2]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_TX_DATA[3]                                                                                     ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_ENET_TX_EN                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_FLASH_DATA[0]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_FLASH_DATA[1]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_FLASH_DATA[2]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_FLASH_DATA[3]                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_FLASH_DCLK                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_FLASH_NCSO                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_GSENSOR_INT                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_I2C_CLK                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_I2C_SDA                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_KEY[0]                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_KEY[1]                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_KEY[2]                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_KEY[3]                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LCM_D_C                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LCM_RST_N                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LCM_SPIM_CLK                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LCM_SPIM_MISO                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LCM_SPIM_MOSI                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LCM_SPIM_SS                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LED[0]                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LED[1]                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LED[2]                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LED[3]                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_LTC_GPIO                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_RESET_n                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SD_CLK                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SD_CMD                                                                                              ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SD_DATA[0]                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SD_DATA[1]                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SD_DATA[2]                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SD_DATA[3]                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SPIM_CLK                                                                                            ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SPIM_MISO                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SPIM_MOSI                                                                                           ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SPIM_SS                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SW[0]                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SW[1]                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SW[2]                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_SW[3]                                                                                               ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_UART_RX                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_UART_TX                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_CLKOUT                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DATA[0]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DATA[1]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DATA[2]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DATA[3]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DATA[4]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DATA[5]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DATA[6]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DATA[7]                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_DIR                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_NXT                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_RESET_PHY                                                                                       ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_USB_STP                                                                                             ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HPS_WARM_RST_n                                                                                          ; 3.3-V LVTTL                     ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_RX_p[0]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_RX_p[1]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_RX_p[2]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_RX_p[3]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_RX_p[4]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_RX_p[5]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_RX_p[6]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_RX_p[7]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_TX_p[0]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_TX_p[1]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_TX_p[2]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_TX_p[3]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_TX_p[4]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_TX_p[5]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_TX_p[6]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_GXB_TX_p[7]                                                                                        ; 1.5-V PCML                      ; QSF Assignment                                              ;
; I/O Standard                                              ; SoCKit_Audio            ;              ; HSMC_REF_CLK_p                                                                                          ; HCSL                            ; QSF Assignment                                              ;
; PLL Bandwidth Preset                                      ; SoCKit_Audio            ;              ; *audio_nios_altpll_audio*|altera_pll:altera_pll_i*|*                                                    ; AUTO                            ; audio_nios/synthesis/submodules/audio_nios_altpll_audio.qip ;
; PLL Bandwidth Preset                                      ; SoCKit_Audio            ;              ; *pll_altera_0002*|altera_pll:altera_pll_i*|*                                                            ; AUTO                            ; pll_altera/pll_altera_0002.qip                              ;
; PLL Compensation Mode                                     ; SoCKit_Audio            ;              ; *audio_nios_altpll_audio*|altera_pll:altera_pll_i*|*                                                    ; NORMAL                          ; audio_nios/synthesis/submodules/audio_nios_altpll_audio.qip ;
; PLL Compensation Mode                                     ; SoCKit_Audio            ;              ; *pll_altera_0002*|altera_pll:altera_pll_i*|*                                                            ; NORMAL                          ; pll_altera/pll_altera_0002.qip                              ;
; PLL Compensation Mode                                     ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|pll0|fbout                                                            ; DIRECT                          ; QSF Assignment                                              ;
; PLL Automatic Self-Reset                                  ; SoCKit_Audio            ;              ; *audio_nios_altpll_audio*|altera_pll:altera_pll_i*|*                                                    ; OFF                             ; audio_nios/synthesis/submodules/audio_nios_altpll_audio.qip ;
; PLL Automatic Self-Reset                                  ; SoCKit_Audio            ;              ; *pll_altera_0002*|altera_pll:altera_pll_i*|*                                                            ; OFF                             ; pll_altera/pll_altera_0002.qip                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                   ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                   ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                   ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                   ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                  ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                  ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                  ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                  ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|ureset|phy_reset_mem_stable_n                              ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|p0|umemphy|ureset|phy_reset_n                                         ; OFF                             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|pll0|pll_addr_cmd_clk                                                 ; DUAL-REGIONAL CLOCK             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|pll0|pll_afi_clk                                                      ; GLOBAL CLOCK                    ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|pll0|pll_avl_clk                                                      ; DUAL-REGIONAL CLOCK             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|pll0|pll_config_clk                                                   ; DUAL-REGIONAL CLOCK             ; QSF Assignment                                              ;
; Global Signal                                             ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|rw_soft_reset_n ; OFF                             ; QSF Assignment                                              ;
; Enable Beneficial Skew Optimization for non global clocks ; SoCKit_Audio            ;              ; nios_audio_ins|mem_if_ddr3_emif_0                                                                       ; ON                              ; QSF Assignment                                              ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[0].oe_reg                                                                               ; on                              ; Compiler or HDL Assignment                                  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[1].oe_reg                                                                               ; on                              ; Compiler or HDL Assignment                                  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[2].oe_reg                                                                               ; on                              ; Compiler or HDL Assignment                                  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[3].oe_reg                                                                               ; on                              ; Compiler or HDL Assignment                                  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[4].oe_reg                                                                               ; on                              ; Compiler or HDL Assignment                                  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[5].oe_reg                                                                               ; on                              ; Compiler or HDL Assignment                                  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[6].oe_reg                                                                               ; on                              ; Compiler or HDL Assignment                                  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_cyclonev ;              ; output_path_gen[7].oe_reg                                                                               ; on                              ; Compiler or HDL Assignment                                  ;
+-----------------------------------------------------------+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+---------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 18280 ) ; 0.00 % ( 0 / 18280 )       ; 0.00 % ( 0 / 18280 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 18280 ) ; 0.00 % ( 0 / 18280 )       ; 0.00 % ( 0 / 18280 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 17121 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 164 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 217 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 778 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,460 / 41,910        ; 13 %  ;
; ALMs needed [=A-B+C]                                        ; 5,460                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,188 / 41,910        ; 15 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,255                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,144                 ;       ;
;         [c] ALMs used for registers                         ; 1,639                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 887 / 41,910          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 159 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 136                   ;       ;
;         [c] Due to LAB input limits                         ; 23                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 833 / 4,191           ; 20 %  ;
;     -- Logic LABs                                           ; 818                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 15                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,618                 ;       ;
;     -- 7 input functions                                    ; 104                   ;       ;
;     -- 6 input functions                                    ; 1,524                 ;       ;
;     -- 5 input functions                                    ; 1,462                 ;       ;
;     -- 4 input functions                                    ; 1,424                 ;       ;
;     -- <=3 input functions                                  ; 3,104                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,963                 ;       ;
; Memory ALUT usage                                           ; 249                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 249                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 8,633                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,787 / 83,820        ; 9 %   ;
;         -- Secondary logic registers                        ; 846 / 83,820          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,878                 ;       ;
;         -- Routing optimization registers                   ; 755                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 238 / 499             ; 48 %  ;
;     -- Clock pins                                           ; 6 / 11                ; 55 %  ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 13                    ;       ;
; M10K blocks                                                 ; 251 / 553             ; 45 %  ;
; Total MLAB memory bits                                      ; 5,864                 ;       ;
; Total block memory bits                                     ; 1,863,552 / 5,662,720 ; 33 %  ;
; Total block memory implementation bits                      ; 2,570,240 / 5,662,720 ; 45 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 2 / 112               ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 3 / 6                 ; 50 %  ;
; Global clocks                                               ; 10 / 16               ; 63 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 7.6% / 7.9% / 6.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 43.4% / 46.1% / 35.1% ;       ;
; Maximum fan-out                                             ; 3769                  ;       ;
; Highest non-global fan-out                                  ; 1912                  ;       ;
; Total fan-out                                               ; 75172                 ;       ;
; Average fan-out                                             ; 3.78                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                        ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5697 / 41910 ( 14 % ) ; 63 / 41910 ( < 1 % ) ; 86 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 5697                  ; 63                   ; 86                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6021 / 41910 ( 14 % ) ; 74 / 41910 ( < 1 % ) ; 95 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2218                  ; 12                   ; 25                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2057                  ; 38                   ; 50                   ; 0                              ;
;         [c] ALMs used for registers                         ; 1596                  ; 24                   ; 20                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                   ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 483 / 41910 ( 1 % )   ; 11 / 41910 ( < 1 % ) ; 9 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 159 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 136                   ; 0                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 23                    ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                       ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 811 / 4191 ( 19 % )   ; 11 / 4191 ( < 1 % )  ; 15 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 796                   ; 11                   ; 15                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 15                    ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 7647                  ; 92                   ; 128                  ; 0                              ;
;     -- 7 input functions                                    ; 98                    ; 3                    ; 3                    ; 0                              ;
;     -- 6 input functions                                    ; 1484                  ; 13                   ; 27                   ; 0                              ;
;     -- 5 input functions                                    ; 1422                  ; 15                   ; 25                   ; 0                              ;
;     -- 4 input functions                                    ; 1396                  ; 17                   ; 11                   ; 0                              ;
;     -- <=3 input functions                                  ; 2998                  ; 44                   ; 62                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1917                  ; 34                   ; 12                   ; 0                              ;
; Memory ALUT usage                                           ; 249                   ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 249                   ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 7626 / 83820 ( 9 % )  ; 72 / 83820 ( < 1 % ) ; 89 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 827 / 83820 ( < 1 % ) ; 11 / 83820 ( < 1 % ) ; 8 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 7717                  ; 72                   ; 89                   ; 0                              ;
;         -- Routing optimization registers                   ; 736                   ; 11                   ; 8                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
;                                                             ;                       ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 164                   ; 0                    ; 0                    ; 74                             ;
; I/O registers                                               ; 0                     ; 0                    ; 0                    ; 226                            ;
; Total block memory bits                                     ; 1863552               ; 0                    ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 2570240               ; 0                    ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 251 / 553 ( 45 % )    ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 2 / 112 ( 1 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 2 / 116 ( 1 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )      ; 8 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )     ; 132 / 1325 ( 9 % )             ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )               ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )        ; 1 / 8 ( 12 % )                 ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )             ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )              ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )       ; 7 / 36 ( 19 % )                ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )      ; 21 / 175 ( 12 % )              ;
; PHY Clock Buffer                                            ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )        ; 1 / 8 ( 12 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 3 / 6 ( 50 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )       ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )       ; 10 / 54 ( 18 % )               ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 3 / 6 ( 50 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )        ; 3 / 6 ( 50 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
;                                                             ;                       ;                      ;                      ;                                ;
; Connections                                                 ;                       ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 9249                  ; 68                   ; 153                  ; 594                            ;
;     -- Registered Input Connections                         ; 8281                  ; 33                   ; 106                  ; 0                              ;
;     -- Output Connections                                   ; 651                   ; 6                    ; 242                  ; 9165                           ;
;     -- Registered Output Connections                        ; 503                   ; 5                    ; 241                  ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Internal Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 76106                 ; 592                  ; 1063                 ; 13730                          ;
;     -- Registered Connections                               ; 40258                 ; 351                  ; 789                  ; 100                            ;
;                                                             ;                       ;                      ;                      ;                                ;
; External Connections                                        ;                       ;                      ;                      ;                                ;
;     -- Top                                                  ; 178                   ; 1                    ; 215                  ; 9506                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 38                   ; 35                             ;
;     -- sld_hub:auto_hub                                     ; 215                   ; 38                   ; 4                    ; 138                            ;
;     -- hard_block:auto_generated_inst                       ; 9506                  ; 35                   ; 138                  ; 80                             ;
;                                                             ;                       ;                      ;                      ;                                ;
; Partition Interface                                         ;                       ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 81                    ; 11                   ; 86                   ; 606                            ;
;     -- Output Ports                                         ; 87                    ; 4                    ; 104                  ; 218                            ;
;     -- Bidir Ports                                          ; 129                   ; 0                    ; 0                    ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Registered Ports                                            ;                       ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 59                   ; 0                              ;
;                                                             ;                       ;                      ;                      ;                                ;
; Port Connectivity                                           ;                       ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 3                    ; 36                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 29                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 67                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 72                   ; 281                            ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 73                   ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT      ; AC27  ; 5A       ; 89           ; 16           ; 20           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; DDR3_RZQ        ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; HSMC_CLKIN_n[1] ; AB27  ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; HSMC_CLKIN_n[2] ; G15   ; 8A       ; 40           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; HSMC_CLKIN_p[1] ; AA26  ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; HSMC_CLKIN_p[2] ; H15   ; 8A       ; 40           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; HSMC_CLK_IN0    ; J14   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; IRDA_RXD        ; AH2   ; 3A       ; 10           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]          ; AE9   ; 3A       ; 2            ; 0            ; 91           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]          ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]          ; AD9   ; 3A       ; 2            ; 0            ; 74           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]          ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B3B      ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 6                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; SSTL-15      ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B4A      ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B5B      ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; OSC_50_B8A      ; K14   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; PCIE_PERST_n    ; W21   ; 5A       ; 89           ; 8            ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; PCIE_WAKE_n     ; W22   ; 5A       ; 89           ; 8            ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; RESET_n         ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]           ; W25   ; 5B       ; 89           ; 20           ; 43           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[1]           ; V25   ; 5B       ; 89           ; 20           ; 60           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[2]           ; AC28  ; 5B       ; 89           ; 20           ; 77           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; SW[3]           ; AC29  ; 5B       ; 89           ; 20           ; 94           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; TEMP_DOUT       ; AG1   ; 3A       ; 10           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; USB_B2_CLK      ; AF13  ; 3B       ; 22           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; USB_OE_n        ; AE14  ; 3B       ; 24           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; USB_RD_n        ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; USB_RESET_n     ; AD14  ; 3B       ; 24           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
; USB_WR_n        ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5 V        ; Off         ; --                        ; User                 ; no        ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                             ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT       ; AG3   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_I2C_SCLK     ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_MUTE         ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK          ; AC9   ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[0]        ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[10]       ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[11]       ; AK9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[12]       ; AK7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[13]       ; AK8   ; 3B       ; 28           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[14]       ; AG12  ; 3B       ; 26           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[1]        ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[2]        ; AH12  ; 3B       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[3]        ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[4]        ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[5]        ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[6]        ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[7]        ; AK13  ; 3B       ; 36           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[8]        ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_A[9]        ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_BA[0]       ; AH10  ; 3B       ; 34           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_BA[1]       ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_BA[2]       ; AK11  ; 3B       ; 34           ; 0            ; 57           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CAS_n       ; AH7   ; 3B       ; 32           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CKE         ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CK_n        ; AA15  ; 3B       ; 36           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CK_p        ; AA14  ; 3B       ; 36           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_CS_n        ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_DM[0]       ; AH17  ; 4A       ; 56           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_DM[1]       ; AG23  ; 4A       ; 64           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_DM[2]       ; AK23  ; 4A       ; 72           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_DM[3]       ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_ODT         ; AE16  ; 4A       ; 52           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_RAS_n       ; AH8   ; 3B       ; 32           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_RESET_n     ; AK21  ; 4A       ; 68           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR3_WE_n        ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FAN_CTRL         ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLKOUT_n[1] ; E6    ; 8A       ; 4            ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLKOUT_n[2] ; A10   ; 8A       ; 38           ; 81           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLKOUT_p[1] ; E7    ; 8A       ; 4            ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLKOUT_p[2] ; A11   ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_CLK_OUT0    ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HSMC_SCL         ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]           ; AF10  ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]           ; AD10  ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]           ; AE11  ; 3A       ; 4            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]           ; AD7   ; 3A       ; 6            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_CS_n        ; AF8   ; 3A       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_DIN         ; AG7   ; 3A       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TEMP_SCLK        ; AF9   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; USB_EMPTY        ; AJ4   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; USB_FULL         ; AK3   ; 3B       ; 20           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_BLANK_n      ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[0]         ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[1]         ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[2]         ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[3]         ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[4]         ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[5]         ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[6]         ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_B[7]         ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_CLK          ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[0]         ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[1]         ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[2]         ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[3]         ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[4]         ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[5]         ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[6]         ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_G[7]         ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_HS           ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[0]         ; AG5   ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[1]         ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[2]         ; AB12  ; 3A       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[3]         ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[4]         ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[5]         ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[6]         ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_R[7]         ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_SYNC_n       ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; VGA_VS           ; AC12  ; 3A       ; 16           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                    ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination                ; Termination Control Block                                                             ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK    ; AG30  ; 5A       ; 89           ; 16           ; 54           ; 23                    ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                               ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; AUD_BCLK       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 168                   ; 0                  ; yes    ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                               ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; AUD_DACLRCK    ; AH4   ; 3A       ; 6            ; 0            ; 51           ; 120                   ; 0                  ; yes    ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                               ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; AUD_I2C_SDAT   ; AF30  ; 5A       ; 89           ; 15           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                               ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_i2c_sda:i2c_sda|data_dir (inverted)                                                                                                                                                                                            ;
; DDR3_DQS_n[0]  ; W16   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_DQS_n[1]  ; W17   ; 4A       ; 60           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_DQS_n[2]  ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_DQS_n[3]  ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; DDR3_DQS_p[0]  ; V16   ; 4A       ; 52           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; DDR3_DQS_p[1]  ; V17   ; 4A       ; 60           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; DDR3_DQS_p[2]  ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; DDR3_DQS_p[3]  ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; DDR3_DQ[0]     ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_DQ[10]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_DQ[11]    ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_DQ[12]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_DQ[13]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_DQ[14]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_DQ[15]    ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_DQ[16]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_DQ[17]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_DQ[18]    ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_DQ[19]    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_DQ[1]     ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_DQ[20]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_DQ[21]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_DQ[22]    ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_DQ[23]    ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_DQ[24]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_DQ[25]    ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR3_DQ[26]    ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_DQ[27]    ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_DQ[28]    ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_DQ[29]    ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_DQ[2]     ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR3_DQ[30]    ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_DQ[31]    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_DQ[3]     ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR3_DQ[4]     ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR3_DQ[5]     ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR3_DQ[6]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR3_DQ[7]     ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR3_DQ[8]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR3_DQ[9]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration    ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HSMC_D[0]      ; C10   ; 8A       ; 28           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_D[1]      ; H13   ; 8A       ; 20           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_D[2]      ; C9    ; 8A       ; 28           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_D[3]      ; H12   ; 8A       ; 20           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[0]   ; G11   ; 8A       ; 10           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[10]  ; D9    ; 8A       ; 30           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[11]  ; D12   ; 8A       ; 22           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[12]  ; D10   ; 8A       ; 34           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[13]  ; B12   ; 8A       ; 38           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[14]  ; E13   ; 8A       ; 26           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[15]  ; G13   ; 8A       ; 28           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[16]  ; F14   ; 8A       ; 36           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[1]   ; J12   ; 8A       ; 12           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[2]   ; F10   ; 8A       ; 6            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[3]   ; J9    ; 8A       ; 4            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[4]   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[5]   ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[6]   ; G8    ; 8A       ; 24           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[7]   ; F8    ; 8A       ; 2            ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[8]   ; E11   ; 8A       ; 18           ; 81           ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_n[9]   ; B5    ; 8A       ; 14           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[0]   ; G12   ; 8A       ; 10           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[10]  ; E9    ; 8A       ; 30           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[11]  ; E12   ; 8A       ; 22           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[12]  ; D11   ; 8A       ; 34           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[13]  ; C13   ; 8A       ; 38           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[14]  ; F13   ; 8A       ; 26           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[15]  ; H14   ; 8A       ; 28           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[16]  ; F15   ; 8A       ; 36           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[1]   ; K12   ; 8A       ; 12           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[2]   ; G10   ; 8A       ; 6            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[3]   ; J10   ; 8A       ; 4            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[4]   ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[5]   ; J7    ; 8A       ; 16           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[6]   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[7]   ; F9    ; 8A       ; 2            ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[8]   ; F11   ; 8A       ; 18           ; 81           ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_RX_p[9]   ; B6    ; 8A       ; 14           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_SDA       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[0]   ; A8    ; 8A       ; 34           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[10]  ; B1    ; 8A       ; 16           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[11]  ; A3    ; 8A       ; 24           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[12]  ; A5    ; 8A       ; 26           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[13]  ; B7    ; 8A       ; 32           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[14]  ; B8    ; 8A       ; 30           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[15]  ; B11   ; 8A       ; 36           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[16]  ; A13   ; 8A       ; 40           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[1]   ; D7    ; 8A       ; 18           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[2]   ; F6    ; 8A       ; 2            ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[3]   ; C5    ; 8A       ; 22           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[4]   ; C4    ; 8A       ; 20           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[5]   ; E2    ; 8A       ; 8            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[6]   ; D4    ; 8A       ; 10           ; 81           ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[7]   ; B3    ; 8A       ; 14           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[8]   ; D1    ; 8A       ; 6            ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_n[9]   ; C2    ; 8A       ; 12           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[0]   ; A9    ; 8A       ; 34           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[10]  ; B2    ; 8A       ; 16           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[11]  ; A4    ; 8A       ; 24           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[12]  ; A6    ; 8A       ; 26           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[13]  ; C7    ; 8A       ; 32           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[14]  ; C8    ; 8A       ; 30           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[15]  ; C12   ; 8A       ; 36           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[16]  ; B13   ; 8A       ; 40           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[1]   ; E8    ; 8A       ; 18           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[2]   ; G7    ; 8A       ; 2            ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[3]   ; D6    ; 8A       ; 22           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[4]   ; D5    ; 8A       ; 20           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[5]   ; E3    ; 8A       ; 8            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[6]   ; E4    ; 8A       ; 10           ; 81           ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[7]   ; C3    ; 8A       ; 14           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[8]   ; E1    ; 8A       ; 6            ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; HSMC_TX_p[9]   ; D2    ; 8A       ; 12           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 2.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; SI5338_SCL     ; AE26  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                               ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; SI5338_SDA     ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                               ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_B2_DATA[0] ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_B2_DATA[1] ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_B2_DATA[2] ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_B2_DATA[3] ; Y19   ; 4A       ; 84           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_B2_DATA[4] ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_B2_DATA[5] ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_B2_DATA[6] ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_B2_DATA[7] ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_SCL        ; AK4   ; 3B       ; 22           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
; USB_SDA        ; AE13  ; 3B       ; 22           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 1.5 V                           ; Default          ; Off                              ; Series 50 Ohm without Calibration ; --                                                                                    ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+-----------------------------------+---------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )    ; --            ; --           ; --            ;
; 3A       ; 29 / 32 ( 91 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 34 / 48 ( 71 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 4A       ; 57 / 80 ( 71 % )  ; 1.5V          ; 0.75V        ; 2.5V          ;
; 5A       ; 28 / 32 ( 88 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 10 / 16 ( 63 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 80 / 80 ( 100 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+-------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; HSMC_TX_n[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A4       ; 491        ; 8A       ; HSMC_TX_p[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ; 489        ; 8A       ; HSMC_TX_n[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 487        ; 8A       ; HSMC_TX_p[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; HSMC_TX_n[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 471        ; 8A       ; HSMC_TX_p[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ; 465        ; 8A       ; HSMC_CLKOUT_n[2]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A11      ; 463        ; 8A       ; HSMC_CLKOUT_p[2]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; HSMC_TX_n[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; VGA_R[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; DDR3_CK_p                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; DDR3_CK_n                       ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; OSC_50_B4A                      ; input  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; DDR3_DQS_n[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; USB_B2_DATA[4]                  ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; VGA_G[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; VGA_G[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; HSMC_CLKIN_p[1]                 ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; HSMC_SCL                        ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; VGA_R[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; DDR3_CS_n                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; VGA_G[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; VGA_G[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; VGA_G[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; VGA_G[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; HSMC_CLKIN_n[1]                 ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; AUD_XCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; VGA_VS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; DDR3_DQS_p[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; USB_B2_DATA[7]                  ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B       ; SW[2]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B       ; SW[3]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; KEY[2]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD10     ; 56         ; 3A       ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A       ; KEY[3]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A       ; VGA_HS                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; USB_RESET_n                     ; input  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; DDR3_DQS_n[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; USB_B2_DATA[1]                  ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A       ; USB_B2_DATA[2]                  ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A       ; AUD_MUTE                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A       ; RESET_n                         ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; HSMC_CLK_OUT0                   ; output ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A       ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B       ; USB_SDA                         ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B       ; USB_OE_n                        ; input  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; DDR3_ODT                        ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; DDR3_DQ[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; DDR3_DQ[17]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; DDR3_DQ[16]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; DDR3_DQ[29]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; DDR3_DQ[28]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; SI5338_SCL                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A       ; VGA_G[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; VGA_B[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; HSMC_SDA                        ; bidir  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; VGA_R[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; TEMP_CS_n                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 67         ; 3A       ; TEMP_SCLK                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A       ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; USB_B2_CLK                      ; input  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B       ; OSC_50_B3B                      ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; DDR3_DQ[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; DDR3_DQ[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; DDR3_DQ[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; DDR3_DQ[21]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; DDR3_DQ[20]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; DDR3_DQ[25]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; DDR3_DQ[24]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; USB_B2_DATA[6]                  ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; VGA_B[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; VGA_B[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; AUD_I2C_SDAT                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A       ; TEMP_DOUT                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG2      ; 83         ; 3A       ; VGA_SYNC_n                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; AUD_DACDAT                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; VGA_R[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 73         ; 3A       ; VGA_R[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ; 68         ; 3A       ; TEMP_DIN                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; DDR3_A[14]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; DDR3_A[4]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; DDR3_DQ[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; DDR3_RZQ                        ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; DDR3_DQ[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; DDR3_DQ[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; DDR3_DQ[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; DDR3_DQ[18]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; DDR3_DM[1]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; DDR3_DQ[30]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; FAN_CTRL                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A       ; VGA_B[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; IRDA_RXD                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 81         ; 3A       ; VGA_BLANK_n                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 61         ; 3A       ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 76         ; 3A       ; VGA_R[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; DDR3_CAS_n                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; DDR3_RAS_n                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; DDR3_BA[0]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; DDR3_A[2]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; DDR3_A[8]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; DDR3_A[9]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; DDR3_A[5]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; DDR3_DM[0]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; DDR3_DQ[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; DDR3_DQ[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; DDR3_DQ[22]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; DDR3_DQ[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; USB_B2_DATA[5]                  ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A       ; AUD_I2C_SCLK                    ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A       ; VGA_R[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ2      ; 77         ; 3A       ; VGA_R[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; USB_EMPTY                       ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ5      ; 99         ; 3B       ; USB_RD_n                        ; input  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B       ; DDR3_WE_n                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; DDR3_A[10]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; DDR3_BA[1]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; DDR3_A[3]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; DDR3_A[0]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ; 0.75V               ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; DDR3_DQ[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; DDR3_DQ[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; DDR3_DQ[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; DDR3_CKE                        ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; DDR3_DQ[26]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; DDR3_DM[3]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; SI5338_SDA                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; USB_FULL                        ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK4      ; 92         ; 3B       ; USB_SCL                         ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; USB_WR_n                        ; input  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B       ; DDR3_A[12]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; DDR3_A[13]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; DDR3_A[11]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; DDR3_BA[2]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; DDR3_A[6]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; DDR3_A[7]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; DDR3_A[1]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ; 0.75V               ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; DDR3_DQ[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; DDR3_DQ[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; DDR3_RESET_n                    ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; DDR3_DQ[19]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; DDR3_DM[2]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; DDR3_DQ[23]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; DDR3_DQ[27]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; DDR3_DQ[31]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; USB_B2_DATA[0]                  ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; HSMC_TX_n[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B2       ; 507        ; 8A       ; HSMC_TX_p[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B3       ; 513        ; 8A       ; HSMC_TX_n[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; HSMC_RX_n[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B6       ; 510        ; 8A       ; HSMC_RX_p[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 477        ; 8A       ; HSMC_TX_n[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B8       ; 481        ; 8A       ; HSMC_TX_n[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; HSMC_TX_n[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 464        ; 8A       ; HSMC_RX_n[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B13      ; 459        ; 8A       ; HSMC_TX_p[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; HSMC_TX_n[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C3       ; 511        ; 8A       ; HSMC_TX_p[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C4       ; 501        ; 8A       ; HSMC_TX_n[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 497        ; 8A       ; HSMC_TX_n[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; HSMC_TX_p[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 479        ; 8A       ; HSMC_TX_p[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 485        ; 8A       ; HSMC_D[2]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 483        ; 8A       ; HSMC_D[0]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; HSMC_TX_p[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C13      ; 462        ; 8A       ; HSMC_RX_p[13]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A       ; HSMC_TX_n[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D2       ; 515        ; 8A       ; HSMC_TX_p[9]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; HSMC_TX_n[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 499        ; 8A       ; HSMC_TX_p[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ; 495        ; 8A       ; HSMC_TX_p[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D7       ; 505        ; 8A       ; HSMC_TX_n[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; HSMC_RX_n[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D10      ; 472        ; 8A       ; HSMC_RX_n[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D11      ; 470        ; 8A       ; HSMC_RX_p[12]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 496        ; 8A       ; HSMC_RX_n[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; HPS_RZQ_0                       ;        ;                                 ;                     ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A       ; HSMC_TX_p[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E2       ; 525        ; 8A       ; HSMC_TX_n[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E3       ; 523        ; 8A       ; HSMC_TX_p[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E4       ; 519        ; 8A       ; HSMC_TX_p[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; HSMC_CLKOUT_n[1]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E7       ; 531        ; 8A       ; HSMC_CLKOUT_p[1]                ; output ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E8       ; 503        ; 8A       ; HSMC_TX_p[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ; 478        ; 8A       ; HSMC_RX_p[10]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; HSMC_RX_n[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ; 494        ; 8A       ; HSMC_RX_p[11]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E13      ; 488        ; 8A       ; HSMC_RX_n[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; HSMC_TX_n[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; HSMC_RX_n[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F9       ; 534        ; 8A       ; HSMC_RX_p[7]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F10      ; 528        ; 8A       ; HSMC_RX_n[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F11      ; 502        ; 8A       ; HSMC_RX_p[8]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; HSMC_RX_p[14]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F14      ; 468        ; 8A       ; HSMC_RX_n[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F15      ; 466        ; 8A       ; HSMC_RX_p[16]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; HSMC_TX_p[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A       ; HSMC_RX_n[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; HSMC_RX_p[2]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G11      ; 520        ; 8A       ; HSMC_RX_n[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G12      ; 518        ; 8A       ; HSMC_RX_p[0]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G13      ; 484        ; 8A       ; HSMC_RX_n[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; HSMC_CLKIN_n[2]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A       ; GND+                            ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; HSMC_RX_n[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A       ; HSMC_RX_p[6]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; HSMC_D[3]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 498        ; 8A       ; HSMC_D[1]                       ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 482        ; 8A       ; HSMC_RX_p[15]                   ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H15      ; 458        ; 8A       ; HSMC_CLKIN_p[2]                 ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J1       ; 3          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; HSMC_RX_p[5]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; HSMC_RX_n[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J10      ; 530        ; 8A       ; HSMC_RX_p[3]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; HSMC_RX_n[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; HSMC_CLK_IN0                    ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; HSMC_RX_p[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A       ; HSMC_RX_n[4]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; HSMC_RX_p[1]                    ; bidir  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; OSC_50_B8A                      ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 11         ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 19         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; GND+                            ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; DDR3_DQS_p[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; DDR3_DQS_p[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; VGA_B[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; SW[1]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ; 27         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A       ; DDR3_DQS_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; DDR3_DQS_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A       ; VGA_CLK                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; PCIE_PERST_n                    ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A       ; PCIE_WAKE_n                     ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; VGA_B[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; SW[0]                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A       ; DDR3_DQS_p[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; USB_B2_DATA[3]                  ; bidir  ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; VGA_G[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; VGA_B[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; VGA_B[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; OSC_50_B5B                      ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+
; DLL                                                                                      ; Location     ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X7_Y0_N0 ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------+--------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                           ; Removed Component                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PHY Clock Buffers                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                        ;
;  audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                        ;
;   --                                                                                                                                                                                                                                                          ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                          ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                          ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                          ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                      ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll1~FRACTIONAL_PLL                                         ;                            ;
;     -- PLL Type                                                                                                                      ; Integer PLL                ;
;     -- PLL Location                                                                                                                  ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                       ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                 ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                       ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                     ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                             ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                            ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                             ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                             ; 108.333333 MHz             ;
;     -- PLL Enable                                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                                       ; N/A                        ;
;     -- M Counter                                                                                                                     ; 12                         ;
;     -- N Counter                                                                                                                     ; 2                          ;
;     -- PLL Refclk Select                                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                                            ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                    ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                                       ; OSC_50_B3B~input           ;
;             -- CLKIN(1) source                                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                                       ; N/A                        ;
;             -- CLKIN(3) source                                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                                            ;                            ;
;         -- audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                          ;                            ;
;             -- Output Clock Frequency                                                                                                ; 150.0 MHz                  ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y8_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;         -- audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll4~PLL_OUTPUT_COUNTER                          ;                            ;
;             -- Output Clock Frequency                                                                                                ; 150.0 MHz                  ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 247.500000 degrees         ;
;             -- C Counter                                                                                                             ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                 ; 3                          ;
;             -- C Counter PRST                                                                                                        ; 2                          ;
;         -- audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll7~PLL_OUTPUT_COUNTER                          ;                            ;
;             -- Output Clock Frequency                                                                                                ; 25.0 MHz                   ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y5_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 12                         ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;         -- audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll6~PLL_OUTPUT_COUNTER                          ;                            ;
;             -- Output Clock Frequency                                                                                                ; 75.0 MHz                   ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y6_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;         -- audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER                      ;                            ;
;             -- Output Clock Frequency                                                                                                ; 300.0 MHz                  ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y2_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 1                          ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;         -- audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll3~PLL_OUTPUT_COUNTER                          ;                            ;
;             -- Output Clock Frequency                                                                                                ; 300.0 MHz                  ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y1_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 270.000000 degrees         ;
;             -- C Counter                                                                                                             ; 1                          ;
;             -- C Counter PH Mux PRST                                                                                                 ; 6                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;         -- audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll1_phy~PLL_OUTPUT_COUNTER                      ;                            ;
;             -- Output Clock Frequency                                                                                                ; 150.0 MHz                  ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y3_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;                                                                                                                                      ;                            ;
; audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                      ; Fractional PLL             ;
;     -- PLL Location                                                                                                                  ; FRACTIONALPLL_X0_Y32_N0    ;
;     -- PLL Feedback clock type                                                                                                       ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                 ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                       ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                     ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                             ; 405.503976 MHz             ;
;     -- PLL Operation Mode                                                                                                            ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                             ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                             ; 80.147179 MHz              ;
;     -- PLL Enable                                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                                       ; 472788024 / 4294967296     ;
;     -- M Counter                                                                                                                     ; 8                          ;
;     -- N Counter                                                                                                                     ; 1                          ;
;     -- PLL Refclk Select                                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                                            ; PLLREFCLKSELECT_X0_Y38_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                    ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                                       ; N/A                        ;
;             -- CLKIN(1) source                                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                                       ; OSC_50_B3B~input           ;
;             -- CLKIN(3) source                                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                                            ;                            ;
;         -- audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                ; 18.431998 MHz              ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y34_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 22                         ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;                                                                                                                                      ;                            ;
; audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                            ;                            ;
;     -- PLL Type                                                                                                                      ; Integer PLL                ;
;     -- PLL Location                                                                                                                  ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                       ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                 ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                       ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                     ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                    ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                             ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                            ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                             ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                             ; 108.333333 MHz             ;
;     -- PLL Enable                                                                                                                    ; On                         ;
;     -- PLL Fractional Division                                                                                                       ; N/A                        ;
;     -- M Counter                                                                                                                     ; 12                         ;
;     -- N Counter                                                                                                                     ; 2                          ;
;     -- PLL Refclk Select                                                                                                             ;                            ;
;             -- PLL Refclk Select Location                                                                                            ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                    ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                    ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                       ; N/A                        ;
;             -- CORECLKIN source                                                                                                      ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                    ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                     ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                      ; N/A                        ;
;             -- CLKIN(0) source                                                                                                       ; OSC_50_B3B~input           ;
;             -- CLKIN(1) source                                                                                                       ; N/A                        ;
;             -- CLKIN(2) source                                                                                                       ; N/A                        ;
;             -- CLKIN(3) source                                                                                                       ; N/A                        ;
;     -- PLL Output Counter                                                                                                            ;                            ;
;         -- audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER             ;                            ;
;             -- Output Clock Frequency                                                                                                ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y19_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; On                         ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;         -- audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER             ;                            ;
;             -- Output Clock Frequency                                                                                                ; 10.0 MHz                   ;
;             -- Output Clock Location                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                ; Off                        ;
;             -- Duty Cycle                                                                                                            ; 50.0000                    ;
;             -- Phase Shift                                                                                                           ; 0.000000 degrees           ;
;             -- C Counter                                                                                                             ; 30                         ;
;             -- C Counter PH Mux PRST                                                                                                 ; 0                          ;
;             -- C Counter PRST                                                                                                        ; 1                          ;
;                                                                                                                                      ;                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SoCKit_Audio                                                                                                                                       ; 5460.0 (159.3)       ; 6187.5 (159.2)                   ; 886.0 (0.0)                                       ; 158.5 (0.1)                      ; 150.0 (0.0)          ; 7618 (347)          ; 8633 (0)                  ; 226 (226)     ; 1863552           ; 251   ; 2          ; 238  ; 0            ; |SoCKit_Audio                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |audio_nios:nios_audio_ins|                                                                                                                      ; 5160.5 (0.0)         ; 5860.3 (0.0)                     ; 858.2 (0.0)                                       ; 158.4 (0.0)                      ; 150.0 (0.0)          ; 7051 (0)            ; 8453 (0)                  ; 0 (0)         ; 1863552           ; 251   ; 2          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins                                                                                                                                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;       |AUDIO_IF:audio|                                                                                                                              ; 183.2 (22.6)         ; 263.3 (54.8)                     ; 80.1 (32.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 247 (15)            ; 474 (115)                 ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio                                                                                                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;          |AUDIO_ADC:ADC_Instance|                                                                                                                   ; 84.1 (40.2)          ; 99.5 (49.0)                      ; 15.4 (8.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 121 (64)            ; 178 (73)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance                                                                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;             |audio_fifo:adc_fifo|                                                                                                                   ; 43.9 (0.0)           ; 50.5 (0.0)                       ; 6.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 105 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo                                                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;                |dcfifo:dcfifo_component|                                                                                                            ; 43.9 (0.0)           ; 50.5 (0.0)                       ; 6.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 105 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |dcfifo_ebo1:auto_generated|                                                                                                      ; 43.9 (8.0)           ; 50.5 (12.8)                      ; 6.6 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (7)              ; 105 (36)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |a_graycounter_bcc:wrptr_g1p|                                                                                                  ; 8.1 (8.1)            ; 8.1 (8.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                                                                                  ; work         ;
;                      |a_graycounter_fu6:rdptr_g1p|                                                                                                  ; 10.1 (10.1)          ; 10.1 (10.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                                                                                  ; work         ;
;                      |alt_synch_pipe_nc8:rs_dgwp|                                                                                                   ; 4.2 (0.0)            ; 4.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                                                                                                                                                                                                                                                   ; work         ;
;                         |dffpipe_hd9:dffpipe12|                                                                                                     ; 4.2 (4.2)            ; 4.4 (4.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                                                                                                                                                             ; work         ;
;                      |alt_synch_pipe_oc8:ws_dgrp|                                                                                                   ; 3.9 (0.0)            ; 5.4 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                                                                                                                                                                                                                                                                                   ; work         ;
;                         |dffpipe_id9:dffpipe17|                                                                                                     ; 3.9 (3.9)            ; 5.4 (5.4)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                                                                                                                                                             ; work         ;
;                      |altsyncram_8q91:fifo_ram|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_8q91:fifo_ram                                                                                                                                                                                                                                                                                     ; work         ;
;                      |cmpr_su5:rdempty_eq_comp1_msb|                                                                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb                                                                                                                                                                                                                                                                                ; work         ;
;                      |cmpr_su5:rdempty_eq_comp_msb|                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp_msb                                                                                                                                                                                                                                                                                 ; work         ;
;                      |cmpr_tu5:wrfull_eq_comp1_lsb|                                                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_tu5:wrfull_eq_comp1_lsb                                                                                                                                                                                                                                                                                 ; work         ;
;                      |cmpr_tu5:wrfull_eq_comp_lsb|                                                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_tu5:wrfull_eq_comp_lsb                                                                                                                                                                                                                                                                                  ; work         ;
;                      |dffpipe_3dc:wraclr|                                                                                                           ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                                ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                                ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                               ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                               ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                               ; work         ;
;          |AUDIO_DAC:DAC_Instance|                                                                                                                   ; 76.6 (37.2)          ; 109.0 (60.3)                     ; 32.4 (23.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (58)            ; 181 (72)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance                                                                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;             |audio_fifo:dac_fifo|                                                                                                                   ; 39.4 (0.0)           ; 48.6 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 109 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo                                                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;                |dcfifo:dcfifo_component|                                                                                                            ; 39.4 (0.0)           ; 48.6 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 109 (0)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |dcfifo_ebo1:auto_generated|                                                                                                      ; 39.4 (6.5)           ; 48.6 (12.0)                      ; 9.2 (5.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (5)              ; 109 (40)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated                                                                                                                                                                                                                                                                                                              ; work         ;
;                      |a_graycounter_bcc:wrptr_g1p|                                                                                                  ; 8.1 (8.1)            ; 8.1 (8.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                                                                                  ; work         ;
;                      |a_graycounter_fu6:rdptr_g1p|                                                                                                  ; 9.7 (9.7)            ; 10.1 (10.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                                                                                  ; work         ;
;                      |alt_synch_pipe_nc8:rs_dgwp|                                                                                                   ; 3.8 (0.0)            ; 4.9 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                                                                                                                                                                                                                                                   ; work         ;
;                         |dffpipe_hd9:dffpipe12|                                                                                                     ; 3.8 (3.8)            ; 4.9 (4.9)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                                                                                                                                                             ; work         ;
;                      |alt_synch_pipe_oc8:ws_dgrp|                                                                                                   ; 3.1 (0.0)            ; 5.3 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                                                                                                                                                                                                                                                                                   ; work         ;
;                         |dffpipe_id9:dffpipe17|                                                                                                     ; 3.1 (3.1)            ; 5.3 (5.3)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                                                                                                                                                             ; work         ;
;                      |altsyncram_8q91:fifo_ram|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_8q91:fifo_ram                                                                                                                                                                                                                                                                                     ; work         ;
;                      |dffpipe_3dc:wraclr|                                                                                                           ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                                                                                                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                                ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                                ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                               ; 2.0 (2.0)            ; 2.1 (2.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                               ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                               ; work         ;
;       |altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|                                                                                ; 72.5 (8.5)           ; 94.7 (8.5)                       ; 22.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (17)            ; 157 (10)                  ; 0 (0)         ; 608               ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge                                                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                                           ; 30.8 (25.7)          ; 40.3 (27.2)                      ; 9.4 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 64 (28)                   ; 0 (0)         ; 352               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                               ; audio_nios   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                                        ; 3.9 (0.0)            ; 5.9 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                ; audio_nios   ;
;                |altera_std_synchronizer:sync[0].u|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                                                  ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[3].u|                                                                                                  ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[4].u|                                                                                                  ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[5].u|                                                                                                  ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u                                                                                                                                                                                                                                              ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                                       ; 1.3 (0.0)            ; 7.2 (0.0)                        ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                               ; audio_nios   ;
;                |altera_std_synchronizer:sync[0].u|                                                                                                  ; 0.1 (0.1)            ; 1.1 (1.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                                                  ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[3].u|                                                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[4].u|                                                                                                  ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[5].u|                                                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 352               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_06j1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 352               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                                           ; 33.1 (26.8)          ; 45.9 (30.0)                      ; 12.8 (3.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 83 (41)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                               ; audio_nios   ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                                        ; 5.0 (0.0)            ; 7.0 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                ; audio_nios   ;
;                |altera_std_synchronizer:sync[0].u|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                                                  ; 0.6 (0.6)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                                                  ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[3].u|                                                                                                  ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[4].u|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[5].u|                                                                                                  ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[5].u                                                                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:sync[6].u|                                                                                                  ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer:sync[6].u                                                                                                                                                                                                                                              ; work         ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                                       ; 1.3 (0.0)            ; 8.9 (0.0)                        ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                               ; audio_nios   ;
;                |altera_std_synchronizer:sync[0].u|                                                                                                  ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[1].u|                                                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[1].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[2].u|                                                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[2].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[3].u|                                                                                                  ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[3].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[4].u|                                                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[4].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[5].u|                                                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[5].u                                                                                                                                                                                                                                             ; work         ;
;                |altera_std_synchronizer:sync[6].u|                                                                                                  ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer:sync[6].u                                                                                                                                                                                                                                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_e3j1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3j1:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;       |altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|                                               ; 12.0 (12.0)          ; 20.3 (20.3)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                             ; audio_nios   ;
;       |altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                 ; 7.8 (7.8)            ; 10.1 (10.1)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                               ; audio_nios   ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|                                              ; 7.7 (7.7)            ; 8.3 (8.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;       |altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                                           ; 433.5 (433.5)        ; 389.5 (389.5)                    ; 4.0 (4.0)                                         ; 48.0 (48.0)                      ; 0.0 (0.0)            ; 676 (676)           ; 711 (711)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; audio_nios   ;
;       |altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|                                                         ; 16.0 (16.0)          ; 20.8 (20.8)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 22 (22)                   ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                       ; audio_nios   ;
;          |altsyncram:mem_rtl_0|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_m6n1:auto_generated|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated                                                                                                                                                                                                                                                                                   ; work         ;
;       |altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                           ; 426.8 (426.8)        ; 346.3 (346.3)                    ; 7.7 (7.7)                                         ; 88.3 (88.3)                      ; 0.0 (0.0)            ; 57 (57)             ; 661 (661)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                         ; audio_nios   ;
;       |altera_avalon_sc_fifo:i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                         ; 2.5 (2.5)            ; 3.3 (3.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; audio_nios   ;
;       |altera_avalon_sc_fifo:i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                         ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; audio_nios   ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                                        ; 5.3 (5.3)            ; 6.3 (6.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;       |altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                             ; 2.5 (2.5)            ; 3.8 (3.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;       |altera_avalon_sc_fifo:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                ; 5.7 (5.7)            ; 7.7 (7.7)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;       |altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                         ; 2.7 (2.7)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; audio_nios   ;
;       |altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                            ; 12.5 (0.0)           ; 26.4 (0.0)                       ; 13.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                          ; audio_nios   ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                                 ; 12.5 (11.4)          ; 26.4 (24.8)                      ; 13.9 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 60 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                                        ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                                  ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                                  ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                        ; 14.3 (0.0)           ; 58.8 (0.0)                       ; 44.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 141 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                                 ; 14.3 (13.9)          ; 58.8 (57.4)                      ; 44.5 (43.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 141 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                             ; audio_nios   ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                                        ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                                                        ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                        ; 16.1 (0.0)           ; 20.3 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                                 ; 16.1 (15.1)          ; 20.3 (19.3)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 50 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                             ; audio_nios   ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; work         ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                        ; 16.8 (0.0)           ; 30.8 (0.0)                       ; 16.6 (0.0)                                        ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                                 ; 16.8 (16.3)          ; 30.8 (29.7)                      ; 16.6 (15.9)                                       ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                             ; audio_nios   ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                              ; work         ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                                                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                              ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                                   ; 0.5 (0.0)            ; 1.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;          |altera_std_synchronizer_bundle:sync|                                                                                                      ; 0.5 (0.0)            ; 1.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                                     ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                               ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                             ; audio_nios   ;
;          |altera_std_synchronizer_bundle:sync|                                                                                                      ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                                     ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                       ; work         ;
;       |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                                                       ; 5.6 (5.6)            ; 6.5 (6.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;       |altera_merlin_master_agent:cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent|                                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_master_agent:cpu_peripheral_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;       |altera_merlin_slave_agent:audio_avalon_slave_translator_avalon_universal_slave_0_agent|                                                      ; 0.7 (0.0)            ; 1.0 (0.5)                        ; 0.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:audio_avalon_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                    ; audio_nios   ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:audio_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;       |altera_merlin_slave_agent:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;       |altera_merlin_slave_agent:ddr3_avl_translator_avalon_universal_slave_0_agent|                                                                ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:ddr3_avl_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;       |altera_merlin_slave_agent:i2c_scl_s1_translator_avalon_universal_slave_0_agent|                                                              ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:i2c_scl_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;       |altera_merlin_slave_agent:i2c_sda_s1_translator_avalon_universal_slave_0_agent|                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:i2c_sda_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;       |altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:key_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;       |altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;       |altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent|                                                                   ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;       |altera_merlin_slave_translator:audio_avalon_slave_translator|                                                                                ; 0.4 (0.4)            ; 6.8 (6.8)                        ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:audio_avalon_slave_translator                                                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                                                             ; 8.5 (8.5)            ; 11.4 (11.4)                      ; 3.2 (3.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;       |altera_merlin_slave_translator:i2c_scl_s1_translator|                                                                                        ; 2.2 (2.2)            ; 3.5 (3.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_scl_s1_translator                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;       |altera_merlin_slave_translator:i2c_sda_s1_translator|                                                                                        ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:i2c_sda_s1_translator                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                       ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |altera_merlin_slave_translator:key_s1_translator|                                                                                            ; 6.0 (6.0)            ; 6.5 (6.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                                                          ; audio_nios   ;
;       |altera_merlin_slave_translator:onchip_memory2_1_s1_translator|                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                                                                                                                                                                                                                                                                                             ; audio_nios   ;
;       |altera_merlin_slave_translator:pio_led_s1_translator|                                                                                        ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;       |altera_merlin_slave_translator:sw_s1_translator|                                                                                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;       |altera_merlin_traffic_limiter:limiter|                                                                                                       ; 2.8 (2.8)            ; 3.9 (3.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                                                                   ; 12.6 (12.6)          ; 12.6 (12.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;       |altera_merlin_traffic_limiter:limiter_002|                                                                                                   ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter_002                                                                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;       |altera_merlin_width_adapter:width_adapter|                                                                                                   ; 63.8 (63.8)          ; 65.2 (65.2)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 145 (145)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                                                               ; 30.1 (30.1)          ; 28.3 (28.3)                      ; 1.8 (1.8)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                                                                                                             ; audio_nios   ;
;       |altera_reset_controller:rst_controller|                                                                                                      ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                    ; audio_nios   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                         ; audio_nios   ;
;       |altera_reset_controller:rst_controller_001|                                                                                                  ; 0.3 (0.0)            ; 1.3 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |altera_reset_controller:rst_controller_002|                                                                                                  ; 0.2 (0.0)            ; 1.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |altera_reset_controller:rst_controller_003|                                                                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |altera_reset_controller:rst_controller_004|                                                                                                  ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |altera_reset_controller:rst_controller_005|                                                                                                  ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_005                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_005|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |altera_reset_controller:rst_controller_008|                                                                                                  ; 0.6 (0.0)            ; 1.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_008                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_008|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |audio_nios_DDR3:ddr3|                                                                                                                        ; 2445.8 (0.0)         ; 2842.6 (0.0)                     ; 403.7 (0.0)                                       ; 7.0 (0.0)                        ; 150.0 (0.0)          ; 3567 (0)            ; 3634 (0)                  ; 0 (0)         ; 134304            ; 28    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3                                                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;          |afi_mux_ddr3_ddrx:m0|                                                                                                                     ; 14.0 (14.0)          ; 30.3 (30.3)                      ; 16.3 (16.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|afi_mux_ddr3_ddrx:m0                                                                                                                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;          |audio_nios_DDR3_c0:c0|                                                                                                                    ; 1230.8 (0.0)         ; 1412.3 (0.0)                     ; 181.6 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2042 (0)            ; 1752 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;             |alt_mem_ddrx_mm_st_converter:a0|                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_ddrx_mm_st_converter:a0                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;             |alt_mem_if_nextgen_ddr3_controller_core:ng0|                                                                                           ; 1229.6 (0.0)         ; 1411.3 (0.0)                     ; 181.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2040 (0)            ; 1752 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0                                                                                                                                                                                                                                                                                                                                    ; audio_nios   ;
;                |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                                    ; 1229.6 (0.0)         ; 1411.3 (0.0)                     ; 181.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2040 (0)            ; 1752 (0)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                    ; audio_nios   ;
;                   |alt_mem_ddrx_controller:controller_inst|                                                                                         ; 1229.6 (0.3)         ; 1411.3 (0.3)                     ; 181.7 (0.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2040 (0)            ; 1752 (1)                  ; 0 (0)         ; 25760             ; 10    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; audio_nios   ;
;                      |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                                ; 10.2 (0.3)           ; 15.2 (0.5)                       ; 5.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (1)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; audio_nios   ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                              ; 1.8 (1.8)            ; 2.8 (2.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; audio_nios   ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                                              ; 5.8 (5.8)            ; 8.0 (8.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; audio_nios   ;
;                         |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|                                                             ; 0.5 (0.0)            ; 1.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst                                                                                                                ; audio_nios   ;
;                            |alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|                                               ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst                                       ; audio_nios   ;
;                         |alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|                                                             ; 1.8 (0.3)            ; 2.8 (0.5)                        ; 1.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst                                                                                                                ; audio_nios   ;
;                            |alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst|                                               ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[1].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst                                       ; audio_nios   ;
;                      |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                            ; 54.2 (54.2)          ; 62.7 (62.7)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 132 (132)           ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; audio_nios   ;
;                      |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                                        ; 23.4 (23.4)          ; 27.2 (27.2)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; audio_nios   ;
;                      |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                            ; 27.4 (27.4)          ; 39.3 (39.3)                      ; 11.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (50)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; audio_nios   ;
;                      |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                                      ; 107.9 (107.9)        ; 120.3 (120.3)                    ; 12.4 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 175 (175)           ; 183 (183)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; audio_nios   ;
;                      |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                                      ; 169.2 (34.1)         ; 191.6 (34.6)                     ; 22.4 (0.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 215 (59)            ; 299 (37)                  ; 0 (0)         ; 16544             ; 6     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; audio_nios   ;
;                         |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; work         ;
;                               |altsyncram_t2s1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_t2s1:auto_generated                                                   ; work         ;
;                         |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                                          ; 21.5 (0.8)           ; 26.4 (1.2)                       ; 4.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; audio_nios   ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 20.7 (0.0)           ; 25.2 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; work         ;
;                               |scfifo_2ga1:auto_generated|                                                                                          ; 20.7 (0.0)           ; 25.2 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 28 (0)                    ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated                                              ; work         ;
;                                  |a_dpfifo_br91:dpfifo|                                                                                             ; 20.7 (15.2)          ; 25.2 (19.7)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (22)             ; 28 (16)                   ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo                         ; work         ;
;                                     |altsyncram_t4k1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_t4k1:FIFOram ; work         ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb     ; work         ;
;                                     |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_hgb:wr_ptr         ; work         ;
;                                     |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter  ; work         ;
;                         |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                         ; 17.2 (2.2)           ; 18.7 (2.2)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (4)              ; 27 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; audio_nios   ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 14.8 (0.0)           ; 16.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 27 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; work         ;
;                               |scfifo_8ga1:auto_generated|                                                                                          ; 14.8 (0.0)           ; 16.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 27 (0)                    ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated                                                                             ; work         ;
;                                  |a_dpfifo_hr91:dpfifo|                                                                                             ; 14.8 (9.3)           ; 16.5 (11.0)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (17)             ; 27 (13)                   ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo                                                        ; work         ;
;                                     |altsyncram_95k1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 112               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_95k1:FIFOram                                ; work         ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_ggb:rd_ptr_msb                                    ; work         ;
;                                     |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_hgb:wr_ptr                                        ; work         ;
;                                     |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter                                 ; work         ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                                         ; 52.5 (52.5)          ; 64.7 (64.7)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 118 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; audio_nios   ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                               ; 44.0 (44.0)          ; 47.3 (47.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; audio_nios   ;
;                      |alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst|                                                                                ; 12.9 (12.9)          ; 14.2 (14.2)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst                                                                                                                                                                              ; audio_nios   ;
;                      |alt_mem_ddrx_sideband:sideband_inst|                                                                                          ; 103.2 (103.2)        ; 112.1 (112.1)                    ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 177 (177)           ; 118 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; audio_nios   ;
;                      |alt_mem_ddrx_tbp:tbp_inst|                                                                                                    ; 438.7 (438.7)        ; 484.4 (484.4)                    ; 45.8 (45.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 695 (695)           ; 561 (561)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; audio_nios   ;
;                      |alt_mem_ddrx_timing_param:timing_param_inst|                                                                                  ; -1.2 (-1.2)          ; 29.3 (29.3)                      ; 30.6 (30.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                                ; audio_nios   ;
;                      |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                                      ; 283.4 (8.5)          ; 314.5 (10.0)                     ; 31.1 (1.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 461 (18)            ; 335 (3)                   ; 0 (0)         ; 9216              ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; audio_nios   ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work         ;
;                               |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work         ;
;                               |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work         ;
;                               |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst                                                                           ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component                                           ; work         ;
;                               |altsyncram_9pr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated            ; work         ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work         ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; work         ;
;                         |alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|                                                                    ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst                                                                                                                             ; audio_nios   ;
;                         |alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|                                                                    ; 219.9 (206.2)        ; 243.6 (226.4)                    ; 23.7 (20.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 365 (348)           ; 236 (213)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst                                                                                                                             ; audio_nios   ;
;                            |alt_mem_ddrx_list:burstcount_list|                                                                                      ; 13.7 (13.7)          ; 17.2 (17.2)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list                                                                                           ; audio_nios   ;
;                         |alt_mem_ddrx_list:wdatap_list_allocated_id_inst|                                                                           ; 23.3 (23.3)          ; 26.9 (26.9)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst                                                                                                                                    ; audio_nios   ;
;                         |alt_mem_ddrx_list:wdatap_list_freeid_inst|                                                                                 ; 23.2 (23.2)          ; 25.8 (25.8)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst                                                                                                                                          ; audio_nios   ;
;          |audio_nios_DDR3_p0:p0|                                                                                                                    ; 165.8 (0.0)          ; 245.7 (0.0)                      ; 79.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 524 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;             |audio_nios_DDR3_p0_memphy:umemphy|                                                                                                     ; 165.8 (4.2)          ; 245.7 (5.0)                      ; 79.9 (0.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (8)             ; 524 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy                                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;                |audio_nios_DDR3_p0_new_io_pads:uio_pads|                                                                                            ; 70.8 (49.2)          ; 96.6 (75.5)                      ; 25.7 (26.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 216 (168)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;                   |audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|                                                                                 ; 21.1 (21.1)          ; 21.1 (21.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                                      ; audio_nios   ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                 ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                                                     ; work         ;
;                      |altddio_out:uaddress_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad                                                                                                                                                                                                                             ; work         ;
;                         |ddio_out_laf:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad|ddio_out_laf:auto_generated                                                                                                                                                                                                 ; work         ;
;                      |altddio_out:ubank_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad                                                                                                                                                                                                                                ; work         ;
;                         |ddio_out_29f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad|ddio_out_29f:auto_generated                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:ucas_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad                                                                                                                                                                                                                               ; work         ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                   ; work         ;
;                      |altddio_out:ucke_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad                                                                                                                                                                                                                                 ; work         ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad|ddio_out_09f:auto_generated                                                                                                                                                                                                     ; work         ;
;                      |altddio_out:ucs_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad                                                                                                                                                                                                                                ; work         ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                    ; work         ;
;                      |altddio_out:uodt_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad                                                                                                                                                                                                                                 ; work         ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad|ddio_out_09f:auto_generated                                                                                                                                                                                                     ; work         ;
;                      |altddio_out:uras_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad                                                                                                                                                                                                                               ; work         ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                   ; work         ;
;                      |altddio_out:ureset_n_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad                                                                                                                                                                                                                             ; work         ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                 ; work         ;
;                      |altddio_out:uwe_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad                                                                                                                                                                                                                                ; work         ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad|ddio_out_b9f:auto_generated                                                                                                                                                                                                    ; work         ;
;                      |audio_nios_DDR3_p0_acv_ldc:clock_gen[0].acv_ck_ldc|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_acv_ldc:clock_gen[0].acv_ck_ldc                                                                                                                                                                                                   ; audio_nios   ;
;                      |audio_nios_DDR3_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                                  ; audio_nios   ;
;                   |audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                 ; audio_nios   ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                         ; audio_nios   ;
;                   |audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                 ; audio_nios   ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                         ; audio_nios   ;
;                   |audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                 ; audio_nios   ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                         ; audio_nios   ;
;                   |audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                 ; audio_nios   ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                         ; audio_nios   ;
;                |audio_nios_DDR3_p0_read_datapath:uread_datapath|                                                                                    ; 46.8 (16.3)          ; 84.0 (52.7)                      ; 37.2 (36.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (8)              ; 181 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;                   |audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|                                       ; 24.3 (14.7)          ; 25.0 (15.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (18)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector                                                                                                                                                                                                    ; audio_nios   ;
;                      |lpm_decode:uvalid_select|                                                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select                                                                                                                                                                           ; work         ;
;                         |decode_f5f:auto_generated|                                                                                                 ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated                                                                                                                                                 ; work         ;
;                   |audio_nios_DDR3_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|                                       ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_read_datapath:uread_datapath|audio_nios_DDR3_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector                                                                                                                                                                                                    ; audio_nios   ;
;                |audio_nios_DDR3_p0_reset:ureset|                                                                                                    ; 3.0 (0.5)            ; 14.0 (0.5)                       ; 11.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;                   |audio_nios_DDR3_p0_reset_sync:ureset_addr_cmd_clk|                                                                               ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_addr_cmd_clk                                                                                                                                                                                                                                                            ; audio_nios   ;
;                   |audio_nios_DDR3_p0_reset_sync:ureset_afi_clk|                                                                                    ; 0.8 (0.8)            ; 3.0 (3.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                                                                                                 ; audio_nios   ;
;                   |audio_nios_DDR3_p0_reset_sync:ureset_avl_clk|                                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                                                                                                 ; audio_nios   ;
;                   |audio_nios_DDR3_p0_reset_sync:ureset_ctl_reset_clk|                                                                              ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                                                                                           ; audio_nios   ;
;                   |audio_nios_DDR3_p0_reset_sync:ureset_scc_clk|                                                                                    ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                                                                                                 ; audio_nios   ;
;                   |audio_nios_DDR3_p0_reset_sync:ureset_seq_clk|                                                                                    ; 0.2 (0.2)            ; 2.0 (2.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_seq_clk                                                                                                                                                                                                                                                                 ; audio_nios   ;
;                |audio_nios_DDR3_p0_write_datapath:uwrite_datapath|                                                                                  ; 40.9 (2.3)           ; 46.1 (2.3)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (8)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_write_datapath:uwrite_datapath                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;                   |audio_nios_DDR3_p0_fr_cycle_extender:afi_wdata_valid_extender|                                                                   ; 3.6 (3.6)            ; 5.6 (5.6)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_write_datapath:uwrite_datapath|audio_nios_DDR3_p0_fr_cycle_extender:afi_wdata_valid_extender                                                                                                                                                                                                                              ; audio_nios   ;
;                   |audio_nios_DDR3_p0_fr_cycle_extender:oct_ena_source_extender|                                                                    ; -0.3 (-0.3)          ; 2.6 (2.6)                        ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_write_datapath:uwrite_datapath|audio_nios_DDR3_p0_fr_cycle_extender:oct_ena_source_extender                                                                                                                                                                                                                               ; audio_nios   ;
;                   |audio_nios_DDR3_p0_fr_cycle_shifter:afi_dm_shifter|                                                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_write_datapath:uwrite_datapath|audio_nios_DDR3_p0_fr_cycle_shifter:afi_dm_shifter                                                                                                                                                                                                                                         ; audio_nios   ;
;                   |audio_nios_DDR3_p0_fr_cycle_shifter:afi_dqs_en_shifter|                                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_write_datapath:uwrite_datapath|audio_nios_DDR3_p0_fr_cycle_shifter:afi_dqs_en_shifter                                                                                                                                                                                                                                     ; audio_nios   ;
;                   |audio_nios_DDR3_p0_fr_cycle_shifter:afi_wdata_shifter|                                                                           ; 32.0 (32.0)          ; 32.0 (32.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_write_datapath:uwrite_datapath|audio_nios_DDR3_p0_fr_cycle_shifter:afi_wdata_shifter                                                                                                                                                                                                                                      ; audio_nios   ;
;          |audio_nios_DDR3_pll0:pll0|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;          |audio_nios_DDR3_s0:s0|                                                                                                                    ; 1035.3 (0.0)         ; 1154.3 (0.0)                     ; 126.0 (0.0)                                       ; 7.0 (0.0)                        ; 150.0 (0.0)          ; 1397 (0)            ; 1294 (0)                  ; 0 (0)         ; 108544            ; 18    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;             |altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                  ; 3.1 (3.1)            ; 3.7 (3.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; audio_nios   ;
;             |altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                             ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;             |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                   ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; audio_nios   ;
;             |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                  ; 2.7 (2.7)            ; 2.9 (2.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; audio_nios   ;
;             |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; audio_nios   ;
;             |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                   ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; audio_nios   ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 249.0 (248.8)        ; 271.7 (271.3)                    ; 25.6 (25.4)                                       ; 2.9 (2.9)                        ; 0.0 (0.0)            ; 396 (396)           ; 352 (350)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                                         ; audio_nios   ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                                                                                                      ; audio_nios   ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                            ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                             ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                                                                                                      ; audio_nios   ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                            ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                             ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                                                                                                   ; audio_nios   ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 106496            ; 16    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 106496            ; 16    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram_b3k1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 106496            ; 16    ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_b3k1:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;             |altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent|                                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;             |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                       ; 6.3 (6.3)            ; 7.1 (7.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;             |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                                ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                                                                                                         ; audio_nios   ;
;             |altera_merlin_slave_agent:sequencer_mem_s1_translator_avalon_universal_slave_0_agent|                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_agent:sequencer_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;             |altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent|                                        ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                 ; audio_nios   ;
;             |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent|                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                ; audio_nios   ;
;             |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent|                                         ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                  ; audio_nios   ;
;             |altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|                                                                 ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                                                                                                                                                                                                                                                                                          ; audio_nios   ;
;             |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;             |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                                  ; 1.9 (1.9)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;             |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                                                                                          ; audio_nios   ;
;             |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                                   ; 10.4 (10.4)          ; 12.5 (12.5)                      ; 2.2 (2.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;             |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                                  ; 4.5 (4.5)            ; 4.6 (4.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                         ; audio_nios   ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;             |audio_nios_DDR3_s0_addr_router:addr_router|                                                                                            ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|audio_nios_DDR3_s0_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;             |audio_nios_DDR3_s0_cmd_xbar_demux:cmd_xbar_demux|                                                                                      ; 7.4 (7.4)            ; 7.4 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|audio_nios_DDR3_s0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                               ; audio_nios   ;
;             |audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|                                                                                  ; 25.3 (22.8)          ; 25.3 (22.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (48)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003                                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;                |altera_merlin_arbitrator:arb|                                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|audio_nios_DDR3_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;             |audio_nios_DDR3_s0_rsp_xbar_demux_003:rsp_xbar_demux_003|                                                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|audio_nios_DDR3_s0_rsp_xbar_demux_003:rsp_xbar_demux_003                                                                                                                                                                                                                                                                                                                       ; audio_nios   ;
;             |audio_nios_DDR3_s0_rsp_xbar_mux:rsp_xbar_mux|                                                                                          ; 15.3 (15.3)          ; 15.2 (15.2)                      ; 0.3 (0.3)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|audio_nios_DDR3_s0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                   ; audio_nios   ;
;             |rw_manager_ddr3:sequencer_rw_mgr_inst|                                                                                                 ; 403.7 (0.0)          ; 471.2 (0.0)                      ; 71.0 (0.0)                                        ; 3.5 (0.0)                        ; 110.0 (0.0)          ; 475 (0)             ; 587 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                          ; audio_nios   ;
;                |rw_manager_generic:rw_mgr_inst|                                                                                                     ; 403.7 (21.2)         ; 471.2 (29.1)                     ; 71.0 (7.9)                                        ; 3.5 (0.0)                        ; 110.0 (0.0)          ; 475 (8)             ; 587 (82)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;                   |rw_manager_core:rw_mgr_core_inst|                                                                                                ; 382.5 (75.2)         ; 442.1 (95.7)                     ; 63.1 (22.2)                                       ; 3.5 (1.7)                        ; 110.0 (0.0)          ; 467 (126)           ; 505 (152)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                          ; audio_nios   ;
;                      |rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|                                                                                   ; 56.8 (0.0)           ; 57.2 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 31 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i                                                                                                                                                                                                                               ; audio_nios   ;
;                         |altsyncram:altsyncram_component|                                                                                           ; 56.8 (0.0)           ; 57.2 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 31 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                               ; work         ;
;                            |altsyncram_qtu1:auto_generated|                                                                                         ; 56.8 (49.1)          ; 57.2 (49.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 31 (0)              ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qtu1:auto_generated                                                                                                                                                                ; work         ;
;                               |decode_5ka:wr_decode|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qtu1:auto_generated|decode_5ka:wr_decode                                                                                                                                           ; work         ;
;                               |mux_3gb:rd_mux|                                                                                                      ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qtu1:auto_generated|mux_3gb:rd_mux                                                                                                                                                 ; work         ;
;                      |rw_manager_datamux:mux_iter[0].datamux_i|                                                                                     ; 5.8 (5.8)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i                                                                                                                                                                                                                                 ; audio_nios   ;
;                      |rw_manager_datamux:mux_iter[1].datamux_i|                                                                                     ; 5.7 (5.7)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i                                                                                                                                                                                                                                 ; audio_nios   ;
;                      |rw_manager_datamux:mux_iter[2].datamux_i|                                                                                     ; 5.7 (5.7)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i                                                                                                                                                                                                                                 ; audio_nios   ;
;                      |rw_manager_datamux:mux_iter[3].datamux_i|                                                                                     ; 5.7 (5.7)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i                                                                                                                                                                                                                                 ; audio_nios   ;
;                      |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                                   ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                               ; audio_nios   ;
;                         |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                               ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                                   ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 20.5 (0.0)           ; 21.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                                   ; work         ;
;                               |altsyncram_okr1:auto_generated|                                                                                      ; 20.5 (20.5)          ; 21.0 (21.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated                                                                                                                    ; work         ;
;                      |rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|                                                                               ; 54.5 (0.0)           ; 56.6 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i                                                                                                                                                                                                                           ; audio_nios   ;
;                         |altsyncram:altsyncram_component|                                                                                           ; 54.5 (0.0)           ; 56.6 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                           ; work         ;
;                            |altsyncram_p4t1:auto_generated|                                                                                         ; 54.5 (41.8)          ; 56.6 (42.6)                      ; 2.2 (0.8)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 20 (0)              ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4t1:auto_generated                                                                                                                                                            ; work         ;
;                               |mux_2gb:rd_mux|                                                                                                      ; 12.7 (12.7)          ; 14.1 (14.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4t1:auto_generated|mux_2gb:rd_mux                                                                                                                                             ; work         ;
;                      |rw_manager_jumplogic:jumplogic_i|                                                                                             ; 46.6 (46.6)          ; 69.0 (69.0)                      ; 22.7 (22.7)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 85 (85)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                         ; audio_nios   ;
;                      |rw_manager_read_datapath:read_datapath_i|                                                                                     ; 77.4 (9.2)           ; 85.3 (9.2)                       ; 7.9 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 106 (19)            ; 133 (16)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                                 ; audio_nios   ;
;                         |rw_manager_bitcheck:bitcheck_i|                                                                                            ; 32.4 (32.4)          ; 37.9 (37.9)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                                  ; audio_nios   ;
;                         |rw_manager_pattern_fifo:pattern_fifo_i|                                                                                    ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                          ; audio_nios   ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 11.3 (0.0)           ; 11.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                          ; work         ;
;                               |altsyncram_8lr1:auto_generated|                                                                                      ; 11.3 (11.3)          ; 11.3 (11.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated                                                                                                                           ; work         ;
;                         |rw_manager_write_decoder:write_decoder_i|                                                                                  ; 24.6 (4.1)           ; 27.0 (4.3)                       ; 2.4 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (12)             ; 70 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                        ; audio_nios   ;
;                            |rw_manager_data_decoder:DO_decoder|                                                                                     ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                     ; audio_nios   ;
;                            |rw_manager_dm_decoder:DM_decoder_i|                                                                                     ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                     ; audio_nios   ;
;                            |rw_manager_lfsr12:dm_lfsr_i|                                                                                            ; 5.3 (5.3)            ; 6.0 (6.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                            ; audio_nios   ;
;                            |rw_manager_lfsr36:do_lfsr_i|                                                                                            ; 13.4 (13.4)          ; 14.0 (14.0)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                            ; audio_nios   ;
;                      |rw_manager_write_decoder:write_decoder_i|                                                                                     ; 28.7 (9.7)           ; 35.9 (11.5)                      ; 7.2 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (36)             ; 68 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                                 ; audio_nios   ;
;                         |rw_manager_data_decoder:DO_decoder|                                                                                        ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                              ; audio_nios   ;
;                         |rw_manager_dm_decoder:DM_decoder_i|                                                                                        ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                                                              ; audio_nios   ;
;                         |rw_manager_lfsr12:dm_lfsr_i|                                                                                               ; 5.2 (5.2)            ; 6.0 (6.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                                                                     ; audio_nios   ;
;                         |rw_manager_lfsr36:do_lfsr_i|                                                                                               ; 11.5 (11.5)          ; 15.7 (15.7)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                                                                     ; audio_nios   ;
;             |sequencer_data_mgr:sequencer_data_mgr_inst|                                                                                            ; 2.3 (2.3)            ; 2.9 (2.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;             |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                                              ; 33.7 (33.7)          ; 40.4 (40.4)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; audio_nios   ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 23.5 (2.3)           ; 24.0 (2.3)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 5 (5)               ; 9 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.1 (0.0)           ; 21.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.1 (21.1)          ; 21.7 (21.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                                                                                                      ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 222.7 (184.0)        ; 235.9 (193.3)                    ; 13.2 (9.3)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 292 (266)           ; 203 (179)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; audio_nios   ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 7.9 (7.3)            ; 10.8 (10.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                                ; audio_nios   ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                             ; audio_nios   ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 30.8 (0.0)           ; 31.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                                    ; audio_nios   ;
;                   |altdpram:altdpram_component|                                                                                                     ; 30.8 (0.0)           ; 31.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                                        ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 30.8 (20.0)          ; 31.8 (20.0)                      ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                                                                                              ; work         ;
;                         |decode_5la:wr_decode|                                                                                                      ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                                         ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                                                                                               ; work         ;
;       |audio_nios_addr_router:addr_router|                                                                                                          ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_addr_router:addr_router                                                                                                                                                                                                                                                                                                                                                                                        ; audio_nios   ;
;       |audio_nios_addr_router_001:addr_router_001|                                                                                                  ; 8.7 (8.7)            ; 9.2 (9.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;       |audio_nios_addr_router_002:addr_router_002|                                                                                                  ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_addr_router_002:addr_router_002                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;       |audio_nios_altpll:altpll|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_altpll:altpll                                                                                                                                                                                                                                                                                                                                                                                                  ; audio_nios   ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |audio_nios_altpll_audio:altpll_audio|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio                                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;          |altera_pll:altera_pll_i|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |audio_nios_cmd_xbar_demux:cmd_xbar_demux|                                                                                                    ; 2.7 (2.7)            ; 4.0 (4.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                                                                                                  ; audio_nios   ;
;       |audio_nios_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                                                                                          ; audio_nios   ;
;       |audio_nios_cmd_xbar_demux_002:cmd_xbar_demux_002|                                                                                            ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cmd_xbar_demux_002:cmd_xbar_demux_002                                                                                                                                                                                                                                                                                                                                                                          ; audio_nios   ;
;       |audio_nios_cmd_xbar_mux:cmd_xbar_mux|                                                                                                        ; 14.8 (13.0)          ; 15.1 (13.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (47)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;          |altera_merlin_arbitrator:arb|                                                                                                             ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                         ; audio_nios   ;
;       |audio_nios_cmd_xbar_mux:cmd_xbar_mux_001|                                                                                                    ; 27.2 (25.2)          ; 35.9 (33.2)                      ; 8.7 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (52)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                                                                                                  ; audio_nios   ;
;          |altera_merlin_arbitrator:arb|                                                                                                             ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;       |audio_nios_cpu:cpu|                                                                                                                          ; 1033.4 (883.5)       ; 1199.5 (1013.5)                  ; 172.1 (136.1)                                     ; 6.1 (6.1)                        ; 0.0 (0.0)            ; 1402 (1201)         ; 1869 (1586)               ; 0 (0)         ; 64640             ; 13    ; 2          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                        ; audio_nios   ;
;          |audio_nios_cpu_bht_module:audio_nios_cpu_bht|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_bht_module:audio_nios_cpu_bht                                                                                                                                                                                                                                                                                                                                                           ; audio_nios   ;
;             |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_bht_module:audio_nios_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_44n1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_bht_module:audio_nios_cpu_bht|altsyncram:the_altsyncram|altsyncram_44n1:auto_generated                                                                                                                                                                                                                                                                                                  ; work         ;
;          |audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data                                                                                                                                                                                                                                                                                                                                                   ; audio_nios   ;
;             |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_4kl1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                                                                                          ; work         ;
;          |audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag                                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;             |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_kom1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_kom1:auto_generated                                                                                                                                                                                                                                                                                            ; work         ;
;          |audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim                                                                                                                                                                                                                                                                                                                                               ; audio_nios   ;
;             |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                                                                      ; work         ;
;          |audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data                                                                                                                                                                                                                                                                                                                                                   ; audio_nios   ;
;             |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                                                                          ; work         ;
;          |audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                     ; audio_nios   ;
;             |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                           ; work         ;
;                |altsyncram_hgn1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hgn1:auto_generated                                                                                                                                                                                                                                                                                            ; work         ;
;          |audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|                                                                                    ; 3.9 (3.9)            ; 3.9 (3.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                  ; audio_nios   ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                     ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                           ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                              ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                     ; work         ;
;          |audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|                                                                                    ; 135.3 (30.8)         ; 170.4 (32.1)                     ; 35.2 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 169 (6)             ; 283 (83)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                  ; audio_nios   ;
;             |audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|                                                 ; 40.0 (0.0)           ; 63.6 (0.0)                       ; 23.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper                                                                                                                                                                                                                                                            ; audio_nios   ;
;                |audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk|                                                ; 8.0 (7.0)            ; 21.8 (20.6)                      ; 13.8 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk                                                                                                                                                                        ; audio_nios   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                            ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                   ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                            ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                   ; work         ;
;                |audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|                                                      ; 30.5 (30.5)          ; 40.5 (38.8)                      ; 10.0 (8.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (53)             ; 48 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck                                                                                                                                                                              ; audio_nios   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                            ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                         ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                            ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                         ; work         ;
;                |sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy|                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:audio_nios_cpu_jtag_debug_module_phy                                                                                                                                                                                                ; work         ;
;             |audio_nios_cpu_nios2_avalon_reg:the_audio_nios_cpu_nios2_avalon_reg|                                                                   ; 4.3 (4.3)            ; 5.7 (5.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_avalon_reg:the_audio_nios_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                              ; audio_nios   ;
;             |audio_nios_cpu_nios2_oci_break:the_audio_nios_cpu_nios2_oci_break|                                                                     ; 7.3 (7.3)            ; 11.7 (11.7)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_oci_break:the_audio_nios_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                ; audio_nios   ;
;             |audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug|                                                                     ; 4.7 (4.2)            ; 5.8 (5.0)                        ; 1.1 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                ; audio_nios   ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                            ; work         ;
;             |audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|                                                                           ; 48.2 (48.2)          ; 51.7 (51.7)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 56 (56)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;                |audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram                                                                                                                                                                                                                     ; audio_nios   ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                      |altsyncram_v2e1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v2e1:auto_generated                                                                                                                                                            ; work         ;
;          |audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                   ; audio_nios   ;
;             |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_4im1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_4im1:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;          |audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                   ; audio_nios   ;
;             |altsyncram:the_altsyncram|                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_5im1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5im1:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;          |audio_nios_cpu_test_bench:the_audio_nios_cpu_test_bench|                                                                                  ; 10.7 (10.7)          ; 11.7 (11.7)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_test_bench:the_audio_nios_cpu_test_bench                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;       |audio_nios_i2c_scl:i2c_scl|                                                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_i2c_scl:i2c_scl                                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;       |audio_nios_i2c_sda:i2c_sda|                                                                                                                  ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_i2c_sda:i2c_sda                                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;       |audio_nios_jtag_uart:jtag_uart|                                                                                                              ; 61.9 (15.8)          ; 78.3 (17.5)                      ; 16.4 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (35)            ; 111 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;          |alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|                                                                                 ; 21.3 (21.3)          ; 35.5 (35.5)                      ; 14.2 (14.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                   ; work         ;
;          |audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|                                                                          ; 11.8 (0.0)           ; 12.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;             |scfifo:rfifo|                                                                                                                          ; 11.8 (0.0)           ; 12.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                                         ; 11.8 (0.0)           ; 12.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                                                            ; 11.8 (0.0)           ; 12.8 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                                                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                      ; 5.8 (2.7)            ; 6.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                  ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                         ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                               ; work         ;
;                      |dpram_7s81:FIFOram|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                                                                            ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                                                                ; work         ;
;          |audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|                                                                          ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                            ; audio_nios   ;
;             |scfifo:wfifo|                                                                                                                          ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                               ; work         ;
;                |scfifo_3291:auto_generated|                                                                                                         ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;                   |a_dpfifo_a891:dpfifo|                                                                                                            ; 12.5 (0.0)           ; 12.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                                                                                                               ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                      ; 6.5 (3.5)            ; 6.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                                      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                  ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                        ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                         ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                               ; work         ;
;                      |dpram_7s81:FIFOram|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                                                                                                            ; work         ;
;                         |altsyncram_b8s1:altsyncram1|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                                                                                                                ; work         ;
;       |audio_nios_key:key|                                                                                                                          ; 8.2 (8.2)            ; 13.1 (13.1)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_key:key                                                                                                                                                                                                                                                                                                                                                                                                        ; audio_nios   ;
;       |audio_nios_key:sw|                                                                                                                           ; 9.3 (9.3)            ; 10.0 (10.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_key:sw                                                                                                                                                                                                                                                                                                                                                                                                         ; audio_nios   ;
;       |audio_nios_onchip_memory2_1:onchip_memory2_1|                                                                                                ; 66.8 (0.0)           ; 68.0 (0.0)                       ; 2.8 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 3 (0)                     ; 0 (0)         ; 1638400           ; 200   ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1                                                                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;          |altsyncram:the_altsyncram|                                                                                                                ; 66.8 (0.0)           ; 68.0 (0.0)                       ; 2.8 (0.0)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 3 (0)                     ; 0 (0)         ; 1638400           ; 200   ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_3mj1:auto_generated|                                                                                                        ; 66.8 (0.8)           ; 68.0 (1.0)                       ; 2.8 (0.2)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 71 (0)              ; 3 (3)                     ; 0 (0)         ; 1638400           ; 200   ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |decode_cla:decode3|                                                                                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|decode_cla:decode3                                                                                                                                                                                                                                                                                                  ; work         ;
;                |mux_9hb:mux2|                                                                                                                       ; 61.9 (61.9)          ; 63.0 (63.0)                      ; 2.7 (2.7)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 64 (64)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|mux_9hb:mux2                                                                                                                                                                                                                                                                                                        ; work         ;
;       |audio_nios_pio_led:pio_led|                                                                                                                  ; 1.4 (1.4)            ; 3.3 (3.3)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_pio_led:pio_led                                                                                                                                                                                                                                                                                                                                                                                                ; audio_nios   ;
;       |audio_nios_rsp_xbar_demux:rsp_xbar_demux|                                                                                                    ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                                                                                                  ; audio_nios   ;
;       |audio_nios_rsp_xbar_demux:rsp_xbar_demux_001|                                                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;       |audio_nios_rsp_xbar_mux:rsp_xbar_mux|                                                                                                        ; 7.8 (7.8)            ; 8.2 (8.2)                        ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                                                                                                      ; audio_nios   ;
;       |audio_nios_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                                                                ; 26.4 (26.4)          ; 28.9 (28.9)                      ; 3.0 (3.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 74 (74)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;       |audio_nios_rsp_xbar_mux_002:rsp_xbar_mux_002|                                                                                                ; 4.1 (4.1)            ; 4.8 (4.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|audio_nios:nios_audio_ins|audio_nios_rsp_xbar_mux_002:rsp_xbar_mux_002                                                                                                                                                                                                                                                                                                                                                                              ; audio_nios   ;
;    |pzdyqx:nabboc|                                                                                                                                  ; 60.5 (0.0)           ; 73.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 83 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                ; 60.5 (6.5)           ; 73.5 (7.5)                       ; 13.0 (1.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (12)             ; 83 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                            ; 28.0 (11.8)          ; 33.0 (15.5)                      ; 5.0 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 28 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                            ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                                     ; 16.2 (16.2)          ; 17.5 (17.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                                        ; 6.8 (6.8)            ; 7.3 (7.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                                        ; 11.2 (11.2)          ; 15.2 (15.2)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                                        ; 8.0 (8.0)            ; 10.5 (10.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                               ; 78.0 (0.5)           ; 94.5 (0.5)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (1)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                                 ; 77.5 (0.0)           ; 94.0 (0.0)                       ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                      ; 77.5 (1.5)           ; 94.0 (3.2)                       ; 16.5 (1.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (1)             ; 97 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                           ; 76.0 (0.0)           ; 90.8 (0.0)                       ; 14.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (0)             ; 90 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                        ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                       ; 76.0 (52.4)          ; 90.8 (60.9)                      ; 14.8 (8.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (88)            ; 90 (60)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                           ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                                                         ; 12.2 (12.2)          ; 16.5 (16.5)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                   ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                                                       ; 11.4 (11.4)          ; 13.4 (13.4)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SoCKit_Audio|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                 ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                  ;
+------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name             ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; DDR3_CK_n        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DDR3_CK_p        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DDR3_A[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[13]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_A[14]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_BA[0]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_BA[1]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_BA[2]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_CAS_n       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_CKE         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_CS_n        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_ODT         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_RAS_n       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_RESET_n     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_WE_n        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DDR3_DM[0]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DM[1]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DM[2]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DM[3]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; AUD_I2C_SCLK     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_MUTE         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FAN_CTRL         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLKIN_n[1]  ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HSMC_CLKIN_n[2]  ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HSMC_CLKIN_p[1]  ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HSMC_CLKIN_p[2]  ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HSMC_CLKOUT_n[1] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLKOUT_n[2] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLKOUT_p[1] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLKOUT_p[2] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_CLK_IN0     ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HSMC_CLK_OUT0    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_SCL         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; IRDA_RXD         ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B4A       ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B5B       ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B8A       ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_PERST_n     ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; PCIE_WAKE_n      ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; RESET_n          ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; TEMP_CS_n        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TEMP_DIN         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; TEMP_DOUT        ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; TEMP_SCLK        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_CLK       ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; USB_EMPTY        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_FULL         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_OE_n         ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; USB_RD_n         ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; USB_RESET_n      ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; USB_WR_n         ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; VGA_B[0]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[1]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[2]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[3]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[4]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[5]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[6]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_B[7]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_BLANK_n      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[0]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[1]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[2]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[3]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[4]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[5]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[6]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_G[7]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_HS           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[0]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[1]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[2]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[3]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[4]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[5]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[6]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_R[7]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_SYNC_n       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; VGA_VS           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DDR3_DQ[0]       ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[1]       ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[2]       ; Bidir    ; (0)   ; (2)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[3]       ; Bidir    ; (0)   ; (2)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[4]       ; Bidir    ; (2)   ; (2)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[5]       ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[6]       ; Bidir    ; (0)   ; (2)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[7]       ; Bidir    ; (1)   ; (2)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[8]       ; Bidir    ; (2)   ; (2)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[9]       ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[10]      ; Bidir    ; (0)   ; (2)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[11]      ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[12]      ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[13]      ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[14]      ; Bidir    ; (14)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[15]      ; Bidir    ; (14)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[16]      ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[17]      ; Bidir    ; (13)  ; (1)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[18]      ; Bidir    ; (14)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[19]      ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[20]      ; Bidir    ; (3)   ; (2)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[21]      ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[22]      ; Bidir    ; (0)   ; (2)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[23]      ; Bidir    ; (15)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[24]      ; Bidir    ; (16)  ; (1)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[25]      ; Bidir    ; (11)  ; (1)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[26]      ; Bidir    ; (14)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[27]      ; Bidir    ; (0)   ; (2)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[28]      ; Bidir    ; (2)   ; (2)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[29]      ; Bidir    ; (12)  ; (1)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[30]      ; Bidir    ; (14)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQ[31]      ; Bidir    ; (14)  ; (1)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR3_DQS_n[0]    ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_DQS_n[1]    ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_DQS_n[2]    ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_DQS_n[3]    ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_DQS_p[0]    ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_DQS_p[1]    ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_DQS_p[2]    ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR3_DQS_p[3]    ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; AUD_I2C_SDAT     ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK      ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK         ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK      ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_D[0]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_D[1]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_D[2]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_D[3]        ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[0]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[1]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[2]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[3]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[4]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[5]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[6]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[7]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[8]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[9]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[10]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[11]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[12]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[13]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[14]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[15]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_n[16]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[0]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[1]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[2]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[3]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[4]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[5]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[6]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[7]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[8]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[9]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[10]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[11]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[12]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[13]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[14]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[15]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_RX_p[16]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_SDA         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[0]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[1]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[2]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[3]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[4]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[5]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[6]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[7]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[8]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[9]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[10]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[11]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[12]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[13]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[14]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[15]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_n[16]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[0]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[1]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[2]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[3]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[4]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[5]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[6]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[7]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[8]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[9]     ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[10]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[11]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[12]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[13]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[14]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[15]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HSMC_TX_p[16]    ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SI5338_SCL       ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SI5338_SDA       ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[0]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[1]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[2]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[3]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[4]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[5]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[6]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_B2_DATA[7]   ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_SCL          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; USB_SDA          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DDR3_RZQ         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; OSC_50_B3B       ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]            ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]           ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]           ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]            ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]           ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]            ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]           ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]            ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT       ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; HSMC_CLKIN_n[1]                                                                                                                                                                                                                                                          ;                   ;         ;
; HSMC_CLKIN_n[2]                                                                                                                                                                                                                                                          ;                   ;         ;
; HSMC_CLKIN_p[1]                                                                                                                                                                                                                                                          ;                   ;         ;
; HSMC_CLKIN_p[2]                                                                                                                                                                                                                                                          ;                   ;         ;
; HSMC_CLK_IN0                                                                                                                                                                                                                                                             ;                   ;         ;
; IRDA_RXD                                                                                                                                                                                                                                                                 ;                   ;         ;
; OSC_50_B4A                                                                                                                                                                                                                                                               ;                   ;         ;
; OSC_50_B5B                                                                                                                                                                                                                                                               ;                   ;         ;
; OSC_50_B8A                                                                                                                                                                                                                                                               ;                   ;         ;
; PCIE_PERST_n                                                                                                                                                                                                                                                             ;                   ;         ;
; PCIE_WAKE_n                                                                                                                                                                                                                                                              ;                   ;         ;
; RESET_n                                                                                                                                                                                                                                                                  ;                   ;         ;
; TEMP_DOUT                                                                                                                                                                                                                                                                ;                   ;         ;
; USB_B2_CLK                                                                                                                                                                                                                                                               ;                   ;         ;
; USB_OE_n                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_RD_n                                                                                                                                                                                                                                                                 ;                   ;         ;
; USB_RESET_n                                                                                                                                                                                                                                                              ;                   ;         ;
; USB_WR_n                                                                                                                                                                                                                                                                 ;                   ;         ;
; DDR3_DQ[0]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[1]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[2]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[3]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[4]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[5]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[6]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[7]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[8]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[9]                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[10]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[11]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[12]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[13]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[14]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[15]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[16]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[17]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[18]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[19]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[20]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[21]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[22]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[23]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[24]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[25]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[26]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[27]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[28]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 2       ;
; DDR3_DQ[29]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[30]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQ[31]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 1       ;
; DDR3_DQS_n[0]                                                                                                                                                                                                                                                            ;                   ;         ;
; DDR3_DQS_n[1]                                                                                                                                                                                                                                                            ;                   ;         ;
; DDR3_DQS_n[2]                                                                                                                                                                                                                                                            ;                   ;         ;
; DDR3_DQS_n[3]                                                                                                                                                                                                                                                            ;                   ;         ;
; DDR3_DQS_p[0]                                                                                                                                                                                                                                                            ;                   ;         ;
; DDR3_DQS_p[1]                                                                                                                                                                                                                                                            ;                   ;         ;
; DDR3_DQS_p[2]                                                                                                                                                                                                                                                            ;                   ;         ;
; DDR3_DQS_p[3]                                                                                                                                                                                                                                                            ;                   ;         ;
; AUD_I2C_SDAT                                                                                                                                                                                                                                                             ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_i2c_sda:i2c_sda|read_mux_out                                                                                                                                                                                                 ; 1                 ; 0       ;
; AUD_ADCLRCK                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|bit_index~0                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Add0~0                                                                                                                                                                                            ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|adcfifo_write~0                                                                                                                                                                                   ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|adcfifo_writedata[5]~0                                                                                                                                                                            ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~0                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~1                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|adcfifo_writedata[5]~1                                                                                                                                                                            ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|bit_index~1                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|bit_index~2                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~2                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~3                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~4                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~5                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~6                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~7                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~8                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~9                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~10                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|Decoder0~11                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|bit_index~6                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|wait_one_clk~0                                                                                                                                                                                    ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|always0~0                                                                                                                                                                                         ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_left~0                                                                                                                                                                                    ; 1                 ; 0       ;
; AUD_BCLK                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - AUD_BCLK~inputCLKENA0                                                                                                                                                                                                                                             ; 1                 ; 0       ;
; AUD_DACLRCK                                                                                                                                                                                                                                                              ;                   ;         ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~0                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~1                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|request_bit~0                                                                                                                                                                                     ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~0                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~1                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~2                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~2                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~3                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~3                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~4                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~5                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~6                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~7                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~8                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~9                                                                                                                                                                               ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~10                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~11                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~12                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~13                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~14                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~15                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~4                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~16                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~17                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~18                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~19                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~20                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~21                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~22                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~23                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~24                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~25                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~26                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~27                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~28                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~29                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~30                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|shift_data_to_dac~31                                                                                                                                                                              ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|bit_index~9                                                                                                                                                                                       ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|dac_is_left~0                                                                                                                                                                                     ; 1                 ; 0       ;
;      - AUD_DACLRCK~inputCLKENA0                                                                                                                                                                                                                                          ; 1                 ; 0       ;
; HSMC_D[0]                                                                                                                                                                                                                                                                ;                   ;         ;
; HSMC_D[1]                                                                                                                                                                                                                                                                ;                   ;         ;
; HSMC_D[2]                                                                                                                                                                                                                                                                ;                   ;         ;
; HSMC_D[3]                                                                                                                                                                                                                                                                ;                   ;         ;
; HSMC_RX_n[0]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[1]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[2]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[3]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[4]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[5]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[6]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[7]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[8]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[9]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_n[10]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_n[11]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_n[12]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_n[13]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_n[14]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_n[15]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_n[16]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_p[0]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[1]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[2]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[3]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[4]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[5]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[6]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[7]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[8]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[9]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_RX_p[10]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_p[11]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_p[12]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_p[13]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_p[14]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_p[15]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_RX_p[16]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_SDA                                                                                                                                                                                                                                                                 ;                   ;         ;
; HSMC_TX_n[0]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[1]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[2]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[3]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[4]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[5]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[6]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[7]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[8]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[9]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_n[10]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_n[11]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_n[12]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_n[13]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_n[14]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_n[15]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_n[16]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_p[0]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[1]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[2]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[3]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[4]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[5]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[6]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[7]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[8]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[9]                                                                                                                                                                                                                                                             ;                   ;         ;
; HSMC_TX_p[10]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_p[11]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_p[12]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_p[13]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_p[14]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_p[15]                                                                                                                                                                                                                                                            ;                   ;         ;
; HSMC_TX_p[16]                                                                                                                                                                                                                                                            ;                   ;         ;
; SI5338_SCL                                                                                                                                                                                                                                                               ;                   ;         ;
; SI5338_SDA                                                                                                                                                                                                                                                               ;                   ;         ;
; USB_B2_DATA[0]                                                                                                                                                                                                                                                           ;                   ;         ;
; USB_B2_DATA[1]                                                                                                                                                                                                                                                           ;                   ;         ;
; USB_B2_DATA[2]                                                                                                                                                                                                                                                           ;                   ;         ;
; USB_B2_DATA[3]                                                                                                                                                                                                                                                           ;                   ;         ;
; USB_B2_DATA[4]                                                                                                                                                                                                                                                           ;                   ;         ;
; USB_B2_DATA[5]                                                                                                                                                                                                                                                           ;                   ;         ;
; USB_B2_DATA[6]                                                                                                                                                                                                                                                           ;                   ;         ;
; USB_B2_DATA[7]                                                                                                                                                                                                                                                           ;                   ;         ;
; USB_SCL                                                                                                                                                                                                                                                                  ;                   ;         ;
; USB_SDA                                                                                                                                                                                                                                                                  ;                   ;         ;
; DDR3_RZQ                                                                                                                                                                                                                                                                 ;                   ;         ;
; OSC_50_B3B                                                                                                                                                                                                                                                               ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_key:sw|d1_data_in[0]                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|audio_nios_key:sw|read_mux_out[0]                                                                                                                                                                                                       ; 1                 ; 0       ;
; KEY[0]                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_key:key|d1_data_in[0]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|audio_nios_key:key|read_mux_out[0]                                                                                                                                                                                                      ; 0                 ; 0       ;
; KEY[3]                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_key:key|d1_data_in[3]                                                                                                                                                                                                        ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|audio_nios_key:key|read_mux_out[3]                                                                                                                                                                                                      ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_key:sw|d1_data_in[3]                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|audio_nios_key:sw|read_mux_out[3]                                                                                                                                                                                                       ; 1                 ; 0       ;
; KEY[2]                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_key:key|read_mux_out[2]                                                                                                                                                                                                      ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|audio_nios_key:key|d1_data_in[2]~feeder                                                                                                                                                                                                 ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_key:sw|d1_data_in[2]                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|audio_nios_key:sw|read_mux_out[2]                                                                                                                                                                                                       ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_key:key|d1_data_in[1]                                                                                                                                                                                                        ; 1                 ; 0       ;
;      - audio_nios:nios_audio_ins|audio_nios_key:key|read_mux_out[1]                                                                                                                                                                                                      ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - audio_nios:nios_audio_ins|audio_nios_key:sw|d1_data_in[1]                                                                                                                                                                                                         ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|audio_nios_key:sw|read_mux_out[1]                                                                                                                                                                                                       ; 0                 ; 0       ;
; AUD_ADCDAT                                                                                                                                                                                                                                                               ;                   ;         ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~0                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~1                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~2                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~3                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~4                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~5                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~6                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~7                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~8                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~9                                                                                                                                                                             ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~10                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~11                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~12                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~13                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~14                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~15                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~16                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~17                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~18                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~19                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~20                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~21                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~22                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~23                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~24                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~25                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~26                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~27                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~28                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~29                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~30                                                                                                                                                                            ; 0                 ; 0       ;
;      - audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|reg_adc_serial_data~31                                                                                                                                                                            ; 0                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; AUD_BCLK                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_AE7                    ; 168     ; Clock                                              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; AUD_DACLRCK                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AH4                    ; 80      ; Clock                                              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; OSC_50_B3B                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_AF14                   ; 3       ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X0_Y2_N3              ; 217     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                   ; JTAG_X0_Y2_N3              ; 30      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|adcfifo_writedata[5]~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y20_N18        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|adcfifo_writedata[5]~2                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y17_N33        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0]                                                                                                                                                                                                                                                                           ; FF_X4_Y14_N2               ; 58      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y14_N12        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|valid_wrreq                                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y14_N12         ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|valid_bit~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y14_N27        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0]                                                                                                                                                                                                                                                                           ; FF_X12_Y12_N38             ; 64      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|int_rdempty                                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y12_N0          ; 48      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y12_N36        ; 22      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|always2~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y13_N36         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|always2~2                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y13_N27         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|always2~3                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X12_Y14_N0         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|dacfifo_writedata[0]~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y13_N39         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|dacfifo_writedata[16]~1                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y13_N9          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|data32_from_adcfifo[10]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X9_Y13_N6          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|data32_from_adcfifo_2[20]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y14_N39        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|fifo_clear                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X11_Y13_N14             ; 124     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|reg_readdata[15]~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y13_N30         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~2                                                                                                                                                                                                                                                                                                     ; LABCELL_X4_Y11_N18         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y10_N51        ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y9_N39          ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|pending_read_count[1]~0                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y12_N48        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y11_N9         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X12_Y11_N6         ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:audio_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y11_N48        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y10_N21        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y9_N33         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y7_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y7_N51         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y7_N39          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y7_N36          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y7_N27          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y7_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y7_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y8_N54          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y8_N51         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y8_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y9_N30         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y8_N45          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y7_N21          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y7_N21         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y7_N9          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y7_N54         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y7_N0          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y7_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y7_N51          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y7_N39          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y5_N54          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y9_N45         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y6_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y6_N0          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always32~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y6_N21         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always33~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y6_N36          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always34~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y6_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always35~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y6_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always36~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y6_N18          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always37~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y5_N24          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always38~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y5_N39          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always39~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y5_N33         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y8_N30        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always40~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y5_N27          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always41~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y5_N0           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always42~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y5_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always43~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y5_N33          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always44~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y5_N0           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always45~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y5_N36          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always46~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X4_Y5_N9           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always47~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y5_N39          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always48~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y5_N51          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always49~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y5_N36          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y8_N27        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always50~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y6_N3           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always51~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y6_N51          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always52~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y6_N51          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always53~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y6_N36          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always54~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y8_N24          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always55~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y8_N27          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always56~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y8_N21          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always57~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y8_N36          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always58~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y10_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always59~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X1_Y10_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y7_N24        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always60~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y10_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always61~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X2_Y10_N0          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always62~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y9_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always63~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y9_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always64~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y8_N33          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always65~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y8_N30         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always66~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y8_N33         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always67~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y6_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always68~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y6_N57          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always69~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y6_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y7_N3         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always70~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y6_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always71~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y6_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always72~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y6_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always73~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y8_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always74~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y8_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always75~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y8_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always76~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y8_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always77~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y8_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always78~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y8_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always79~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y8_N36          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y7_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always80~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y8_N27          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always81~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y8_N54          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always82~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y8_N51         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always83~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y8_N0          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always84~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y9_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always85~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y9_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always86~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y9_N39         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always87~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y9_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always88~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y5_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always89~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y5_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y7_N0          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always90~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y5_N48         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always91~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y5_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always92~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y5_N54         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always93~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y6_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always94~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y6_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always95~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y6_N9          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y7_N24         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                                      ; LABCELL_X13_Y7_N57         ; 127     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y9_N51        ; 130     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X66_Y11_N51        ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                            ; LABCELL_X64_Y10_N33        ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X66_Y11_N57        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y13_N0         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N39        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N0         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y10_N12       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N6         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N15        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y13_N51       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X72_Y13_N18       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y13_N45        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y13_N21        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X71_Y11_N21        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X77_Y13_N42        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N54        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N42        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X74_Y12_N57        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X71_Y12_N27        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X70_Y12_N33        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y12_N33        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y12_N0         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X65_Y12_N45       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y12_N9         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X66_Y11_N45        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y12_N3        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y11_N36        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y10_N27       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y10_N57       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y10_N51        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y13_N57        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y13_N21        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y11_N3         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y11_N30       ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                       ; FF_X62_Y10_N14             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                       ; FF_X62_Y10_N17             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                       ; FF_X62_Y10_N56             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                       ; FF_X62_Y10_N59             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N5              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N41             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N20             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N29             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N8              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N32             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N26             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X57_Y8_N21         ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N53             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N56             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N47             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N44             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N17             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N14             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N59             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N50             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N11             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N2              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N20             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N35             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                                                                       ; FF_X57_Y12_N38             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N53             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N8              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N41             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N32             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N35             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N2              ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                        ; FF_X62_Y10_N47             ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y8_N48         ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X7_Y10_N9          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y10_N54        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y11_N24        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X9_Y10_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X19_Y11_N3         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X8_Y10_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y10_N33        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y8_N18         ; 113     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y14_N6         ; 69      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y11_N24        ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y11_N9         ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y13_N24         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y13_N33        ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter_001|pending_response_count[6]~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y11_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter_001|save_dest_id~1                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X19_Y13_N21        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter_002|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X6_Y11_N0         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y12_N57        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_merlin_width_adapter:width_adapter|always9~0                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y8_N36         ; 113     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                        ; FF_X17_Y10_N11             ; 782     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                        ; FF_X17_Y7_N50              ; 384     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                        ; FF_X17_Y7_N14              ; 122     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                        ; FF_X12_Y14_N5              ; 179     ; Async. clear, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_008|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                        ; FF_X40_Y10_N17             ; 910     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                            ; FF_X4_Y11_N17              ; 98      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|afi_mux_ddr3_ddrx:m0|afi_addr_r[2]~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y5_N18         ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|afi_mux_ddr3_ddrx:m0|afi_rdata_valid[0]~0                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X59_Y1_N24        ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst|int_do_col_req                                                                                                                                                                  ; LABCELL_X48_Y7_N15         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy                                                                                                                                                                                ; LABCELL_X56_Y8_N15         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~2                                                                                                                                                                        ; LABCELL_X55_Y7_N15         ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[1]~1                                                                                                                                 ; MLABCELL_X47_Y10_N54       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_read~0                                                                                                                                                                ; LABCELL_X51_Y8_N54         ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|int_can_write~0                                                                                                                                                               ; LABCELL_X48_Y9_N51         ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_read_diff_chip~0                                                                                                                              ; LABCELL_X48_Y9_N48         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].int_do_write_diff_chip~0                                                                                                                             ; MLABCELL_X47_Y9_N6         ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|fifo_put~1                                                                                                   ; LABCELL_X55_Y8_N18         ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~5                ; LABCELL_X55_Y8_N45         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~6                ; LABCELL_X53_Y2_N36         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|pulse_ram_output~2 ; LABCELL_X51_Y2_N9          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LABCELL_X61_Y3_N21         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~5                                               ; LABCELL_X61_Y3_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~6                                               ; LABCELL_X60_Y3_N48         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|pulse_ram_output~2                                ; LABCELL_X60_Y3_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][0]~19                                                                                              ; LABCELL_X55_Y4_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][3]~21                                                                                              ; LABCELL_X55_Y4_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][3]~23                                                                                              ; LABCELL_X48_Y5_N51         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][1]~25                                                                                              ; LABCELL_X51_Y5_N36         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][0]~27                                                                                              ; LABCELL_X51_Y5_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~28                                                                                              ; LABCELL_X53_Y4_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][3]~1                                                                                                ; LABCELL_X53_Y4_N12         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][2]~3                                                                                                ; LABCELL_X50_Y3_N24         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][1]~5                                                                                                ; LABCELL_X50_Y3_N36         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][1]~7                                                                                                ; LABCELL_X51_Y3_N24         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][0]~9                                                                                                ; LABCELL_X53_Y4_N24         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][3]~11                                                                                               ; LABCELL_X48_Y4_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][3]~13                                                                                               ; LABCELL_X53_Y4_N27         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]~15                                                                                               ; LABCELL_X51_Y3_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][3]~17                                                                                               ; LABCELL_X48_Y4_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[14]~1                                                                                           ; MLABCELL_X52_Y4_N51        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][2]~1                                                                                                      ; LABCELL_X53_Y5_N36         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][1]~11                                                                                                    ; LABCELL_X56_Y3_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~12                                                                                                    ; LABCELL_X55_Y5_N39         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][3]~13                                                                                                    ; LABCELL_X55_Y5_N51         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][2]~14                                                                                                    ; LABCELL_X55_Y5_N36         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][3]~15                                                                                                    ; LABCELL_X56_Y5_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~16                                                                                                    ; LABCELL_X53_Y5_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][1]~2                                                                                                      ; LABCELL_X55_Y3_N18         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][3]~3                                                                                                      ; LABCELL_X55_Y3_N21         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][2]~4                                                                                                      ; LABCELL_X56_Y4_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][0]~5                                                                                                      ; LABCELL_X56_Y2_N54         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][1]~6                                                                                                      ; LABCELL_X56_Y4_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][3]~7                                                                                                      ; LABCELL_X56_Y4_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][1]~8                                                                                                      ; LABCELL_X56_Y3_N18         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][2]~9                                                                                                      ; LABCELL_X56_Y3_N21         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][3]~10                                                                                                     ; LABCELL_X56_Y3_N54         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~0                                                                                                                                                              ; LABCELL_X50_Y5_N0          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|always20~0                                                                                                                                                                        ; LABCELL_X35_Y4_N21         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~3                                                                                                                                   ; LABCELL_X37_Y3_N48         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[5]~0                                                                                                                              ; LABCELL_X31_Y5_N33         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LABCELL_X35_Y4_N24         ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][1]~5                                                                                                                                                                           ; LABCELL_X31_Y8_N36         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][5]~23                                                                                                                                                                          ; MLABCELL_X34_Y9_N54        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][5]~43                                                                                                                                                                          ; LABCELL_X35_Y9_N51         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][5]~33                                                                                                                                                                          ; MLABCELL_X34_Y6_N51        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~2                                                                                                                                                                               ; MLABCELL_X39_Y8_N6         ; 70      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~3                                                                                                                                                                               ; LABCELL_X48_Y8_N36         ; 68      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~1                                                                                                                                                                               ; LABCELL_X51_Y8_N36         ; 72      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~0                                                                                                                                                                               ; LABCELL_X51_Y8_N30         ; 72      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]~0                                                                                                     ; LABCELL_X55_Y9_N36         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst|burst_counter[4]~1                                                                                                     ; LABCELL_X55_Y9_N45         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[0][1]~0                                                                         ; LABCELL_X53_Y9_N54         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[1][1]~2                                                                         ; LABCELL_X53_Y7_N21         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[2][0]~3                                                                         ; LABCELL_X53_Y6_N54         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[3][1]~4                                                                         ; LABCELL_X53_Y6_N45         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[4][2]~5                                                                         ; MLABCELL_X52_Y7_N18        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[5][0]~6                                                                         ; MLABCELL_X52_Y7_N15        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[6][0]~7                                                                         ; LABCELL_X53_Y7_N3          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|alt_mem_ddrx_list:burstcount_list|list[7][2]~8                                                                         ; LABCELL_X53_Y6_N6          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~0                                                                                                             ; LABCELL_X63_Y6_N57         ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always11~1                                                                                                             ; LABCELL_X56_Y6_N54         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~0                                                                                                             ; LABCELL_X63_Y6_N51         ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always13~1                                                                                                             ; LABCELL_X56_Y6_N3          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~0                                                                                                             ; LABCELL_X66_Y7_N36         ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always15~1                                                                                                             ; MLABCELL_X59_Y8_N57        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~0                                                                                                             ; LABCELL_X64_Y9_N57         ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always17~1                                                                                                             ; LABCELL_X56_Y8_N54         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~0                                                                                                              ; LABCELL_X57_Y7_N12         ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always3~1                                                                                                              ; LABCELL_X57_Y8_N42         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~0                                                                                                              ; MLABCELL_X65_Y7_N18        ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always5~1                                                                                                              ; LABCELL_X56_Y8_N48         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~0                                                                                                              ; LABCELL_X62_Y9_N57         ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always7~1                                                                                                              ; LABCELL_X56_Y9_N48         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~0                                                                                                              ; MLABCELL_X65_Y7_N15        ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|always9~1                                                                                                              ; MLABCELL_X59_Y8_N48        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|buffer_valid_counter[5]~0                                                                                              ; LABCELL_X57_Y6_N6          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[0][1]~4                                                                                           ; LABCELL_X57_Y8_N54         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[1][2]~2                                                                                           ; LABCELL_X62_Y8_N6          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[3][4]~3                                                                                           ; MLABCELL_X65_Y9_N54        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[4][2]~1                                                                                           ; LABCELL_X57_Y6_N18         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_address[5][5]~0                                                                                           ; LABCELL_X63_Y6_N0          ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[2][0]~1                                                                                        ; LABCELL_X63_Y9_N51         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[6][1]~0                                                                                        ; MLABCELL_X59_Y8_N3         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|dataid_array_burstcount[7][0]~2                                                                                        ; LABCELL_X62_Y9_N45         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst|write_data_if_accepted~0                                                                                               ; LABCELL_X56_Y8_N30         ; 25      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[1][0]~1                                                                                                                  ; MLABCELL_X52_Y6_N33        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[2][0]~4                                                                                                                  ; MLABCELL_X52_Y6_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[3][1]~6                                                                                                                  ; LABCELL_X51_Y6_N18         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[4][2]~8                                                                                                                  ; LABCELL_X55_Y6_N9          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[5][0]~10                                                                                                                 ; LABCELL_X55_Y6_N48         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[6][0]~12                                                                                                                 ; LABCELL_X55_Y6_N3          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list[7][2]~13                                                                                                                 ; LABCELL_X55_Y6_N57         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[4]~0                                                                                                              ; LABCELL_X56_Y6_N18         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_allocated_id_inst|list_vector[4]~1                                                                                                              ; LABCELL_X56_Y6_N48         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[0][1]~1                                                                                                                        ; LABCELL_X56_Y7_N21         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[1][1]~3                                                                                                                        ; LABCELL_X56_Y7_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[2][0]~6                                                                                                                        ; MLABCELL_X59_Y7_N33        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[3][0]~8                                                                                                                        ; LABCELL_X60_Y6_N24         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[4][1]~10                                                                                                                       ; LABCELL_X60_Y6_N21         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[5][2]~12                                                                                                                       ; LABCELL_X57_Y6_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[6][2]~14                                                                                                                       ; MLABCELL_X59_Y6_N36        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_list:wdatap_list_freeid_inst|list[7][2]~16                                                                                                                       ; MLABCELL_X59_Y7_N54        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_acv_ldc:clock_gen[0].acv_ck_ldc|adc_clk_cps                                                                                                                                                                                  ; CLKPHASESELECT_X34_Y0_N4   ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                                                                                 ; PSEUDODIFFOUT_X36_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_addr_cmd_pads:uaddr_cmd_pads|audio_nios_DDR3_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                                                                                  ; PSEUDODIFFOUT_X36_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                            ; PSEUDODIFFOUT_X52_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                        ; PSEUDODIFFOUT_X52_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                   ; CLKPHASESELECT_X50_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                  ; CLKPHASESELECT_X50_Y0_N1   ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                          ; DELAYCHAIN_X50_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                          ; DDIOOUT_X50_Y0_N7          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                       ; CLKPHASESELECT_X50_Y0_N6   ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X50_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X50_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X50_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X52_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X54_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X54_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X54_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X56_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                            ; PSEUDODIFFOUT_X60_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                        ; PSEUDODIFFOUT_X60_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                   ; CLKPHASESELECT_X58_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                  ; CLKPHASESELECT_X58_Y0_N1   ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                          ; DELAYCHAIN_X58_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                          ; DDIOOUT_X58_Y0_N7          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                       ; CLKPHASESELECT_X58_Y0_N6   ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X58_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X58_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X58_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X60_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X62_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X62_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X62_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X64_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                            ; PSEUDODIFFOUT_X68_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                        ; PSEUDODIFFOUT_X68_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                   ; CLKPHASESELECT_X66_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                  ; CLKPHASESELECT_X66_Y0_N1   ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                          ; DELAYCHAIN_X66_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                          ; DDIOOUT_X66_Y0_N7          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                       ; CLKPHASESELECT_X66_Y0_N6   ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X66_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X66_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X66_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X68_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X70_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X70_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X70_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X72_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                            ; PSEUDODIFFOUT_X76_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                        ; PSEUDODIFFOUT_X76_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                   ; CLKPHASESELECT_X74_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                                  ; CLKPHASESELECT_X74_Y0_N1   ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                          ; DELAYCHAIN_X74_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                          ; DDIOOUT_X74_Y0_N7          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                       ; CLKPHASESELECT_X74_Y0_N6   ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X74_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X74_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X74_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X76_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X78_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X78_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X78_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                            ; DELAYCHAIN_X80_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_addr_cmd_clk|reset_reg[3]                                                                                                                                                                                                                                          ; FF_X39_Y2_N44              ; 25      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_afi_clk|reset_reg[7]                                                                                                                                                                                                                                               ; FF_X50_Y1_N50              ; 181     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_avl_clk|reset_reg[3]                                                                                                                                                                                                                                               ; FF_X83_Y2_N10              ; 3       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[5]                                                                                                                                                                                                                                         ; FF_X67_Y2_N56              ; 1912    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_scc_clk|reset_reg[3]                                                                                                                                                                                                                                               ; FF_X83_Y2_N38              ; 138     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_seq_clk|reset_reg[3]                                                                                                                                                                                                                                               ; FF_X50_Y1_N8               ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                                                                             ; MLABCELL_X39_Y2_N48        ; 27      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                     ; PLLLVDSOUTPUT_X0_Y2_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                                                    ; PLLLVDSOUTPUT_X0_Y2_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                                                          ; PLLDLLOUTPUT_X0_Y7_N2      ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                         ; PLLLVDSOUTPUT_X0_Y1_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_addr_cmd_clk                                                                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 141     ; Clock                                              ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y8_N1  ; 3759    ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 681     ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X0_Y5_N1  ; 232     ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                                                            ; FRACTIONALPLL_X0_Y1_N0     ; 2       ; Async. load                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; LABCELL_X79_Y5_N3          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X78_Y8_N14              ; 50      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X83_Y7_N9          ; 72      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X81_Y7_N53              ; 56      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[0]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X77_Y9_N12         ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                                                            ; FF_X81_Y7_N26              ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X80_Y6_N33         ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc[10]~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y9_N30         ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X80_Y9_N12         ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X79_Y5_N45         ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y8_N36        ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y8_N39        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                                                     ; FF_X80_Y7_N44              ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                                          ; LABCELL_X81_Y8_N45         ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X81_Y7_N44              ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                                                ; FF_X81_Y7_N38              ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[6]~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y7_N42        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X78_Y7_N54        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y7_N45        ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X77_Y5_N6          ; 16      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                                                                                                                                ; LABCELL_X79_Y6_N12         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent|m0_read~0                                                                                                                                                                                                                                                                   ; LABCELL_X81_Y6_N9          ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                 ; FF_X81_Y8_N2               ; 623     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[2]~0                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y3_N3          ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                                   ; FF_X62_Y3_N29              ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                                                             ; LABCELL_X74_Y3_N15         ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_set_cs_mask                                                                                                                                                                                                                                                     ; LABCELL_X74_Y3_N24         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|loopback_mode~0                                                                                                                                                                                                                                                     ; LABCELL_X75_Y4_N42         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qtu1:auto_generated|decode_5ka:wr_decode|eq_node[0]~1                                                                                                                         ; LABCELL_X74_Y3_N33         ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qtu1:auto_generated|decode_5ka:wr_decode|eq_node[1]~0                                                                                                                         ; LABCELL_X74_Y3_N39         ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4t1:auto_generated|mux_2gb:rd_mux|l2_w18_n0_mux_dataout~0                                                                                                                ; LABCELL_X66_Y2_N6          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]~1                                                                                                                                                                                                                       ; LABCELL_X74_Y2_N36         ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][6]~10                                                                                                                                                                                                                      ; LABCELL_X73_Y3_N54         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][0]~19                                                                                                                                                                                                                      ; LABCELL_X75_Y3_N54         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][1]~28                                                                                                                                                                                                                      ; LABCELL_X73_Y2_N18         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[0][7]~0                                                                                                                                                                                                                ; LABCELL_X74_Y2_N15         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[1][7]~1                                                                                                                                                                                                                ; MLABCELL_X72_Y3_N3         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[2][7]~2                                                                                                                                                                                                                ; LABCELL_X74_Y3_N45         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr_shadow[3][0]~3                                                                                                                                                                                                                ; LABCELL_X73_Y2_N12         ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][6]~0                                                                                                                                                                                                              ; LABCELL_X71_Y2_N48         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][6]~1                                                                                                                                                                                                              ; LABCELL_X75_Y2_N57         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][6]~2                                                                                                                                                                                                              ; LABCELL_X75_Y2_N45         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][6]~3                                                                                                                                                                                                              ; LABCELL_X74_Y2_N45         ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                                               ; LABCELL_X67_Y3_N45         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                               ; LABCELL_X63_Y2_N9          ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[1]~1                                                                                                                                                                                                          ; LABCELL_X66_Y1_N9          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[0]~1                                                                                                                                                                                                          ; LABCELL_X66_Y1_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                     ; LABCELL_X67_Y2_N57         ; 310     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DM_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X67_Y2_N45         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X66_Y2_N21         ; 42      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst|avl_readdata_r[0]~1                                                                                                                                                                                                                                                                                                            ; MLABCELL_X87_Y5_N36        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X77_Y4_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector9~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X79_Y4_N24         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[4]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X81_Y5_N15         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                                      ; FF_X77_Y4_N38              ; 201     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y4_N39         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_increment_vfifo_fr_pre_combined[1]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X77_Y4_N57         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[0]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X80_Y4_N21         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][4]~3                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X82_Y5_N12        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[1][0]~6                                                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y4_N42         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[2][0]~2                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X82_Y5_N54        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[3][0]~4                                                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y4_N0          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                                                    ; FF_X79_Y4_N50              ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal14~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X81_Y1_N57         ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always2~1                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y4_N0         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always4~0                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X82_Y4_N3         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[5]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X81_Y1_N39         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr[26]~0                                                                                                                                                                                                                                                                                                           ; MLABCELL_X82_Y2_N12        ; 33      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[6]~0                                                                                                                                                                                                                                                                                                             ; MLABCELL_X82_Y2_N15        ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                                                                                                    ; FF_X82_Y6_N29              ; 26      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                                                                       ; MLABCELL_X87_Y5_N30        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                                                                       ; MLABCELL_X87_Y5_N18        ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 3213    ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 227     ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y34_N1 ; 358     ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_fill_dp_offset_en                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y15_N48        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_rd_addr_cnt[0]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y14_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_rd_data_cnt[1]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X24_Y15_N33        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_wb_rd_en                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X15_Y14_N54       ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_wr_data_cnt[0]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y14_N3         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                                                                                                                                                                    ; FF_X18_Y15_N32             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                        ; FF_X17_Y14_N14             ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                               ; FF_X16_Y21_N49             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ienable_reg_irq0~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y12_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                                                                                                       ; FF_X28_Y18_N47             ; 17      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_stall                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X25_Y16_N56             ; 70      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X25_Y11_N50             ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_slow_inst_result_en~1                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y15_N54        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_stall                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y14_N45       ; 821     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_status_reg_pie~0                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y13_N21       ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                                                                               ; FF_X15_Y16_N52             ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y15_N48        ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y11_N32             ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y18_N48        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y15_N3         ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_hbreak_req                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y7_N45         ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y13_N53             ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[13]~1                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y18_N36        ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|E_src2[24]~0                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y17_N57        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|Equal185~0                                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y15_N24       ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_iw~0                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y7_N39         ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|F_stall                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y15_N21        ; 200     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y15_N57        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y15_N33        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_ctrl_mem                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X23_Y14_N20             ; 44      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X23_Y13_N8              ; 44      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X17_Y15_N38             ; 46      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_pipe_flush_waddr[5]~1                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y17_N3        ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|M_rot_rn[4]                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X29_Y16_N44             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                  ; FF_X15_Y10_N59             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk|jxuir                                                                                                                                                             ; FF_X16_Y5_N10              ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                                                                                            ; MLABCELL_X15_Y4_N45        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk|take_action_ocimem_b                                                                                                                                              ; LABCELL_X17_Y5_N30         ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_sysclk:the_audio_nios_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                                                 ; FF_X16_Y5_N53              ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[11]~7                                                                                                                                                                ; MLABCELL_X6_Y3_N24         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[11]~8                                                                                                                                                                ; MLABCELL_X6_Y3_N45         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[17]~11                                                                                                                                                               ; LABCELL_X16_Y2_N12         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[37]~18                                                                                                                                                               ; MLABCELL_X6_Y3_N12         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr~12                                                                                                                                                                   ; LABCELL_X16_Y2_N6          ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_avalon_reg:the_audio_nios_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                         ; LABCELL_X19_Y9_N57         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_avalon_reg:the_audio_nios_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                                                                                                    ; LABCELL_X19_Y9_N12         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_oci_break:the_audio_nios_cpu_nios2_oci_break|break_readreg[29]~0                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y4_N27        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_oci_break:the_audio_nios_cpu_nios2_oci_break|break_readreg[29]~1                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y4_N6         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug|resetrequest                                                                                                                                                                                                                                                              ; FF_X39_Y2_N53              ; 11      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[30]~3                                                                                                                                                                                                                                                                   ; LABCELL_X16_Y5_N12         ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|MonDReg[31]~2                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y5_N36         ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|jtag_ram_rd~0                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y5_N0          ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|ociram_wr_en                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y9_N45         ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_address_offset_field[2]~1                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y15_N18        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|d_writedata[28]~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y16_N6         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y17_N33        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y17_N39        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y7_N48         ; 1596    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                ; FF_X18_Y11_N32             ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|i_readdatavalid_d1~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                      ; FF_X18_Y11_N31             ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_ap_offset[2]~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y12_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y16_N36        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y16_N0         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y18_N42        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y16_N45        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_i2c_sda:i2c_sda|data_dir                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X7_Y11_N19              ; 3       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y2_N51         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y2_N0          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y8_N57         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X3_Y4_N9          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X3_Y4_N6          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                              ; MLABCELL_X21_Y8_N21        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                              ; LABCELL_X18_Y8_N27         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y9_N48        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                               ; FF_X21_Y9_N14              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X21_Y9_N0         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y8_N12         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                ; FF_X21_Y9_N20              ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y8_N54         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_key:key|always1~2                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y11_N27        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_key:sw|always1~1                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X7_Y11_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|decode_cla:decode3|w_anode1849w[3]                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y13_N21        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|decode_cla:decode3|w_anode1866w[3]                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y13_N27        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|decode_cla:decode3|w_anode1876w[3]                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y13_N30        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|decode_cla:decode3|w_anode1886w[3]                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y13_N9         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|decode_cla:decode3|w_anode1896w[3]                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y13_N24        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|decode_cla:decode3|w_anode1906w[3]                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y13_N6         ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|decode_cla:decode3|w_anode1916w[3]                                                                                                                                                                                                                                                                             ; LABCELL_X27_Y13_N42        ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_pio_led:pio_led|always0~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y10_N30         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X4_Y1_N30          ; 23      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                                                                            ; FF_X7_Y3_N35               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                                                                            ; FF_X4_Y1_N35               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                                                                            ; FF_X7_Y4_N8                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                                                                            ; FF_X7_Y4_N53               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                                                                            ; FF_X8_Y3_N8                ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                                                                            ; FF_X8_Y3_N50               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                                                                            ; FF_X7_Y3_N38               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                                                                            ; FF_X4_Y3_N56               ; 21      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                                                                         ; FF_X4_Y1_N50               ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                                                               ; LABCELL_X7_Y3_N33          ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X3_Y3_N51         ; 14      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X3_Y3_N48         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X3_Y3_N31               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X3_Y3_N5                ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y3_N42         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y3_N45         ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y3_N30         ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X3_Y3_N33         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X3_Y3_N27         ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                              ; FF_X7_Y2_N32               ; 66      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                                                                                                     ; MLABCELL_X8_Y2_N51         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                                                                   ; LABCELL_X7_Y2_N42          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                                                                      ; LABCELL_X9_Y2_N30          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6                                                                                                                                                                                      ; LABCELL_X11_Y2_N3          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~11                                                                                                                                                                                     ; LABCELL_X11_Y2_N0          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~2                                                                                                                                                                                        ; LABCELL_X13_Y2_N6          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~1                                                                                                                                                                         ; LABCELL_X9_Y2_N15          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                                                                           ; LABCELL_X7_Y2_N36          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5                                                                                                                                                                               ; LABCELL_X11_Y2_N33         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~8                                                                                                                                                                               ; LABCELL_X11_Y2_N30         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                                                                                                                 ; MLABCELL_X8_Y2_N21         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                                                                            ; LABCELL_X9_Y2_N48          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                   ; FF_X10_Y2_N47              ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                  ; FF_X7_Y2_N11               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                   ; FF_X3_Y2_N35               ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                   ; FF_X7_Y2_N20               ; 65      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                   ; FF_X7_Y2_N2                ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                            ; LABCELL_X9_Y2_N51          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                  ; FF_X10_Y2_N38              ; 47      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                                                                                ; LABCELL_X9_Y2_N12          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                    ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; AUD_BCLK                                                                                                ; PIN_AE7                    ; 168     ; Global Clock         ; GCLK11           ; --                        ;
; AUD_DACLRCK                                                                                             ; PIN_AH4                    ; 80      ; Global Clock         ; GCLK10           ; --                        ;
; OSC_50_B3B                                                                                              ; PIN_AF14                   ; 3       ; Global Clock         ; GCLK3            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|fbout                          ; FRACTIONALPLL_X0_Y1_N0     ; 1       ; Global Clock         ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_addr_cmd_clk               ; PLLOUTPUTCOUNTER_X0_Y7_N1  ; 141     ; Global Clock         ; GCLK7            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_afi_clk                    ; PLLOUTPUTCOUNTER_X0_Y8_N1  ; 3759    ; Global Clock         ; GCLK6            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_avl_clk                    ; PLLOUTPUTCOUNTER_X0_Y6_N1  ; 681     ; Global Clock         ; GCLK4            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_config_clk                 ; PLLOUTPUTCOUNTER_X0_Y5_N1  ; 232     ; Global Clock         ; GCLK5            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|fboutclk_wire[0]             ; FRACTIONALPLL_X0_Y15_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|outclk_wire[0]               ; PLLOUTPUTCOUNTER_X0_Y19_N1 ; 3213    ; Global Clock         ; GCLK2            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|outclk_wire[1]               ; PLLOUTPUTCOUNTER_X0_Y20_N1 ; 227     ; Global Clock         ; GCLK1            ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|fboutclk_wire[0] ; FRACTIONALPLL_X0_Y32_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|outclk_wire[0]   ; PLLOUTPUTCOUNTER_X0_Y34_N1 ; 358     ; Global Clock         ; GCLK0            ; --                        ;
+---------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                   ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[5] ; 1912    ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                         ; 1597    ;
; audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_008|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; 910     ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|A_stall                                                                                                                                                   ; 821     ;
; audio_nios:nios_audio_ins|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; 782     ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out         ; 623     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                        ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_8q91:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                       ; M10K_X5_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_8q91:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                                       ; M10K_X5_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_06j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 12           ; 32           ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 384     ; 32                          ; 11                          ; 32                          ; 11                          ; 352                 ; 1           ; 0          ; None                                       ; M10K_X5_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; audio_nios:nios_audio_ins|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_e3j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0          ; None                                       ; M10K_X5_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; audio_nios:nios_audio_ins|altera_avalon_sc_fifo:ddr3_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_m6n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 128          ; 64           ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 8192    ; 64                          ; 128                         ; 64                          ; 128                         ; 8192                ; 4           ; 0          ; None                                       ; M10K_X69_Y9_N0, M10K_X69_Y10_N0, M10K_X58_Y9_N0, M10K_X58_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_t2s1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 129          ; 128          ; 129          ; yes                    ; no                      ; yes                    ; no                      ; 16512   ; 128                         ; 128                         ; 128                         ; 128                         ; 16384               ; 4           ; 0          ; None                                       ; M10K_X69_Y1_N0, M10K_X69_Y2_N0, M10K_X58_Y1_N0, M10K_X58_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_t4k1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176     ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1           ; 0          ; None                                       ; M10K_X49_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_95k1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 44           ; 16           ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 704     ; 16                          ; 7                           ; 16                          ; 7                           ; 112                 ; 1           ; 0          ; None                                       ; M10K_X58_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0          ; None                                       ; M10K_X58_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0          ; None                                       ; M10K_X58_Y6_N0, M10K_X69_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0          ; None                                       ; M10K_X58_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0          ; None                                       ; M10K_X58_Y6_N0, M10K_X69_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0          ; None                                       ; M10K_X58_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0          ; None                                       ; M10K_X69_Y7_N0, M10K_X58_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_be_inst|altsyncram:altsyncram_component|altsyncram_9pr1:auto_generated|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 64                          ; 4                           ; 64                          ; 4                           ; 256                 ; 1           ; 0          ; None                                       ; M10K_X58_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 2           ; 0          ; None                                       ; M10K_X69_Y7_N0, M10K_X58_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                       ; M10K_X76_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                       ; M10K_X76_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_b3k1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 3328         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 106496  ; 3328                        ; 32                          ; --                          ; --                          ; 106496              ; 16          ; 0          ; audio_nios_DDR3_s0_sequencer_mem.hex       ; M10K_X76_Y7_N0, M10K_X69_Y11_N0, M10K_X58_Y8_N0, M10K_X76_Y12_N0, M10K_X76_Y2_N0, M10K_X69_Y8_N0, M10K_X76_Y11_N0, M10K_X76_Y6_N0, M10K_X76_Y4_N0, M10K_X76_Y3_N0, M10K_X76_Y5_N0, M10K_X76_Y13_N0, M10K_X69_Y3_N0, M10K_X69_Y4_N0, M10K_X76_Y10_N0, M10K_X69_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_qtu1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 40           ; 32           ; 40           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1280    ; 40                          ; 29                          ; 40                          ; 29                          ; 1160                ; 0           ; 58         ; audio_nios_DDR3_s0_AC_ROM.hex              ; LAB_X59_Y4_N0, LAB_X59_Y5_N0, LAB_X78_Y2_N0, LAB_X65_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                      ;                 ;                 ;                                                                   ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; no                      ; 128     ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 32         ; None                                       ; LAB_X72_Y2_N0, LAB_X59_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;                                                                   ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_p4t1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                     ; MLAB ; Simple Dual Port ; No clocks.   ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; no                     ; no                      ; 2560    ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 0           ; 80         ; audio_nios_DDR3_s0_inst_ROM.hex            ; LAB_X72_Y4_N0, LAB_X72_Y5_N0, LAB_X65_Y2_N0, LAB_X65_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;                      ;                 ;                 ;                                                                   ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; no                     ; no                      ; 288     ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 0           ; 9          ; None                                       ; LAB_X65_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                      ;                 ;                 ;                                                                   ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                                       ; LAB_X78_Y5_N0, LAB_X78_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;                                                                   ;
; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                       ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216    ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                                       ; LAB_X84_Y6_N0, LAB_X84_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                      ;                 ;                 ;                                                                   ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_bht_module:audio_nios_cpu_bht|altsyncram:the_altsyncram|altsyncram_44n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; audio_nios_cpu_bht_ram.mif                 ; M10K_X14_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_data_module:audio_nios_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                                       ; M10K_X14_Y18_N0, M10K_X14_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_tag_module:audio_nios_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_kom1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; audio_nios_cpu_dc_tag_ram.mif              ; M10K_X14_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_dc_victim_module:audio_nios_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                                       ; M10K_X14_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_ic_data_module:audio_nios_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                       ; M10K_X14_Y10_N0, M10K_X14_Y13_N0, M10K_X14_Y11_N0, M10K_X14_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_ic_tag_module:audio_nios_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_hgn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 25           ; 128          ; 25           ; yes                    ; no                      ; yes                    ; no                      ; 3200    ; 128                         ; 25                          ; 128                         ; 25                          ; 3200                ; 1           ; 0          ; audio_nios_cpu_ic_tag_ram.mif              ; M10K_X14_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_ocimem:the_audio_nios_cpu_nios2_ocimem|audio_nios_cpu_ociram_sp_ram_module:audio_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_v2e1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; audio_nios_cpu_ociram_default_contents.mif ; M10K_X14_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_register_bank_a_module:audio_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_4im1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; audio_nios_cpu_rf_ram_a.mif                ; M10K_X26_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_register_bank_b_module:audio_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5im1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; audio_nios_cpu_rf_ram_b.mif                ; M10K_X26_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                       ; M10K_X14_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                       ; M10K_X14_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; audio_nios:nios_audio_ins|audio_nios_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_3mj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                     ; AUTO ; Single Port      ; Single Clock ; 51200        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1638400 ; 51200                       ; 32                          ; --                          ; --                          ; 1638400             ; 200         ; 0          ; audio_nios_onchip_memory2_1.hex            ; M10K_X26_Y16_N0, M10K_X38_Y15_N0, M10K_X14_Y15_N0, M10K_X14_Y21_N0, M10K_X14_Y22_N0, M10K_X26_Y18_N0, M10K_X76_Y27_N0, M10K_X69_Y26_N0, M10K_X76_Y25_N0, M10K_X76_Y17_N0, M10K_X69_Y27_N0, M10K_X76_Y21_N0, M10K_X41_Y27_N0, M10K_X41_Y25_N0, M10K_X38_Y25_N0, M10K_X41_Y26_N0, M10K_X38_Y27_N0, M10K_X38_Y26_N0, M10K_X69_Y24_N0, M10K_X69_Y25_N0, M10K_X49_Y25_N0, M10K_X76_Y23_N0, M10K_X69_Y23_N0, M10K_X76_Y24_N0, M10K_X49_Y10_N0, M10K_X26_Y22_N0, M10K_X49_Y12_N0, M10K_X41_Y9_N0, M10K_X41_Y13_N0, M10K_X41_Y10_N0, M10K_X49_Y22_N0, M10K_X49_Y21_N0, M10K_X41_Y22_N0, M10K_X58_Y21_N0, M10K_X58_Y16_N0, M10K_X58_Y22_N0, M10K_X49_Y16_N0, M10K_X58_Y20_N0, M10K_X49_Y18_N0, M10K_X58_Y23_N0, M10K_X49_Y23_N0, M10K_X58_Y24_N0, M10K_X49_Y24_N0, M10K_X76_Y16_N0, M10K_X69_Y12_N0, M10K_X69_Y13_N0, M10K_X76_Y14_N0, M10K_X49_Y13_N0, M10K_X76_Y15_N0, M10K_X49_Y19_N0, M10K_X58_Y15_N0, M10K_X58_Y18_N0, M10K_X49_Y20_N0, M10K_X58_Y17_N0, M10K_X49_Y17_N0, M10K_X58_Y13_N0, M10K_X41_Y11_N0, M10K_X58_Y11_N0, M10K_X38_Y11_N0, M10K_X49_Y11_N0, M10K_X38_Y13_N0, M10K_X49_Y31_N0, M10K_X69_Y31_N0, M10K_X76_Y18_N0, M10K_X76_Y26_N0, M10K_X69_Y29_N0, M10K_X69_Y28_N0, M10K_X58_Y25_N0, M10K_X49_Y29_N0, M10K_X58_Y27_N0, M10K_X49_Y27_N0, M10K_X49_Y28_N0, M10K_X58_Y29_N0, M10K_X49_Y14_N0, M10K_X69_Y17_N0, M10K_X69_Y15_N0, M10K_X69_Y18_N0, M10K_X69_Y14_N0, M10K_X69_Y19_N0, M10K_X69_Y16_N0, M10K_X58_Y19_N0, M10K_X26_Y4_N0, M10K_X38_Y5_N0, M10K_X41_Y5_N0, M10K_X41_Y4_N0, M10K_X41_Y6_N0, M10K_X38_Y4_N0, M10K_X38_Y7_N0, M10K_X38_Y9_N0, M10K_X26_Y6_N0, M10K_X26_Y8_N0, M10K_X26_Y7_N0, M10K_X26_Y9_N0, M10K_X38_Y18_N0, M10K_X41_Y18_N0, M10K_X41_Y17_N0, M10K_X38_Y16_N0, M10K_X41_Y16_N0, M10K_X41_Y15_N0, M10K_X49_Y4_N0, M10K_X58_Y14_N0, M10K_X49_Y5_N0, M10K_X58_Y4_N0, M10K_X49_Y6_N0, M10K_X58_Y12_N0, M10K_X49_Y15_N0, M10K_X41_Y1_N0, M10K_X38_Y1_N0, M10K_X49_Y1_N0, M10K_X58_Y5_N0, M10K_X49_Y3_N0, M10K_X41_Y7_N0, M10K_X41_Y8_N0, M10K_X41_Y12_N0, M10K_X38_Y8_N0, M10K_X49_Y8_N0, M10K_X49_Y7_N0, M10K_X41_Y14_N0, M10K_X38_Y23_N0, M10K_X26_Y23_N0, M10K_X41_Y24_N0, M10K_X41_Y23_N0, M10K_X38_Y22_N0, M10K_X38_Y24_N0, M10K_X58_Y28_N0, M10K_X58_Y30_N0, M10K_X69_Y30_N0, M10K_X58_Y26_N0, M10K_X49_Y26_N0, M10K_X49_Y30_N0, M10K_X38_Y3_N0, M10K_X26_Y2_N0, M10K_X41_Y2_N0, M10K_X38_Y2_N0, M10K_X38_Y6_N0, M10K_X41_Y3_N0, M10K_X26_Y14_N0, M10K_X76_Y20_N0, M10K_X69_Y22_N0, M10K_X76_Y19_N0, M10K_X76_Y22_N0, M10K_X69_Y21_N0, M10K_X69_Y20_N0, M10K_X41_Y30_N0, M10K_X41_Y29_N0, M10K_X41_Y28_N0, M10K_X38_Y28_N0, M10K_X38_Y29_N0, M10K_X38_Y30_N0, M10K_X14_Y25_N0, M10K_X14_Y27_N0, M10K_X14_Y26_N0, M10K_X26_Y26_N0, M10K_X14_Y24_N0, M10K_X14_Y28_N0, M10K_X14_Y30_N0, M10K_X5_Y12_N0, M10K_X14_Y29_N0, M10K_X14_Y23_N0, M10K_X26_Y17_N0, M10K_X26_Y21_N0, M10K_X5_Y3_N0, M10K_X26_Y5_N0, M10K_X14_Y2_N0, M10K_X5_Y2_N0, M10K_X5_Y8_N0, M10K_X26_Y3_N0, M10K_X49_Y9_N0, M10K_X5_Y4_N0, M10K_X5_Y7_N0, M10K_X5_Y5_N0, M10K_X5_Y11_N0, M10K_X5_Y6_N0, M10K_X26_Y15_N0, M10K_X26_Y24_N0, M10K_X26_Y30_N0, M10K_X26_Y28_N0, M10K_X26_Y27_N0, M10K_X26_Y25_N0, M10K_X26_Y29_N0, M10K_X38_Y19_N0, M10K_X14_Y9_N0, M10K_X14_Y3_N0, M10K_X14_Y1_N0, M10K_X26_Y1_N0, M10K_X14_Y5_N0, M10K_X14_Y7_N0, M10K_X38_Y14_N0, M10K_X26_Y12_N0, M10K_X26_Y10_N0, M10K_X26_Y11_N0, M10K_X38_Y12_N0, M10K_X38_Y10_N0, M10K_X41_Y21_N0, M10K_X38_Y20_N0, M10K_X41_Y19_N0, M10K_X38_Y21_N0, M10K_X41_Y20_N0, M10K_X38_Y17_N0, M10K_X26_Y13_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                      ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X32_Y18_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_mult_cell:the_audio_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X32_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 24,899 / 289,320 ( 9 % )  ;
; C12 interconnects                           ; 455 / 13,420 ( 3 % )      ;
; C2 interconnects                            ; 8,302 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 4,326 / 56,300 ( 8 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,966 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 10 / 16 ( 63 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,786 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,115 / 12,676 ( 9 % )    ;
; R14/C12 interconnect drivers                ; 1,303 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 11,111 / 130,992 ( 8 % )  ;
; R6 interconnects                            ; 16,741 / 266,960 ( 6 % )  ;
; Spine clocks                                ; 33 / 360 ( 9 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 16    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 12    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 238          ; 25           ; 238          ; 0            ; 33           ; 242       ; 238          ; 0            ; 242       ; 242       ; 25           ; 137          ; 0            ; 0            ; 0            ; 25           ; 137          ; 0            ; 0            ; 0            ; 88           ; 137          ; 162          ; 0            ; 0            ; 0            ; 0            ; 150          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 217          ; 4            ; 242          ; 209          ; 0         ; 4            ; 242          ; 0         ; 0         ; 217          ; 105          ; 242          ; 242          ; 242          ; 217          ; 105          ; 242          ; 242          ; 242          ; 154          ; 105          ; 80           ; 242          ; 242          ; 242          ; 242          ; 92           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DDR3_CK_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_CK_p           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_A[0]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[1]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[2]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[3]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[4]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[5]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[6]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[7]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[8]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[9]           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[10]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[11]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[12]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[13]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_A[14]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_BA[0]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_BA[1]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_BA[2]          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_CAS_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_CKE            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_CS_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_ODT            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_RAS_n          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_RESET_n        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_WE_n           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DM[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DM[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DM[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DM[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_I2C_SCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_MUTE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FAN_CTRL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLKIN_n[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLKIN_n[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLKIN_p[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLKIN_p[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLKOUT_n[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLKOUT_n[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLKOUT_p[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLKOUT_p[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_CLK_IN0        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HSMC_CLK_OUT0       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_SCL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; IRDA_RXD            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B4A          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B5B          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B8A          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PCIE_PERST_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PCIE_WAKE_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RESET_n             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TEMP_CS_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TEMP_DIN            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; TEMP_DOUT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TEMP_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_EMPTY           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_FULL            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_OE_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_RD_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_RESET_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; USB_WR_n            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; VGA_B[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_B[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_BLANK_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_G[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_HS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_R[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_SYNC_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; VGA_VS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[22]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[23]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[24]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[25]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[26]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[27]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[28]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[29]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[30]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQ[31]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DDR3_DQS_n[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_DQS_n[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_DQS_n[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_DQS_n[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_DQS_p[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_DQS_p[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_DQS_p[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_DQS_p[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_I2C_SDAT        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_D[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_D[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_D[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_D[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_n[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_RX_p[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_SDA            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_n[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HSMC_TX_p[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SI5338_SCL          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SI5338_SDA          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_B2_DATA[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_SCL             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; USB_SDA             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DDR3_RZQ            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; OSC_50_B3B          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                   ;
+--------------------------------------+--------------------------------------+-------------------+
; Source Clock(s)                      ; Destination Clock(s)                 ; Delay Added in ns ;
+--------------------------------------+--------------------------------------+-------------------+
; OSC_50_B3B                           ; OSC_50_B3B                           ; 1921.9            ;
; altera_reserved_tck                  ; altera_reserved_tck                  ; 843.4             ;
; nios_audio_ins|ddr3|pll0|pll_afi_clk ; nios_audio_ins|ddr3|pll0|pll_afi_clk ; 495.8             ;
; nios_audio_ins|ddr3|pll0|pll_afi_clk ; nios_audio_ins|ddr3|pll0|pll_avl_clk ; 93.9              ;
; I/O,altera_reserved_tck              ; altera_reserved_tck                  ; 86.5              ;
; nios_audio_ins|ddr3|pll0|pll_avl_clk ; nios_audio_ins|ddr3|pll0|pll_avl_clk ; 78.5              ;
; nios_audio_ins|ddr3|pll0|pll_avl_clk ; nios_audio_ins|ddr3|pll0|pll_afi_clk ; 63.1              ;
+--------------------------------------+--------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                          ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 3.738             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 3.738             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 3.738             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 3.727             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[10] ; 3.572             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_nios2_oci_debug:the_audio_nios_cpu_nios2_oci_debug|resetrequest                                                                                                                                                   ; audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_reset:ureset|audio_nios_DDR3_p0_reset_sync:ureset_afi_clk|reset_reg[0]                                                                              ; 3.552             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                        ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[10] ; 3.496             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                        ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[10] ; 3.453             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                       ; 3.380             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                   ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                       ; 3.193             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 3.183             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 3.182             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                        ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; 3.142             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                        ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                     ; 3.123             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                       ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|tdo                                                                                                                                                         ; 2.950             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                             ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; 2.934             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                             ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[23] ; 2.807             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                        ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[31] ; 2.727             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 2.645             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 2.640             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                       ; 2.639             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                 ; 2.625             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 2.610             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                  ; 2.604             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 2.602             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                ; 2.599             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                             ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[31] ; 2.592             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                       ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                 ; 2.586             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 2.586             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 2.574             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                      ; 2.573             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                      ; 2.573             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                      ; 2.573             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                      ; 2.571             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; 2.558             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 2.554             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 2.544             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 2.540             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                   ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; 2.535             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[9]                                                        ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[8]  ; 2.534             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                      ; 2.531             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 2.530             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[13]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[12] ; 2.529             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                      ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                 ; 2.528             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[5]                                                        ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[4]  ; 2.520             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                       ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                 ; 2.507             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[0]  ; 2.497             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[35] ; 2.497             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 2.496             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 2.496             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                          ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; 2.495             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; 2.494             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                       ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                 ; 2.487             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                       ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                 ; 2.485             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10] ; 2.483             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                  ; 2.475             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                             ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; 2.475             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                         ; 2.475             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]  ; 2.471             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                      ; 2.465             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                          ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                    ; 2.463             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]  ; 2.458             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[18]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[17] ; 2.452             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[20]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[19] ; 2.452             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[21]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[20] ; 2.452             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[28]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[27] ; 2.452             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[30]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[29] ; 2.452             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[33]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[32] ; 2.452             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                       ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                 ; 2.447             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[37]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[36] ; 2.446             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[34]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[33] ; 2.445             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                ; 2.439             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                ; 2.439             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[25]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[24] ; 2.439             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                  ; 2.433             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                  ; 2.433             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[22]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[21] ; 2.432             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[29]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[28] ; 2.431             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[27]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[26] ; 2.431             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[19]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[18] ; 2.430             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[17]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[16] ; 2.430             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[12]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[11] ; 2.427             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                ; 2.425             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                         ; 2.424             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]  ; 2.411             ;
; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[15]                                                       ; audio_nios:nios_audio_ins|audio_nios_cpu:cpu|audio_nios_cpu_nios2_oci:the_audio_nios_cpu_nios2_oci|audio_nios_cpu_jtag_debug_module_wrapper:the_audio_nios_cpu_jtag_debug_module_wrapper|audio_nios_cpu_jtag_debug_module_tck:the_audio_nios_cpu_jtag_debug_module_tck|sr[15] ; 2.389             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                  ; 2.389             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                          ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                 ; 2.329             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                 ; 2.317             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                       ; 2.311             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 2.307             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                 ; 2.303             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                       ; 2.292             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                       ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                 ; 2.286             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 2.278             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                         ; 2.267             ;
; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                          ; audio_nios:nios_audio_ins|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                    ; 2.265             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 2.252             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                      ; 2.219             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; 2.219             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "SoCKit_Audio"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Warning (21300): LOCKED port on the PLL is not properly connected on instance "audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll1~FRACTIONAL_PLL
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y32_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Warning (16406): 3 global input pin(s) will use non-dedicated clock routing
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G3
        Info (179012): Refclk input I/O pad AUD_BCLK is placed onto PIN_AE7
    Warning (16407): Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver AUD_DACLRCK~inputCLKENA0, placed at CLKCTRL_G11
        Info (179012): Refclk input I/O pad AUD_DACLRCK is placed onto PIN_AH4
    Warning (16469): Source REFCLK I/O cannot be routed using dedicated clock routing for auto-promoted clock driver OSC_50_B3B~inputCLKENA0, placed at CLKCTRL_G10
        Info (179012): Refclk input I/O pad OSC_50_B3B is placed onto PIN_AF14
Info (11178): Promoted 7 clocks (7 global)
    Info (11162): audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_afi_clk~CLKENA0 with 4282 fanout uses global clock CLKCTRL_G6
    Info (11162): audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_addr_cmd_clk~CLKENA0 with 190 fanout uses global clock CLKCTRL_G7
    Info (11162): audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_config_clk~CLKENA0 with 229 fanout uses global clock CLKCTRL_G5
    Info (11162): audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_pll0:pll0|pll_avl_clk~CLKENA0 with 785 fanout uses global clock CLKCTRL_G4
    Info (11162): audio_nios:nios_audio_ins|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 399 fanout uses global clock CLKCTRL_G0
    Info (11162): audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3442 fanout uses global clock CLKCTRL_G2
    Info (11162): audio_nios:nios_audio_ins|audio_nios_altpll:altpll|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0 with 234 fanout uses global clock CLKCTRL_G1
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): AUD_BCLK~inputCLKENA0 with 197 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): AUD_DACLRCK~inputCLKENA0 with 105 fanout uses global clock CLKCTRL_G11
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): OSC_50_B3B~inputCLKENA0 with 3 fanout uses global clock CLKCTRL_G10
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:05
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_ebo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'SoCKit_Audio.sdc'
Warning (332174): Ignored filter at SoCKit_Audio.SDC(9): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at SoCKit_Audio.SDC(9): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK_50]
Warning (332174): Ignored filter at SoCKit_Audio.SDC(10): CLOCK2_50 could not be matched with a port
Warning (332049): Ignored create_clock at SoCKit_Audio.SDC(10): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50]
Warning (332174): Ignored filter at SoCKit_Audio.SDC(11): CLOCK3_50 could not be matched with a port
Warning (332049): Ignored create_clock at SoCKit_Audio.SDC(11): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50]
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'audio_nios/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'audio_nios/synthesis/submodules/audio_nios_DDR3_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'audio_nios/synthesis/submodules/audio_nios_cpu.sdc'
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|delayed_wrptr_g[1] is being clocked by AUD_BCLK
Warning (332060): Node: AUD_DACLRCK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register audio_nios:nios_audio_ins|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|rdptr_g[5] is being clocked by AUD_DACLRCK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: nios_audio_ins|altpll_audio|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: nios_audio_ins|altpll_audio|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|altpll_audio|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: nios_audio_ins|altpll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: nios_audio_ins|altpll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|altpll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: nios_audio_ins|altpll|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll4~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: nios_audio_ins|ddr3|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: nios_audio_ins|altpll_audio|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: nios_audio_ins|altpll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from DDR3_DQS_p[0]_IN (Rise) to DDR3_DQS_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from DDR3_DQS_p[0]_IN (Rise) to DDR3_DQS_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from DDR3_DQS_p[1]_IN (Rise) to DDR3_DQS_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from DDR3_DQS_p[1]_IN (Rise) to DDR3_DQS_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from DDR3_DQS_p[2]_IN (Rise) to DDR3_DQS_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from DDR3_DQS_p[2]_IN (Rise) to DDR3_DQS_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from DDR3_DQS_p[3]_IN (Rise) to DDR3_DQS_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from DDR3_DQS_p[3]_IN (Rise) to DDR3_DQS_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|audio_nios_DDR3_p0_sampling_clock (Rise) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|audio_nios_DDR3_p0_sampling_clock (Rise) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|audio_nios_DDR3_p0_sampling_clock (Fall) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|audio_nios_DDR3_p0_sampling_clock (Fall) to DDR3_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_write_clk (Rise) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_write_clk (Rise) to DDR3_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_write_clk (Rise) to DDR3_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_write_clk (Rise) to DDR3_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_afi_clk (Rise) to DDR3_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_write_clk (Rise) to DDR3_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.250
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_write_clk (Rise) to DDR3_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.200
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Rise) to DDR3_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Setup clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
    Info (332172): Hold clock transfer from nios_audio_ins|ddr3|pll0|pll_dq_write_clk (Fall) to DDR3_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.240
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    3.333    DDR3_CK_n
    Info (332111):    3.333    DDR3_CK_p
    Info (332111):    3.333 DDR3_DQS_n[0]_OUT
    Info (332111):    3.333 DDR3_DQS_n[1]_OUT
    Info (332111):    3.333 DDR3_DQS_n[2]_OUT
    Info (332111):    3.333 DDR3_DQS_n[3]_OUT
    Info (332111):    3.333 DDR3_DQS_p[0]_IN
    Info (332111):    3.333 DDR3_DQS_p[0]_OUT
    Info (332111):    3.333 DDR3_DQS_p[1]_IN
    Info (332111):    3.333 DDR3_DQS_p[1]_OUT
    Info (332111):    3.333 DDR3_DQS_p[2]_IN
    Info (332111):    3.333 DDR3_DQS_p[2]_OUT
    Info (332111):    3.333 DDR3_DQS_p[3]_IN
    Info (332111):    3.333 DDR3_DQS_p[3]_OUT
    Info (332111):    3.333 nios_audio_ins|ddr3|audio_nios_DDR3_p0_sampling_clock
    Info (332111):    6.666 nios_audio_ins|ddr3|pll0|pll_addr_cmd_clk
    Info (332111):    6.666 nios_audio_ins|ddr3|pll0|pll_afi_clk
    Info (332111):    6.666 nios_audio_ins|ddr3|pll0|pll_afi_phy_clk
    Info (332111):   13.333 nios_audio_ins|ddr3|pll0|pll_avl_clk
    Info (332111):   40.000 nios_audio_ins|ddr3|pll0|pll_config_clk
    Info (332111):    3.333 nios_audio_ins|ddr3|pll0|pll_dq_write_clk
    Info (332111):    3.333 nios_audio_ins|ddr3|pll0|pll_write_clk
    Info (332111):   20.000   OSC_50_B3B
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 297 registers into blocks of type EC
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
    Extra Info (176220): Created 16 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "HPS_CLOCK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_CLOCK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_CONV_USB_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQS_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_RZQ" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_DDR3_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_INT_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_ENET_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_DCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_FLASH_NCSO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_GSENSOR_INT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_KEY[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_D_C" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_MISO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LCM_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LED[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LED[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LED[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LED[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_LTC_GPIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MISO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_MOSI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SPIM_SS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_RX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_UART_TX" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_DIR" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_NXT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_RESET_PHY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_USB_STP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HPS_WARM_RST_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_RX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_GXB_TX_p[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_REF_CLK_p" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:25
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:56
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:57
Info (170193): Fitter routing operations beginning
Info (170089): 3e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:02:12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 92.55 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 88 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable
    Info (169065): Pin AUD_BCLK has a permanently disabled output enable
    Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable
    Info (169065): Pin HSMC_D[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_D[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[4] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[5] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[6] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[7] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[8] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[9] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[10] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[11] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[12] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[13] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[14] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[15] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_n[16] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[4] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[5] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[6] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[7] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[8] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[9] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[10] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[11] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[12] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[13] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[14] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[15] has a permanently disabled output enable
    Info (169065): Pin HSMC_RX_p[16] has a permanently disabled output enable
    Info (169065): Pin HSMC_SDA has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[4] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[5] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[6] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[7] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[8] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[9] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[10] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[11] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[12] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[13] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[14] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[15] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_n[16] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[0] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[1] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[2] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[3] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[4] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[5] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[6] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[7] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[8] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[9] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[10] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[11] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[12] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[13] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[14] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[15] has a permanently disabled output enable
    Info (169065): Pin HSMC_TX_p[16] has a permanently disabled output enable
    Info (169065): Pin SI5338_SCL has a permanently disabled output enable
    Info (169065): Pin SI5338_SDA has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[0] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[1] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[2] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[3] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[4] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[5] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[6] has a permanently disabled output enable
    Info (169065): Pin USB_B2_DATA[7] has a permanently disabled output enable
    Info (169065): Pin USB_SCL has a permanently disabled output enable
    Info (169065): Pin USB_SDA has a permanently disabled output enable
Warning (169069): Following 12 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin USB_EMPTY has GND driving its datain port
    Info (169070): Pin USB_FULL has GND driving its datain port
    Info (169070): Pin USB_B2_DATA[0] has VCC driving its datain port
    Info (169070): Pin USB_B2_DATA[1] has VCC driving its datain port
    Info (169070): Pin USB_B2_DATA[2] has VCC driving its datain port
    Info (169070): Pin USB_B2_DATA[3] has VCC driving its datain port
    Info (169070): Pin USB_B2_DATA[4] has VCC driving its datain port
    Info (169070): Pin USB_B2_DATA[5] has VCC driving its datain port
    Info (169070): Pin USB_B2_DATA[6] has VCC driving its datain port
    Info (169070): Pin USB_B2_DATA[7] has VCC driving its datain port
    Info (169070): Pin USB_SCL has VCC driving its datain port
    Info (169070): Pin USB_SDA has VCC driving its datain port
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DDR3_DQ[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_DQS_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_DQS_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_DQS_n[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DDR3_DQS_n[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_DQS_p[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_DQS_p[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_DQS_p[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: audio_nios:nios_audio_ins|audio_nios_DDR3:ddr3|audio_nios_DDR3_p0:p0|audio_nios_DDR3_p0_memphy:umemphy|audio_nios_DDR3_p0_new_io_pads:uio_pads|audio_nios_DDR3_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DDR3_DQS_p[3] uses the Differential 1.5-V SSTL Class I I/O standard
Info (144001): Generated suppressed messages file E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 191 warnings
    Info: Peak virtual memory: 3202 megabytes
    Info: Processing ended: Tue Dec 19 11:46:46 2017
    Info: Elapsed time: 00:09:22
    Info: Total CPU time (on all processors): 00:12:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_Audio/SoCKit_Audio.fit.smsg.


