

================================================================
== Vitis HLS Report for 'GenerateProof_Pipeline_INPUT_STREAM'
================================================================
* Date:           Mon Nov 17 18:41:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.479 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      130|      130|  0.650 us|  0.650 us|  129|  129|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_STREAM  |      128|      128|         2|          1|          1|   128|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       39|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      288|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       54|     -|
|Register             |        -|      -|      276|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      276|      381|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |bitset_128ns_128ns_7ns_1ns_128_1_1_U1  |bitset_128ns_128ns_7ns_1ns_128_1_1  |        0|   0|  0|  144|    0|
    |bitset_128ns_128ns_7ns_1ns_128_1_1_U2  |bitset_128ns_128ns_7ns_1ns_128_1_1  |        0|   0|  0|  144|    0|
    +---------------------------------------+------------------------------------+---------+----+---+-----+-----+
    |Total                                  |                                    |        0|   0|  0|  288|    0|
    +---------------------------------------+------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |i_19_fu_96_p2                   |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001       |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_90_p2              |      icmp|   0|  0|  16|           8|           9|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  39|          20|          15|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    8|         16|
    |i_04_fu_44               |   9|          2|    8|         16|
    |iv_strm_TDATA_blk_n      |   9|          2|    1|          2|
    |root_strm_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |    1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |    1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |empty_1833_fu_52                           |  128|   0|  128|          0|
    |empty_fu_48                                |  128|   0|  128|          0|
    |i_04_fu_44                                 |    8|   0|    8|          0|
    |trunc_ln33_reg_185                         |    7|   0|    7|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  276|   0|  276|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  GenerateProof_Pipeline_INPUT_STREAM|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  GenerateProof_Pipeline_INPUT_STREAM|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  GenerateProof_Pipeline_INPUT_STREAM|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  GenerateProof_Pipeline_INPUT_STREAM|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  GenerateProof_Pipeline_INPUT_STREAM|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  GenerateProof_Pipeline_INPUT_STREAM|  return value|
|root_strm_TVALID  |   in|    1|        axis|                            root_strm|       pointer|
|root_strm_TDATA   |   in|    8|        axis|                            root_strm|       pointer|
|root_strm_TREADY  |  out|    1|        axis|                            root_strm|       pointer|
|iv_strm_TVALID    |   in|    1|        axis|                              iv_strm|       pointer|
|iv_strm_TDATA     |   in|    8|        axis|                              iv_strm|       pointer|
|iv_strm_TREADY    |  out|    1|        axis|                              iv_strm|       pointer|
|p_out             |  out|  128|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld      |  out|    1|      ap_vld|                                p_out|       pointer|
|p_out1            |  out|  128|      ap_vld|                               p_out1|       pointer|
|p_out1_ap_vld     |  out|    1|      ap_vld|                               p_out1|       pointer|
+------------------+-----+-----+------------+-------------------------------------+--------------+

