<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element alt_xcvr_reconfig_0
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element clock_bridge_0
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element clock_bridge_1
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element mem_if_ddr3_emif_0
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element mm_clock_crossing_bridge_0
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element pcie_256_hip_avmm_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element pcie_reconfig_driver_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pcie_256_hip_avmm_0.rd_dts_slave
   {
      datum baseAddress
      {
         value = "1073807360";
         type = "String";
      }
   }
   element pcie_256_hip_avmm_0.wr_dts_slave
   {
      datum baseAddress
      {
         value = "1073815552";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5SGXEA7N2F45C2" />
 <parameter name="deviceFamily" value="Stratix V" />
 <parameter name="deviceSpeedGrade" value="2_H2" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk_mm" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset_mm" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="memory"
   internal="mem_if_ddr3_emif_0.memory"
   type="conduit"
   dir="end" />
 <interface name="oct" internal="mem_if_ddr3_emif_0.oct" type="conduit" dir="end" />
 <interface
   name="pcie_clk"
   internal="pcie_256_hip_avmm_0.refclk"
   type="clock"
   dir="end" />
 <interface
   name="pcie_rstn"
   internal="pcie_256_hip_avmm_0.npor"
   type="conduit"
   dir="end" />
 <interface
   name="hip_serial"
   internal="pcie_256_hip_avmm_0.hip_serial"
   type="conduit"
   dir="end" />
 <interface
   name="core_clk"
   internal="clock_bridge_0.out_clk"
   type="clock"
   dir="start" />
 <interface
   name="clk_net"
   internal="clock_bridge_1.in_clk"
   type="clock"
   dir="end" />
 <interface
   name="net_avm"
   internal="mm_clock_crossing_bridge_0.m0"
   type="avalon"
   dir="start" />
 <module kind="clock_source" version="14.0" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_pcie_256_hip_avmm"
   version="14.0"
   enabled="1"
   name="pcie_256_hip_avmm_0">
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="lane_mask_hwtcl" value="x8" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen2 (5.0 Gbps)" />
  <parameter name="app_interface_width_hwtcl" value="128" />
  <parameter name="port_type_hwtcl" value="Native endpoint" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Low" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="internal_controller_hwtcl" value="1" />
  <parameter name="enable_cra_hwtcl" value="1" />
  <parameter name="enable_rxm_burst_hwtcl" value="0" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="enable_tl_only_sim_hwtcl" value="0" />
  <parameter name="use_atx_pll_hwtcl" value="0" />
  <parameter name="hip_tag_checking_hwtcl" value="1" />
  <parameter name="enable_power_on_rst_pulse_hwtcl" value="0" />
  <parameter name="enable_pcisigtest_hwtcl" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="30" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="26" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="RD_SLAVE_ADDRESS_MAP" value="31" />
  <parameter name="WR_SLAVE_ADDRESS_MAP" value="30" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="bar0_type_hwtcl" value="64" />
  <parameter name="bar1_type_hwtcl" value="1" />
  <parameter name="bar2_type_hwtcl" value="64" />
  <parameter name="bar3_type_hwtcl" value="1" />
  <parameter name="bar4_type_hwtcl" value="32" />
  <parameter name="bar5_type_hwtcl" value="1" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="vendor_id_hwtcl" value="4466" />
  <parameter name="device_id_hwtcl" value="57347" />
  <parameter name="revision_id_hwtcl" value="1" />
  <parameter name="class_code_hwtcl" value="0" />
  <parameter name="subsystem_vendor_id_hwtcl" value="0" />
  <parameter name="subsystem_device_id_hwtcl" value="10337" />
  <parameter name="max_payload_size_hwtcl" value="256" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="completion_timeout_hwtcl" value="NONE" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="use_aer_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="dll_active_report_support_hwtcl" value="0" />
  <parameter name="surprise_down_error_support_hwtcl" value="0" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="msi_multi_message_capable_hwtcl" value="1" />
  <parameter name="msi_64bit_addressing_capable_hwtcl" value="true" />
  <parameter name="msi_masking_capable_hwtcl" value="false" />
  <parameter name="msi_support_hwtcl" value="true" />
  <parameter name="enable_function_msix_support_hwtcl" value="0" />
  <parameter name="msix_table_size_hwtcl" value="0" />
  <parameter name="msix_table_offset_hwtcl" value="0" />
  <parameter name="msix_table_bir_hwtcl" value="0" />
  <parameter name="msix_pba_offset_hwtcl" value="0" />
  <parameter name="msix_pba_bir_hwtcl" value="0" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="avmm_width_hwtcl" value="256" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="TX_S_ADDR_WIDTH" value="64" />
  <parameter name="generate_sdc_for_qsys_design_example" value="0" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="use_ast_parity" value="0" />
  <parameter name="add_pll_to_hip_coreclkout" value="0" />
  <parameter name="set_pll_coreclkout_slack" value="10" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="vsec_id_hwtcl" value="40960" />
  <parameter name="vsec_rev_hwtcl" value="0" />
  <parameter name="expansion_base_address_register_hwtcl" value="0" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="gen3_rxfreqlock_counter_hwtcl" value="0" />
  <parameter name="force_hrc" value="0" />
  <parameter name="force_src" value="0" />
  <parameter name="serial_sim_hwtcl" value="1" />
  <parameter name="advanced_default_hwtcl_bypass_cdc" value="false" />
  <parameter name="advanced_default_hwtcl_enable_rx_buffer_checking" value="false" />
  <parameter name="advanced_default_hwtcl_disable_link_x2_support" value="false" />
  <parameter name="advanced_default_hwtcl_wrong_device_id" value="disable" />
  <parameter name="advanced_default_hwtcl_data_pack_rx" value="disable" />
  <parameter name="advanced_default_hwtcl_ltssm_1ms_timeout" value="disable" />
  <parameter name="advanced_default_hwtcl_ltssm_freqlocked_check" value="disable" />
  <parameter name="advanced_default_hwtcl_deskew_comma" value="com_deskw" />
  <parameter name="advanced_default_hwtcl_device_number" value="0" />
  <parameter name="advanced_default_hwtcl_pipex1_debug_sel" value="disable" />
  <parameter name="advanced_default_hwtcl_pclk_out_sel" value="pclk" />
  <parameter name="advanced_default_hwtcl_no_soft_reset" value="false" />
  <parameter name="advanced_default_hwtcl_maximum_current" value="0" />
  <parameter name="advanced_default_hwtcl_d1_support" value="false" />
  <parameter name="advanced_default_hwtcl_d2_support" value="false" />
  <parameter name="advanced_default_hwtcl_d0_pme" value="false" />
  <parameter name="advanced_default_hwtcl_d1_pme" value="false" />
  <parameter name="advanced_default_hwtcl_d2_pme" value="false" />
  <parameter name="advanced_default_hwtcl_d3_hot_pme" value="false" />
  <parameter name="advanced_default_hwtcl_d3_cold_pme" value="false" />
  <parameter name="advanced_default_hwtcl_low_priority_vc" value="single_vc" />
  <parameter name="advanced_default_hwtcl_disable_snoop_packet" value="false" />
  <parameter name="advanced_default_hwtcl_enable_l1_aspm" value="false" />
  <parameter name="advanced_default_hwtcl_set_l0s" value="0" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_sameclock" value="0" />
  <parameter name="advanced_default_hwtcl_l1_exit_latency_diffclock" value="0" />
  <parameter name="advanced_default_hwtcl_hot_plug_support" value="0" />
  <parameter name="advanced_default_hwtcl_extended_tag_reset" value="false" />
  <parameter name="advanced_default_hwtcl_no_command_completed" value="false" />
  <parameter name="advanced_default_hwtcl_interrupt_pin" value="inta" />
  <parameter name="advanced_default_hwtcl_bridge_port_vga_enable" value="false" />
  <parameter name="advanced_default_hwtcl_bridge_port_ssid_support" value="false" />
  <parameter name="advanced_default_hwtcl_ssvid" value="0" />
  <parameter name="advanced_default_hwtcl_ssid" value="0" />
  <parameter name="advanced_default_hwtcl_eie_before_nfts_count" value="4" />
  <parameter name="advanced_default_hwtcl_gen2_diffclock_nfts_count" value="255" />
  <parameter name="advanced_default_hwtcl_gen2_sameclock_nfts_count" value="255" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_sameclock" value="6" />
  <parameter name="advanced_default_hwtcl_l0_exit_latency_diffclock" value="6" />
  <parameter name="advanced_default_hwtcl_atomic_op_routing" value="false" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_32bit" value="false" />
  <parameter name="advanced_default_hwtcl_atomic_op_completer_64bit" value="false" />
  <parameter name="advanced_default_hwtcl_cas_completer_128bit" value="false" />
  <parameter name="advanced_default_hwtcl_ltr_mechanism" value="false" />
  <parameter name="advanced_default_hwtcl_tph_completer" value="false" />
  <parameter name="advanced_default_hwtcl_extended_format_field" value="false" />
  <parameter name="advanced_default_hwtcl_atomic_malformed" value="true" />
  <parameter name="advanced_default_hwtcl_flr_capability" value="false" />
  <parameter
     name="advanced_default_hwtcl_enable_adapter_half_rate_mode"
     value="false" />
  <parameter name="advanced_default_hwtcl_vc0_clk_enable" value="true" />
  <parameter name="advanced_default_hwtcl_register_pipe_signals" value="false" />
  <parameter name="advanced_default_hwtcl_skp_os_gen3_count" value="0" />
  <parameter name="advanced_default_hwtcl_tx_cdc_almost_empty" value="5" />
  <parameter name="advanced_default_hwtcl_rx_l0s_count_idl" value="0" />
  <parameter name="advanced_default_hwtcl_cdc_dummy_insert_limit" value="11" />
  <parameter name="advanced_default_hwtcl_ei_delay_powerdown_count" value="10" />
  <parameter name="advanced_default_hwtcl_skp_os_schedule_count" value="0" />
  <parameter name="advanced_default_hwtcl_fc_init_timer" value="1024" />
  <parameter name="advanced_default_hwtcl_l01_entry_latency" value="31" />
  <parameter name="advanced_default_hwtcl_flow_control_update_count" value="30" />
  <parameter name="advanced_default_hwtcl_flow_control_timeout_count" value="200" />
  <parameter
     name="advanced_default_hwtcl_retry_buffer_last_active_address"
     value="2047" />
  <parameter name="advanced_default_hwtcl_reserved_debug" value="0" />
  <parameter name="altpcie_avmm_hwtcl" value="1" />
  <parameter name="enable_rx_buffer_checking_advanced_default_hwtcl" value="false" />
  <parameter name="disable_link_x2_support_advanced_default_hwtcl" value="false" />
  <parameter name="device_number_advanced_default_hwtcl" value="0" />
  <parameter name="pipex1_debug_sel_advanced_default_hwtcl" value="disable" />
  <parameter name="pclk_out_sel_advanced_default_hwtcl" value="pclk" />
  <parameter name="no_soft_reset_advanced_default_hwtcl" value="false" />
  <parameter name="d1_support_advanced_default_hwtcl" value="false" />
  <parameter name="d2_support_advanced_default_hwtcl" value="false" />
  <parameter name="d0_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d1_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d2_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d3_hot_pme_advanced_default_hwtcl" value="false" />
  <parameter name="d3_cold_pme_advanced_default_hwtcl" value="false" />
  <parameter name="low_priority_vc_advanced_default_hwtcl" value="single_vc" />
  <parameter name="enable_l1_aspm_advanced_default_hwtcl" value="false" />
  <parameter name="l1_exit_latency_sameclock_advanced_default_hwtcl" value="0" />
  <parameter name="l1_exit_latency_diffclock_advanced_default_hwtcl" value="0" />
  <parameter name="hot_plug_support_advanced_default_hwtcl" value="0" />
  <parameter name="no_command_completed_advanced_default_hwtcl" value="false" />
  <parameter name="eie_before_nfts_count_advanced_default_hwtcl" value="4" />
  <parameter name="gen2_diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="gen2_sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="deemphasis_enable_advanced_default_hwtcl" value="false" />
  <parameter name="l0_exit_latency_sameclock_advanced_default_hwtcl" value="6" />
  <parameter name="l0_exit_latency_diffclock_advanced_default_hwtcl" value="6" />
  <parameter name="vc0_clk_enable_advanced_default_hwtcl" value="true" />
  <parameter name="register_pipe_signals_advanced_default_hwtcl" value="true" />
  <parameter name="tx_cdc_almost_empty_advanced_default_hwtcl" value="5" />
  <parameter name="rx_l0s_count_idl_advanced_default_hwtcl" value="0" />
  <parameter name="cdc_dummy_insert_limit_advanced_default_hwtcl" value="11" />
  <parameter name="ei_delay_powerdown_count_advanced_default_hwtcl" value="10" />
  <parameter name="skp_os_schedule_count_advanced_default_hwtcl" value="0" />
  <parameter name="fc_init_timer_advanced_default_hwtcl" value="1024" />
  <parameter name="l01_entry_latency_advanced_default_hwtcl" value="31" />
  <parameter name="flow_control_update_count_advanced_default_hwtcl" value="30" />
  <parameter name="flow_control_timeout_count_advanced_default_hwtcl" value="200" />
  <parameter
     name="retry_buffer_last_active_address_advanced_default_hwtcl"
     value="255" />
  <parameter name="reserved_debug_advanced_default_hwtcl" value="0" />
  <parameter name="use_tl_cfg_sync_advanced_default_hwtcl" value="1" />
  <parameter name="diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="l2_async_logic_advanced_default_hwtcl" value="disable" />
  <parameter name="rx_cdc_almost_full_advanced_default_hwtcl" value="12" />
  <parameter name="tx_cdc_almost_full_advanced_default_hwtcl" value="11" />
  <parameter name="indicator_advanced_default_hwtcl" value="0" />
  <parameter name="hwtcl_override_g2_txvod" value="1" />
  <parameter name="rpre_emph_a_val_hwtcl" value="9" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="rpre_emph_c_val_hwtcl" value="16" />
  <parameter name="rpre_emph_d_val_hwtcl" value="13" />
  <parameter name="rpre_emph_e_val_hwtcl" value="5" />
  <parameter name="rvod_sel_a_val_hwtcl" value="42" />
  <parameter name="rvod_sel_b_val_hwtcl" value="38" />
  <parameter name="rvod_sel_c_val_hwtcl" value="38" />
  <parameter name="rvod_sel_d_val_hwtcl" value="43" />
  <parameter name="rvod_sel_e_val_hwtcl" value="15" />
  <parameter name="av_rpre_emph_a_val_hwtcl" value="12" />
  <parameter name="av_rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="av_rpre_emph_c_val_hwtcl" value="19" />
  <parameter name="av_rpre_emph_d_val_hwtcl" value="13" />
  <parameter name="av_rpre_emph_e_val_hwtcl" value="21" />
  <parameter name="av_rvod_sel_a_val_hwtcl" value="42" />
  <parameter name="av_rvod_sel_b_val_hwtcl" value="30" />
  <parameter name="av_rvod_sel_c_val_hwtcl" value="43" />
  <parameter name="av_rvod_sel_d_val_hwtcl" value="43" />
  <parameter name="av_rvod_sel_e_val_hwtcl" value="9" />
  <parameter name="cv_rpre_emph_a_val_hwtcl" value="11" />
  <parameter name="cv_rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="cv_rpre_emph_c_val_hwtcl" value="22" />
  <parameter name="cv_rpre_emph_d_val_hwtcl" value="12" />
  <parameter name="cv_rpre_emph_e_val_hwtcl" value="21" />
  <parameter name="cv_rvod_sel_a_val_hwtcl" value="50" />
  <parameter name="cv_rvod_sel_b_val_hwtcl" value="34" />
  <parameter name="cv_rvod_sel_c_val_hwtcl" value="50" />
  <parameter name="cv_rvod_sel_d_val_hwtcl" value="50" />
  <parameter name="cv_rvod_sel_e_val_hwtcl" value="9" />
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="0" />
 </module>
 <module
   kind="altera_pcie_reconfig_driver"
   version="14.0"
   enabled="1"
   name="pcie_reconfig_driver_0">
  <parameter name="INTENDED_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen2 (5.0 Gbps)" />
  <parameter name="number_of_reconfig_interfaces" value="10" />
  <parameter name="enable_cal_busy_hwtcl" value="0" />
  <parameter name="AUTO_RECONFIG_XCVR_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="250000000" />
 </module>
 <module
   kind="altera_mem_if_ddr3_emif"
   version="14.0"
   enabled="1"
   name="mem_if_ddr3_emif_0">
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_FORMAT" value="UNBUFFERED" />
  <parameter name="RDIMM_CONFIG" value="0000000000000000" />
  <parameter name="LRDIMM_EXTENDED_CONFIG">0x000000000000000000</parameter>
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="800.0" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_DQ_WIDTH" value="64" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MEM_DRV_STR" value="RZQ/7" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="MEM_RTT_NOM" value="RZQ/6" />
  <parameter name="MEM_RTT_WR" value="RZQ/4" />
  <parameter name="MEM_WTCL" value="8" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="MEM_TCL" value="11" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="TIMING_TIS" value="170" />
  <parameter name="TIMING_TIH" value="120" />
  <parameter name="TIMING_TDS" value="10" />
  <parameter name="TIMING_TDH" value="45" />
  <parameter name="TIMING_TDQSQ" value="100" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSS" value="0.27" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="TIMING_TDSH" value="0.18" />
  <parameter name="TIMING_TDSS" value="0.18" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRAS_NS" value="35.0" />
  <parameter name="MEM_TRCD_NS" value="13.75" />
  <parameter name="MEM_TRP_NS" value="13.75" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="MEM_TRFC_NS" value="160.0" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="MEM_TWTR" value="4" />
  <parameter name="MEM_TFAW_NS" value="30.0" />
  <parameter name="MEM_TRRD_NS" value="6.0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="RATE" value="Quarter" />
  <parameter name="MEM_CLK_FREQ" value="800.0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Stratix V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="SPEED_GRADE" value="2" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="HARD_EMIF" value="false" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="POWER_OF_TWO_BUS" value="true" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="CPORT_TYPE_PORT">Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional</parameter>
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="1.78" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.7" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="0.06" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="1.29" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.0090" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.1" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0020" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.05" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.012" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="AUTO_DEVICE" value="5SGXEA7N2F45C2" />
 </module>
 <module
   kind="alt_xcvr_reconfig"
   version="14.0"
   enabled="1"
   name="alt_xcvr_reconfig_0">
  <parameter name="device_family" value="Stratix V" />
  <parameter name="number_of_reconfig_interfaces" value="10" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="enable_offset" value="1" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_analog" value="1" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="ber_en" value="0" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_adce" value="1" />
  <parameter name="enable_mif" value="0" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="AUTO_MGMT_CLK_CLK_CLOCK_RATE" value="50000000" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="14.0"
   enabled="1"
   name="clock_bridge_0">
  <parameter name="DERIVED_CLOCK_RATE" value="250000000" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="250000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <module
   kind="altera_avalon_mm_clock_crossing_bridge"
   version="14.0"
   enabled="1"
   name="mm_clock_crossing_bridge_0">
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="SYMBOL_WIDTH" value="8" />
  <parameter name="ADDRESS_WIDTH" value="26" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="USE_AUTO_ADDRESS_WIDTH" value="0" />
  <parameter name="ADDRESS_UNITS" value="SYMBOLS" />
  <parameter name="MAX_BURST_SIZE" value="1" />
  <parameter name="COMMAND_FIFO_DEPTH" value="4" />
  <parameter name="RESPONSE_FIFO_DEPTH" value="4" />
  <parameter name="MASTER_SYNC_DEPTH" value="2" />
  <parameter name="SLAVE_SYNC_DEPTH" value="2" />
  <parameter name="AUTO_M0_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="AUTO_S0_CLK_CLOCK_RATE" value="250000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Stratix V" />
 </module>
 <module
   kind="altera_clock_bridge"
   version="14.0"
   enabled="1"
   name="clock_bridge_1">
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter name="EXPLICIT_CLOCK_RATE" value="250000000" />
  <parameter name="NUM_CLOCK_OUTPUTS" value="1" />
 </module>
 <connection
   kind="clock"
   version="14.0"
   start="pcie_256_hip_avmm_0.coreclkout"
   end="pcie_reconfig_driver_0.pld_clk" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_256_hip_avmm_0.nreset_status"
   end="mem_if_ddr3_emif_0.global_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_256_hip_avmm_0.nreset_status"
   end="mem_if_ddr3_emif_0.soft_reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_256_hip_avmm_0.Rxm_BAR2"
   end="mem_if_ddr3_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_256_hip_avmm_0.dma_rd_master"
   end="mem_if_ddr3_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_256_hip_avmm_0.dma_wr_master"
   end="mem_if_ddr3_emif_0.avl">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="conduit"
   version="14.0"
   start="pcie_reconfig_driver_0.reconfig_busy"
   end="alt_xcvr_reconfig_0.reconfig_busy">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="14.0"
   start="pcie_256_hip_avmm_0.hip_currentspeed"
   end="pcie_reconfig_driver_0.hip_currentspeed">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_256_hip_avmm_0.rd_dcm_master"
   end="pcie_256_hip_avmm_0.Txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_256_hip_avmm_0.wr_dcm_master"
   end="pcie_256_hip_avmm_0.Txs">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_256_hip_avmm_0.dma_rd_master"
   end="pcie_256_hip_avmm_0.rd_dts_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40010000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_256_hip_avmm_0.dma_rd_master"
   end="pcie_256_hip_avmm_0.wr_dts_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x40012000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_reconfig_driver_0.reconfig_mgmt"
   end="alt_xcvr_reconfig_0.reconfig_mgmt">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="clk_0.clk"
   end="pcie_reconfig_driver_0.reconfig_xcvr_clk" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_0.clk"
   end="mem_if_ddr3_emif_0.pll_ref_clk" />
 <connection
   kind="clock"
   version="14.0"
   start="clk_0.clk"
   end="alt_xcvr_reconfig_0.mgmt_clk_clk" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_0.clk_reset"
   end="alt_xcvr_reconfig_0.mgmt_rst_reset" />
 <connection
   kind="reset"
   version="14.0"
   start="clk_0.clk_reset"
   end="pcie_reconfig_driver_0.reconfig_xcvr_rst" />
 <connection
   kind="conduit"
   version="14.0"
   start="pcie_256_hip_avmm_0.reconfig_from_xcvr"
   end="alt_xcvr_reconfig_0.reconfig_from_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="conduit"
   version="14.0"
   start="alt_xcvr_reconfig_0.reconfig_to_xcvr"
   end="pcie_256_hip_avmm_0.reconfig_to_xcvr">
  <parameter name="endPort" value="" />
  <parameter name="endPortLSB" value="0" />
  <parameter name="startPort" value="" />
  <parameter name="startPortLSB" value="0" />
  <parameter name="width" value="0" />
 </connection>
 <connection
   kind="clock"
   version="14.0"
   start="pcie_256_hip_avmm_0.coreclkout"
   end="clock_bridge_0.in_clk" />
 <connection
   kind="clock"
   version="14.0"
   start="pcie_256_hip_avmm_0.coreclkout"
   end="mm_clock_crossing_bridge_0.m0_clk" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_256_hip_avmm_0.nreset_status"
   end="mm_clock_crossing_bridge_0.m0_reset" />
 <connection
   kind="clock"
   version="14.0"
   start="clock_bridge_1.out_clk"
   end="mm_clock_crossing_bridge_0.s0_clk" />
 <connection
   kind="reset"
   version="14.0"
   start="pcie_256_hip_avmm_0.nreset_status"
   end="mm_clock_crossing_bridge_0.s0_reset" />
 <connection
   kind="avalon"
   version="14.0"
   start="pcie_256_hip_avmm_0.Rxm_BAR4"
   end="mm_clock_crossing_bridge_0.s0">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
</system>
