Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Mar 12 12:06:00 2020
| Host             : TomsDesktop running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7z014sclg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.095        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.930        |
| Device Static (W)        | 0.164        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.8         |
| Junction Temperature (C) | 49.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.124 |       14 |       --- |             --- |
| Slice Logic              |     0.027 |    24199 |       --- |             --- |
|   LUT as Logic           |     0.023 |     8454 |     40600 |           20.82 |
|   Register               |     0.002 |    11392 |     81200 |           14.03 |
|   CARRY4                 |     0.001 |      396 |     13300 |            2.98 |
|   LUT as Shift Register  |    <0.001 |      590 |     17400 |            3.39 |
|   F7/F8 Muxes            |    <0.001 |      312 |     53200 |            0.59 |
|   LUT as Distributed RAM |    <0.001 |       40 |     17400 |            0.23 |
|   Others                 |     0.000 |     1240 |       --- |             --- |
| Signals                  |     0.055 |    17783 |       --- |             --- |
| Block RAM                |     0.076 |       54 |       107 |           50.47 |
| MMCM                     |     0.229 |        2 |         4 |           50.00 |
| DSPs                     |    <0.001 |        1 |       170 |            0.59 |
| I/O                      |     0.134 |       34 |       125 |           27.20 |
| PS7                      |     1.286 |        1 |       --- |             --- |
| Static Power             |     0.164 |          |           |                 |
| Total                    |     2.095 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.313 |       0.293 |      0.020 |
| Vccaux    |       1.800 |     0.188 |       0.171 |      0.017 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.013 |       0.012 |      0.001 |
| Vcco18    |       1.800 |     0.005 |       0.004 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.006 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.715 |       0.680 |      0.035 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+
| adc_data_clk                                                                               | nolabel_line374/adc_data_clk                                                         |             4.0 |
| adc_lvds_clk                                                                               | adc_lclk_p                                                                           |             1.0 |
| cfg_bram_clkb                                                                              | nolabel_line105/cfg_bram_clk                                                         |            11.3 |
| clk_fpga_0                                                                                 | nolabel_line190/processing_system7_0/inst/FCLK_CLK0                                  |             5.6 |
| clk_fpga_0                                                                                 | nolabel_line190/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                     |             5.6 |
| clk_out1_clk_wiz_1_idelay_refclk_1                                                         | nolabel_line368/inst/clk_out1_clk_wiz_1_idelay_refclk                                |             5.0 |
| clk_out1_design_1_clk_wiz_0_0                                                              | nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_design_1_clk_wiz_0_0 |             3.3 |
| clk_out2_design_1_clk_wiz_0_0                                                              | nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_design_1_clk_wiz_0_0 |             3.3 |
| clkfbout_clk_wiz_1_idelay_refclk_1                                                         | nolabel_line368/inst/clkfbout_clk_wiz_1_idelay_refclk                                |            67.8 |
| clkfbout_design_1_clk_wiz_0_0                                                              | nolabel_line190/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_design_1_clk_wiz_0_0 |            11.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                 |            33.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| main                       |     1.930 |
|   dbg_hub                  |     0.007 |
|     inst                   |     0.007 |
|       BSCANID.u_xsdbm_id   |     0.007 |
|   nolabel_line105          |     0.003 |
|   nolabel_line190          |     1.643 |
|     adc_axi_streamer       |     0.023 |
|       inst                 |     0.023 |
|     axi_bram_ctrl_0        |     0.003 |
|       U0                   |     0.003 |
|     axi_bram_ctrl_1        |     0.003 |
|       U0                   |     0.003 |
|     axi_dma                |     0.019 |
|       U0                   |     0.019 |
|     axi_interconnect_0     |     0.016 |
|       m00_couplers         |     0.007 |
|       xbar                 |     0.009 |
|     axi_interconnect_1     |     0.018 |
|       m00_couplers         |     0.009 |
|       xbar                 |     0.009 |
|     axi_mem_intercon       |     0.002 |
|       s00_couplers         |     0.002 |
|     blk_mem_gen_0          |     0.005 |
|       U0                   |     0.005 |
|     blk_mem_gen_1          |     0.010 |
|       U0                   |     0.010 |
|     clk_wiz_0              |     0.131 |
|       inst                 |     0.131 |
|     ila_0                  |     0.120 |
|       inst                 |     0.120 |
|     processing_system7_0   |     1.292 |
|       inst                 |     1.292 |
|   nolabel_line283          |     0.031 |
|     mipi_csi0              |     0.028 |
|       OBUFDS_inst_lane0    |     0.002 |
|       OBUFDS_inst_lane1    |     0.002 |
|       OBUFDS_inst_lane_clk |     0.003 |
|   nolabel_line368          |     0.112 |
|     inst                   |     0.112 |
|   nolabel_line374          |     0.132 |
|     asi2_mod_inst0         |     0.008 |
|     asi2_mod_inst1         |     0.008 |
|     asi2_mod_inst2         |     0.008 |
|     asi2_mod_inst3         |     0.008 |
|     asi2_mod_inst4         |     0.008 |
|     asi2_mod_inst5         |     0.008 |
|     asi2_mod_inst6         |     0.008 |
|     asi2_mod_inst7         |     0.008 |
|     nolabel_line229        |     0.001 |
+----------------------------+-----------+


