Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 14 17:11:54 2024
| Host         : DESKTOP-0S0F0DE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VendingMachine_timing_summary_routed.rpt -pb VendingMachine_timing_summary_routed.pb -rpx VendingMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : VendingMachine
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.175        0.000                      0                  176        0.170        0.000                      0                  176        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.175        0.000                      0                  176        0.170        0.000                      0                  176        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_100/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 1.466ns (27.427%)  route 3.879ns (72.573%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          1.228     9.720    clk_gen/u6/shift_reg_reg[2][0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.356    10.076 r  clk_gen/u6/shift_reg[2]_i_1/O
                         net (fo=6, routed)           0.572    10.647    debounce_100/E[0]
    SLICE_X3Y115         FDRE                                         r  debounce_100/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.583    15.005    debounce_100/CLK
    SLICE_X3Y115         FDRE                                         r  debounce_100/shift_reg_reg[2]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.407    14.822    debounce_100/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_50/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 1.466ns (27.427%)  route 3.879ns (72.573%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          1.228     9.720    clk_gen/u6/shift_reg_reg[2][0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.356    10.076 r  clk_gen/u6/shift_reg[2]_i_1/O
                         net (fo=6, routed)           0.572    10.647    debounce_50/E[0]
    SLICE_X3Y115         FDRE                                         r  debounce_50/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.583    15.005    debounce_50/CLK
    SLICE_X3Y115         FDRE                                         r  debounce_50/shift_reg_reg[2]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.407    14.822    debounce_50/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_100/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.466ns (28.434%)  route 3.690ns (71.566%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          1.228     9.720    clk_gen/u6/shift_reg_reg[2][0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.356    10.076 r  clk_gen/u6/shift_reg[2]_i_1/O
                         net (fo=6, routed)           0.382    10.458    debounce_100/E[0]
    SLICE_X2Y115         FDRE                                         r  debounce_100/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.583    15.005    debounce_100/CLK
    SLICE_X2Y115         FDRE                                         r  debounce_100/shift_reg_reg[0]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.371    14.858    debounce_100/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_100/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.466ns (28.434%)  route 3.690ns (71.566%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          1.228     9.720    clk_gen/u6/shift_reg_reg[2][0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.356    10.076 r  clk_gen/u6/shift_reg[2]_i_1/O
                         net (fo=6, routed)           0.382    10.458    debounce_100/E[0]
    SLICE_X2Y115         FDRE                                         r  debounce_100/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.583    15.005    debounce_100/CLK
    SLICE_X2Y115         FDRE                                         r  debounce_100/shift_reg_reg[1]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.371    14.858    debounce_100/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_50/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.466ns (28.434%)  route 3.690ns (71.566%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          1.228     9.720    clk_gen/u6/shift_reg_reg[2][0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.356    10.076 r  clk_gen/u6/shift_reg[2]_i_1/O
                         net (fo=6, routed)           0.382    10.458    debounce_50/E[0]
    SLICE_X2Y115         FDRE                                         r  debounce_50/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.583    15.005    debounce_50/CLK
    SLICE_X2Y115         FDRE                                         r  debounce_50/shift_reg_reg[0]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.371    14.858    debounce_50/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_50/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 1.466ns (28.434%)  route 3.690ns (71.566%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          1.228     9.720    clk_gen/u6/shift_reg_reg[2][0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I3_O)        0.356    10.076 r  clk_gen/u6/shift_reg[2]_i_1/O
                         net (fo=6, routed)           0.382    10.458    debounce_50/E[0]
    SLICE_X2Y115         FDRE                                         r  debounce_50/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.583    15.005    debounce_50/CLK
    SLICE_X2Y115         FDRE                                         r  debounce_50/shift_reg_reg[1]/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X2Y115         FDRE (Setup_fdre_C_CE)      -0.371    14.858    debounce_50/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sum_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.438ns (28.653%)  route 3.581ns (71.347%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          0.847     9.339    u2/FSM_sequential_cst_reg[0]_2
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.328     9.667 r  u2/sum[7]_i_1/O
                         net (fo=8, routed)           0.654    10.321    u1/SR[0]
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.581    15.003    u1/CLK
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[0]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y115         FDRE (Setup_fdre_C_R)       -0.429    14.815    u1/sum_reg[0]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sum_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.438ns (28.653%)  route 3.581ns (71.347%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          0.847     9.339    u2/FSM_sequential_cst_reg[0]_2
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.328     9.667 r  u2/sum[7]_i_1/O
                         net (fo=8, routed)           0.654    10.321    u1/SR[0]
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.581    15.003    u1/CLK
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[1]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y115         FDRE (Setup_fdre_C_R)       -0.429    14.815    u1/sum_reg[1]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sum_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.438ns (28.653%)  route 3.581ns (71.347%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          0.847     9.339    u2/FSM_sequential_cst_reg[0]_2
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.328     9.667 r  u2/sum[7]_i_1/O
                         net (fo=8, routed)           0.654    10.321    u1/SR[0]
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.581    15.003    u1/CLK
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[2]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y115         FDRE (Setup_fdre_C_R)       -0.429    14.815    u1/sum_reg[2]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.494    

Slack (MET) :             4.494ns  (required time - arrival time)
  Source:                 clk_gen/u2/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sum_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 1.438ns (28.653%)  route 3.581ns (71.347%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.302ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.700     5.302    clk_gen/u2/CLK
    SLICE_X6Y116         FDCE                                         r  clk_gen/u2/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.518     5.820 f  clk_gen/u2/Q_reg[1]/Q
                         net (fo=4, routed)           0.957     6.778    clk_gen/u2/Q_reg_n_0_[1]
    SLICE_X6Y116         LUT4 (Prop_lut4_I0_O)        0.148     6.926 r  clk_gen/u2/Q[3]_i_3/O
                         net (fo=1, routed)           0.454     7.380    clk_gen/u1/fin__4
    SLICE_X7Y116         LUT6 (Prop_lut6_I5_O)        0.328     7.708 r  clk_gen/u1/Q[3]_i_1__2/O
                         net (fo=5, routed)           0.667     8.376    clk_gen/u3/Q_reg[0]_0[0]
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.116     8.492 r  clk_gen/u3/Q[3]_i_1__1/O
                         net (fo=14, routed)          0.847     9.339    u2/FSM_sequential_cst_reg[0]_2
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.328     9.667 r  u2/sum[7]_i_1/O
                         net (fo=8, routed)           0.654    10.321    u1/SR[0]
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.581    15.003    u1/CLK
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[3]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y115         FDRE (Setup_fdre_C_R)       -0.429    14.815    u1/sum_reg[3]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u1/sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SUM_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.496%)  route 0.138ns (49.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.512    u1/CLK
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u1/sum_reg[0]/Q
                         net (fo=4, routed)           0.138     1.792    sum[0]
    SLICE_X3Y114         FDRE                                         r  SUM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  SUM_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.070     1.621    SUM_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 debounce_100/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_100/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.094%)  route 0.128ns (43.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.513    debounce_100/CLK
    SLICE_X2Y115         FDRE                                         r  debounce_100/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  debounce_100/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.128     1.806    debounce_100/shift_reg_reg_n_0_[1]
    SLICE_X3Y115         FDRE                                         r  debounce_100/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     2.030    debounce_100/CLK
    SLICE_X3Y115         FDRE                                         r  debounce_100/shift_reg_reg[2]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.070     1.596    debounce_100/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u1/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SUM_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.474%)  route 0.191ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.511    u1/CLK
    SLICE_X5Y116         FDRE                                         r  u1/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u1/sum_reg[7]/Q
                         net (fo=4, routed)           0.191     1.843    sum[7]
    SLICE_X3Y114         FDRE                                         r  SUM_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  SUM_reg[7]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.072     1.623    SUM_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u1/sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.511    u1/CLK
    SLICE_X5Y116         FDRE                                         r  u1/sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u1/sum_reg[4]/Q
                         net (fo=5, routed)           0.079     1.732    u1/Q[4]
    SLICE_X5Y116         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.856 r  u1/opd10_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.856    u1/opd1[5]
    SLICE_X5Y116         FDRE                                         r  u1/sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.026    u1/CLK
    SLICE_X5Y116         FDRE                                         r  u1/sum_reg[5]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.105     1.616    u1/sum_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_gen/u4/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u4/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.510    clk_gen/u4/CLK
    SLICE_X5Y117         FDCE                                         r  clk_gen/u4/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDCE (Prop_fdce_C_Q)         0.128     1.638 r  clk_gen/u4/Q_reg[2]/Q
                         net (fo=5, routed)           0.115     1.753    clk_gen/u4/Q_reg_n_0_[2]
    SLICE_X5Y117         LUT4 (Prop_lut4_I2_O)        0.104     1.857 r  clk_gen/u4/Q[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.857    clk_gen/u4/p_0_in__4[3]
    SLICE_X5Y117         FDCE                                         r  clk_gen/u4/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     2.025    clk_gen/u4/CLK
    SLICE_X5Y117         FDCE                                         r  clk_gen/u4/Q_reg[3]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X5Y117         FDCE (Hold_fdce_C_D)         0.107     1.617    clk_gen/u4/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_gen/u0/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u0/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.190ns (55.155%)  route 0.154ns (44.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.510    clk_gen/u0/CLK
    SLICE_X7Y117         FDCE                                         r  clk_gen/u0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_gen/u0/Q_reg[3]/Q
                         net (fo=3, routed)           0.154     1.806    clk_gen/u0/Q_reg_n_0_[3]
    SLICE_X7Y117         LUT4 (Prop_lut4_I3_O)        0.049     1.855 r  clk_gen/u0/Q[3]_i_1__4/O
                         net (fo=1, routed)           0.000     1.855    clk_gen/u0/p_0_in__0[3]
    SLICE_X7Y117         FDCE                                         r  clk_gen/u0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     2.025    clk_gen/u0/CLK
    SLICE_X7Y117         FDCE                                         r  clk_gen/u0/Q_reg[3]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X7Y117         FDCE (Hold_fdce_C_D)         0.104     1.614    clk_gen/u0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u1/sum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.511    u1/CLK
    SLICE_X5Y116         FDRE                                         r  u1/sum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u1/sum_reg[6]/Q
                         net (fo=5, routed)           0.079     1.732    u1/Q[6]
    SLICE_X5Y116         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.859 r  u1/opd10_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.859    u1/opd1[7]
    SLICE_X5Y116         FDRE                                         r  u1/sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.860     2.026    u1/CLK
    SLICE_X5Y116         FDRE                                         r  u1/sum_reg[7]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.105     1.616    u1/sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u1/sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.512    u1/CLK
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u1/sum_reg[2]/Q
                         net (fo=5, routed)           0.079     1.733    u1/Q[2]
    SLICE_X5Y115         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.860 r  u1/opd10_carry/O[3]
                         net (fo=1, routed)           0.000     1.860    u1/opd1[3]
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     2.027    u1/CLK
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y115         FDRE (Hold_fdre_C_D)         0.105     1.617    u1/sum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u1/sum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SUM_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.015%)  route 0.187ns (56.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.593     1.512    u1/CLK
    SLICE_X5Y115         FDRE                                         r  u1/sum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  u1/sum_reg[3]/Q
                         net (fo=4, routed)           0.187     1.840    sum[3]
    SLICE_X5Y114         FDRE                                         r  SUM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     2.028    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y114         FDRE                                         r  SUM_reg[3]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y114         FDRE (Hold_fdre_C_D)         0.070     1.597    SUM_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk_gen/u0/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/u0/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.510    clk_gen/u0/CLK
    SLICE_X7Y117         FDCE                                         r  clk_gen/u0/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117         FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_gen/u0/Q_reg[1]/Q
                         net (fo=4, routed)           0.168     1.820    clk_gen/u0/Q_reg_n_0_[1]
    SLICE_X7Y117         LUT3 (Prop_lut3_I0_O)        0.042     1.862 r  clk_gen/u0/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    clk_gen/u0/p_0_in__0[2]
    SLICE_X7Y117         FDCE                                         r  clk_gen/u0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.859     2.025    clk_gen/u0/CLK
    SLICE_X7Y117         FDCE                                         r  clk_gen/u0/Q_reg[2]/C
                         clock pessimism             -0.514     1.510    
    SLICE_X7Y117         FDCE (Hold_fdce_C_D)         0.107     1.617    clk_gen/u0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    SUM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114    SUM_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114    SUM_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114    SUM_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    SUM_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    SUM_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y114    SUM_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y114    SUM_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y117    clk_gen/u0/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    SUM_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    SUM_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    SUM_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    SUM_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    SUM_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    SUM_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    SUM_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y114    SUM_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    clk_gen/u6/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y115    clk_gen/u6/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    seven_segment_display/cnt_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    seven_segment_display/cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    seven_segment_display/cnt_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y121    seven_segment_display/cnt_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    SUM_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    SUM_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    SUM_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    SUM_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y117    clk_gen/u0/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y117    clk_gen/u0/Q_reg[0]/C



